// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Tue Jan 12 15:30:20 2021
// Host        : LAPTOP-KSVOJTV9 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_axi_ad9122_0_0_sim_netlist.v
// Design      : system_axi_ad9122_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_viv_
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_10
   (P,
    B,
    \s1_data_p_reg[29] ,
    \s1_data_p_reg[29]_0 ,
    dac_dds_phase_3_1_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]\s1_data_p_reg[29] ;
  input \s1_data_p_reg[29]_0 ;
  input [0:0]dac_dds_phase_3_1_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire [14:0]\s1_data_p_reg[29] ;
  wire \s1_data_p_reg[29]_0 ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,\s1_data_p_reg[29] ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,\s1_data_p_reg[29] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__14 
       (.I0(dac_dds_phase_3_1_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_107
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_108
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_109
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_11
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\dds_data_reg[15] [15],\dds_data_reg[15] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_110
   (P,
    B,
    \s1_data_p_reg[29] ,
    \s1_data_p_reg[29]_0 ,
    dac_dds_phase_3_1_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]\s1_data_p_reg[29] ;
  input \s1_data_p_reg[29]_0 ;
  input [0:0]dac_dds_phase_3_1_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire [14:0]\s1_data_p_reg[29] ;
  wire \s1_data_p_reg[29]_0 ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,\s1_data_p_reg[29] ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,\s1_data_p_reg[29] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__6 
       (.I0(dac_dds_phase_3_1_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_111
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\dds_data_reg[15] [15],\dds_data_reg[15] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_118
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_119
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_120
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_121
   (P,
    B,
    A,
    \s1_data_p_reg[29] ,
    dac_dds_phase_3_0_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]A;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_3_0_reg__0;

  wire [14:0]A;
  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,A,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__5 
       (.I0(dac_dds_phase_3_0_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_122
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_131
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_132
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_133
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_134
   (P,
    B,
    dac_dds_phase_2_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_2_1_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_2_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_2_1_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_2_1_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_2_1_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__4 
       (.I0(dac_dds_phase_2_1_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_135
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\dds_data_reg[15] [15],\dds_data_reg[15] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_142
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_143
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_144
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_145
   (P,
    B,
    dac_dds_phase_2_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_2_0_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_2_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_2_0_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_2_0_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_2_0_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__3 
       (.I0(dac_dds_phase_2_0_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_146
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_155
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_156
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_157
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_158
   (P,
    B,
    dac_dds_phase_1_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_1_1_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_1_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_1_1_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_1_1_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_1_1_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__2 
       (.I0(dac_dds_phase_1_1_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_159
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\dds_data_reg[15] [15],\dds_data_reg[15] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_166
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_167
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_168
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_169
   (P,
    B,
    dac_dds_phase_1_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_1_0_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_1_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_1_0_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_1_0_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_1_0_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__1 
       (.I0(dac_dds_phase_1_0_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_170
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_179
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_180
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_181
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_182
   (P,
    B,
    dac_dds_phase_0_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_0_1_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_0_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_0_1_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_0_1_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_0_1_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__0 
       (.I0(dac_dds_phase_0_1_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_183
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\dds_data_reg[15] [15],\dds_data_reg[15] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_190
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_191
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_192
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_193
   (P,
    B,
    dac_dds_phase_0_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_0_0_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_0_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_0_0_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_0_0_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_0_0_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1 
       (.I0(dac_dds_phase_0_0_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_194
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_20
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_21
   (P,
    B,
    A,
    \s1_data_p_reg[29] ,
    dac_dds_phase_3_0_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]A;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_3_0_reg__0;

  wire [14:0]A;
  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,A,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__13 
       (.I0(dac_dds_phase_3_0_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_22
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_31
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_32
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_33
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_34
   (P,
    B,
    dac_dds_phase_2_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_2_1_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_2_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_2_1_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_2_1_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_2_1_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__12 
       (.I0(dac_dds_phase_2_1_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_35
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\dds_data_reg[15] [15],\dds_data_reg[15] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_42
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_43
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_44
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_45
   (P,
    B,
    dac_dds_phase_2_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_2_0_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_2_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_2_0_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_2_0_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_2_0_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__11 
       (.I0(dac_dds_phase_2_0_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_46
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_55
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_56
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_57
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_58
   (P,
    B,
    dac_dds_phase_1_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_1_1_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_1_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_1_1_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_1_1_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_1_1_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__10 
       (.I0(dac_dds_phase_1_1_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_59
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\dds_data_reg[15] [15],\dds_data_reg[15] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_66
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_67
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_68
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_69
   (P,
    B,
    dac_dds_phase_1_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_1_0_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_1_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_1_0_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_1_0_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_1_0_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__9 
       (.I0(dac_dds_phase_1_0_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_70
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_79
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_80
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_81
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_82
   (P,
    B,
    dac_dds_phase_0_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_0_1_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_0_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_0_1_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_0_1_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_0_1_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__8 
       (.I0(dac_dds_phase_0_1_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_83
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\dds_data_reg[15] [15],\dds_data_reg[15] ,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15]_0 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_90
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data_reg[30] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_91
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s7_data[15]_i_20 ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_92
   (P,
    Q,
    \s4_data2_p_reg[31] );
  output [31:0]P;
  input [16:0]Q;
  input \s4_data2_p_reg[31] ;

  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [31:0]P;
  wire [16:0]Q;
  wire \s4_data2_p_reg[31] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s4_data2_p_reg[31] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_93
   (P,
    B,
    dac_dds_phase_0_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_0_0_reg__0);
  output [29:0]P;
  output [0:0]B;
  input [14:0]dac_dds_phase_0_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_0_0_reg__0;

  wire [0:0]B;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire [29:0]P;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \s1_data_p_reg[29] ;
  wire [31:30]s1_data_s;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,B,B,dac_dds_phase_0_0_reg,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,dac_dds_phase_0_0_reg,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,s1_data_s,P,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1_i_1__7 
       (.I0(dac_dds_phase_0_0_reg__0),
        .O(B));
endmodule

(* ORIG_REF_NAME = "MULT_MACRO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_94
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ;
  wire \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \MULT_MACRO.dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,Q[15],Q,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(\dds_data_reg[15] ),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63 ,D,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_80 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_81 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_82 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_83 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_84 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_85 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_86 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_87 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_88 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_89 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_90 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_91 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_92 ,\MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_93 ,\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds
   (B,
    \dds_scale_1_r_reg[15]_0 ,
    \dds_data_int_reg[15]_0 ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_0_0_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_0_1_reg,
    Q,
    dac_dds_phase_0_0_reg__0,
    dac_dds_phase_0_1_reg__0,
    D);
  output [15:0]B;
  output [15:0]\dds_scale_1_r_reg[15]_0 ;
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [15:0]\dds_data_reg[15]_0 ;
  input [14:0]dac_dds_phase_0_0_reg;
  input \ddata_out_reg[0] ;
  input [14:0]dac_dds_phase_0_1_reg;
  input [31:0]Q;
  input [0:0]dac_dds_phase_0_0_reg__0;
  input [0:0]dac_dds_phase_0_1_reg__0;
  input [0:0]D;

  wire [15:0]B;
  wire [0:0]D;
  wire [31:0]Q;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [14:0]dds_data_int;
  wire \dds_data_int[11]_i_2_n_0 ;
  wire \dds_data_int[11]_i_3_n_0 ;
  wire \dds_data_int[11]_i_4_n_0 ;
  wire \dds_data_int[11]_i_5_n_0 ;
  wire \dds_data_int[15]_i_2_n_0 ;
  wire \dds_data_int[15]_i_3_n_0 ;
  wire \dds_data_int[15]_i_4_n_0 ;
  wire \dds_data_int[15]_i_5_n_0 ;
  wire \dds_data_int[3]_i_2_n_0 ;
  wire \dds_data_int[3]_i_3_n_0 ;
  wire \dds_data_int[3]_i_4_n_0 ;
  wire \dds_data_int[3]_i_5_n_0 ;
  wire \dds_data_int[7]_i_2_n_0 ;
  wire \dds_data_int[7]_i_3_n_0 ;
  wire \dds_data_int[7]_i_4_n_0 ;
  wire \dds_data_int[7]_i_5_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_1 ;
  wire \dds_data_int_reg[11]_i_1_n_2 ;
  wire \dds_data_int_reg[11]_i_1_n_3 ;
  wire \dds_data_int_reg[11]_i_1_n_4 ;
  wire \dds_data_int_reg[11]_i_1_n_5 ;
  wire \dds_data_int_reg[11]_i_1_n_6 ;
  wire \dds_data_int_reg[11]_i_1_n_7 ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire \dds_data_int_reg[15]_i_1_n_1 ;
  wire \dds_data_int_reg[15]_i_1_n_2 ;
  wire \dds_data_int_reg[15]_i_1_n_3 ;
  wire \dds_data_int_reg[15]_i_1_n_4 ;
  wire \dds_data_int_reg[15]_i_1_n_5 ;
  wire \dds_data_int_reg[15]_i_1_n_6 ;
  wire \dds_data_int_reg[15]_i_1_n_7 ;
  wire \dds_data_int_reg[3]_i_1_n_0 ;
  wire \dds_data_int_reg[3]_i_1_n_1 ;
  wire \dds_data_int_reg[3]_i_1_n_2 ;
  wire \dds_data_int_reg[3]_i_1_n_3 ;
  wire \dds_data_int_reg[3]_i_1_n_4 ;
  wire \dds_data_int_reg[3]_i_1_n_5 ;
  wire \dds_data_int_reg[3]_i_1_n_6 ;
  wire \dds_data_int_reg[3]_i_1_n_7 ;
  wire \dds_data_int_reg[7]_i_1_n_0 ;
  wire \dds_data_int_reg[7]_i_1_n_1 ;
  wire \dds_data_int_reg[7]_i_1_n_2 ;
  wire \dds_data_int_reg[7]_i_1_n_3 ;
  wire \dds_data_int_reg[7]_i_1_n_4 ;
  wire \dds_data_int_reg[7]_i_1_n_5 ;
  wire \dds_data_int_reg[7]_i_1_n_6 ;
  wire \dds_data_int_reg[7]_i_1_n_7 ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [15:0]\dds_scale_1_r_reg[15]_0 ;
  wire i_dds_1_0_n_0;
  wire i_dds_1_0_n_1;
  wire i_dds_1_0_n_10;
  wire i_dds_1_0_n_11;
  wire i_dds_1_0_n_12;
  wire i_dds_1_0_n_13;
  wire i_dds_1_0_n_14;
  wire i_dds_1_0_n_15;
  wire i_dds_1_0_n_2;
  wire i_dds_1_0_n_3;
  wire i_dds_1_0_n_4;
  wire i_dds_1_0_n_5;
  wire i_dds_1_0_n_6;
  wire i_dds_1_0_n_7;
  wire i_dds_1_0_n_8;
  wire i_dds_1_0_n_9;
  wire i_dds_1_1_n_0;
  wire i_dds_1_1_n_1;
  wire i_dds_1_1_n_10;
  wire i_dds_1_1_n_11;
  wire i_dds_1_1_n_12;
  wire i_dds_1_1_n_13;
  wire i_dds_1_1_n_14;
  wire i_dds_1_1_n_15;
  wire i_dds_1_1_n_2;
  wire i_dds_1_1_n_3;
  wire i_dds_1_1_n_4;
  wire i_dds_1_1_n_5;
  wire i_dds_1_1_n_6;
  wire i_dds_1_1_n_7;
  wire i_dds_1_1_n_8;
  wire i_dds_1_1_n_9;
  wire [3:3]\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_2 
       (.I0(i_dds_1_0_n_4),
        .I1(i_dds_1_1_n_4),
        .O(\dds_data_int[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_3 
       (.I0(i_dds_1_0_n_5),
        .I1(i_dds_1_1_n_5),
        .O(\dds_data_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_4 
       (.I0(i_dds_1_0_n_6),
        .I1(i_dds_1_1_n_6),
        .O(\dds_data_int[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_5 
       (.I0(i_dds_1_0_n_7),
        .I1(i_dds_1_1_n_7),
        .O(\dds_data_int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_2 
       (.I0(i_dds_1_0_n_0),
        .I1(i_dds_1_1_n_0),
        .O(\dds_data_int[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_3 
       (.I0(i_dds_1_0_n_1),
        .I1(i_dds_1_1_n_1),
        .O(\dds_data_int[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_4 
       (.I0(i_dds_1_0_n_2),
        .I1(i_dds_1_1_n_2),
        .O(\dds_data_int[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_5 
       (.I0(i_dds_1_0_n_3),
        .I1(i_dds_1_1_n_3),
        .O(\dds_data_int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_2 
       (.I0(i_dds_1_0_n_12),
        .I1(i_dds_1_1_n_12),
        .O(\dds_data_int[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_3 
       (.I0(i_dds_1_0_n_13),
        .I1(i_dds_1_1_n_13),
        .O(\dds_data_int[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_4 
       (.I0(i_dds_1_0_n_14),
        .I1(i_dds_1_1_n_14),
        .O(\dds_data_int[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_5 
       (.I0(i_dds_1_0_n_15),
        .I1(i_dds_1_1_n_15),
        .O(\dds_data_int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_2 
       (.I0(i_dds_1_0_n_8),
        .I1(i_dds_1_1_n_8),
        .O(\dds_data_int[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_3 
       (.I0(i_dds_1_0_n_9),
        .I1(i_dds_1_1_n_9),
        .O(\dds_data_int[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_4 
       (.I0(i_dds_1_0_n_10),
        .I1(i_dds_1_1_n_10),
        .O(\dds_data_int[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_5 
       (.I0(i_dds_1_0_n_11),
        .I1(i_dds_1_1_n_11),
        .O(\dds_data_int[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_7 ),
        .Q(dds_data_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_5 ),
        .Q(dds_data_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_4 ),
        .Q(dds_data_int[11]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[11]_i_1 
       (.CI(\dds_data_int_reg[7]_i_1_n_0 ),
        .CO({\dds_data_int_reg[11]_i_1_n_0 ,\dds_data_int_reg[11]_i_1_n_1 ,\dds_data_int_reg[11]_i_1_n_2 ,\dds_data_int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7}),
        .O({\dds_data_int_reg[11]_i_1_n_4 ,\dds_data_int_reg[11]_i_1_n_5 ,\dds_data_int_reg[11]_i_1_n_6 ,\dds_data_int_reg[11]_i_1_n_7 }),
        .S({\dds_data_int[11]_i_2_n_0 ,\dds_data_int[11]_i_3_n_0 ,\dds_data_int[11]_i_4_n_0 ,\dds_data_int[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_7 ),
        .Q(dds_data_int[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_6 ),
        .Q(dds_data_int[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_5 ),
        .Q(dds_data_int[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_4 ),
        .Q(\dds_data_int_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[15]_i_1 
       (.CI(\dds_data_int_reg[11]_i_1_n_0 ),
        .CO({\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED [3],\dds_data_int_reg[15]_i_1_n_1 ,\dds_data_int_reg[15]_i_1_n_2 ,\dds_data_int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3}),
        .O({\dds_data_int_reg[15]_i_1_n_4 ,\dds_data_int_reg[15]_i_1_n_5 ,\dds_data_int_reg[15]_i_1_n_6 ,\dds_data_int_reg[15]_i_1_n_7 }),
        .S({\dds_data_int[15]_i_2_n_0 ,\dds_data_int[15]_i_3_n_0 ,\dds_data_int[15]_i_4_n_0 ,\dds_data_int[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_6 ),
        .Q(dds_data_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_5 ),
        .Q(dds_data_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_4 ),
        .Q(dds_data_int[3]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dds_data_int_reg[3]_i_1_n_0 ,\dds_data_int_reg[3]_i_1_n_1 ,\dds_data_int_reg[3]_i_1_n_2 ,\dds_data_int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .O({\dds_data_int_reg[3]_i_1_n_4 ,\dds_data_int_reg[3]_i_1_n_5 ,\dds_data_int_reg[3]_i_1_n_6 ,\dds_data_int_reg[3]_i_1_n_7 }),
        .S({\dds_data_int[3]_i_2_n_0 ,\dds_data_int[3]_i_3_n_0 ,\dds_data_int[3]_i_4_n_0 ,\dds_data_int[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_7 ),
        .Q(dds_data_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_6 ),
        .Q(dds_data_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_5 ),
        .Q(dds_data_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_4 ),
        .Q(dds_data_int[7]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[7]_i_1 
       (.CI(\dds_data_int_reg[3]_i_1_n_0 ),
        .CO({\dds_data_int_reg[7]_i_1_n_0 ,\dds_data_int_reg[7]_i_1_n_1 ,\dds_data_int_reg[7]_i_1_n_2 ,\dds_data_int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11}),
        .O({\dds_data_int_reg[7]_i_1_n_4 ,\dds_data_int_reg[7]_i_1_n_5 ,\dds_data_int_reg[7]_i_1_n_6 ,\dds_data_int_reg[7]_i_1_n_7 }),
        .S({\dds_data_int[7]_i_2_n_0 ,\dds_data_int[7]_i_3_n_0 ,\dds_data_int[7]_i_4_n_0 ,\dds_data_int[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_7 ),
        .Q(dds_data_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_6 ),
        .Q(dds_data_int[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[0]),
        .Q(\dds_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[10]),
        .Q(\dds_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[11]),
        .Q(\dds_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[12]),
        .Q(\dds_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[13]),
        .Q(\dds_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[14]),
        .Q(\dds_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(D),
        .Q(\dds_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[1]),
        .Q(\dds_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[2]),
        .Q(\dds_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[3]),
        .Q(\dds_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[4]),
        .Q(\dds_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[5]),
        .Q(\dds_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[6]),
        .Q(\dds_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[7]),
        .Q(\dds_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[8]),
        .Q(\dds_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[9]),
        .Q(\dds_data_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[16]),
        .Q(B[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[26]),
        .Q(B[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[27]),
        .Q(B[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[28]),
        .Q(B[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[29]),
        .Q(B[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[30]),
        .Q(B[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[31]),
        .Q(B[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[17]),
        .Q(B[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[18]),
        .Q(B[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[19]),
        .Q(B[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[20]),
        .Q(B[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[21]),
        .Q(B[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[22]),
        .Q(B[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[23]),
        .Q(B[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[24]),
        .Q(B[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[25]),
        .Q(B[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\dds_scale_1_r_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\dds_scale_1_r_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\dds_scale_1_r_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\dds_scale_1_r_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\dds_scale_1_r_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\dds_scale_1_r_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\dds_scale_1_r_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\dds_scale_1_r_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\dds_scale_1_r_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\dds_scale_1_r_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\dds_scale_1_r_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\dds_scale_1_r_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\dds_scale_1_r_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\dds_scale_1_r_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\dds_scale_1_r_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\dds_scale_1_r_reg[15]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_71 i_dds_1_0
       (.B(B),
        .Q({i_dds_1_0_n_0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3,i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7,i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11,i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_72 i_dds_1_1
       (.Q({i_dds_1_1_n_0,i_dds_1_1_n_1,i_dds_1_1_n_2,i_dds_1_1_n_3,i_dds_1_1_n_4,i_dds_1_1_n_5,i_dds_1_1_n_6,i_dds_1_1_n_7,i_dds_1_1_n_8,i_dds_1_1_n_9,i_dds_1_1_n_10,i_dds_1_1_n_11,i_dds_1_1_n_12,i_dds_1_1_n_13,i_dds_1_1_n_14,i_dds_1_1_n_15}),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\dds_data_reg[15]_0 (\dds_scale_1_r_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1
   (\dds_data_int_reg[15]_0 ,
    Q,
    dac_dds_phase_1_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_1_1_reg,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_1_0_reg__0,
    dac_dds_phase_1_1_reg__0,
    \dds_data_reg[15]_1 );
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [14:0]dac_dds_phase_1_1_reg;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_1_0_reg__0;
  input [0:0]dac_dds_phase_1_1_reg__0;
  input [0:0]\dds_data_reg[15]_1 ;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [14:0]dds_data_int;
  wire \dds_data_int[11]_i_2_n_0 ;
  wire \dds_data_int[11]_i_3_n_0 ;
  wire \dds_data_int[11]_i_4_n_0 ;
  wire \dds_data_int[11]_i_5_n_0 ;
  wire \dds_data_int[15]_i_2_n_0 ;
  wire \dds_data_int[15]_i_3_n_0 ;
  wire \dds_data_int[15]_i_4_n_0 ;
  wire \dds_data_int[15]_i_5_n_0 ;
  wire \dds_data_int[3]_i_2_n_0 ;
  wire \dds_data_int[3]_i_3_n_0 ;
  wire \dds_data_int[3]_i_4_n_0 ;
  wire \dds_data_int[3]_i_5_n_0 ;
  wire \dds_data_int[7]_i_2_n_0 ;
  wire \dds_data_int[7]_i_3_n_0 ;
  wire \dds_data_int[7]_i_4_n_0 ;
  wire \dds_data_int[7]_i_5_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_1 ;
  wire \dds_data_int_reg[11]_i_1_n_2 ;
  wire \dds_data_int_reg[11]_i_1_n_3 ;
  wire \dds_data_int_reg[11]_i_1_n_4 ;
  wire \dds_data_int_reg[11]_i_1_n_5 ;
  wire \dds_data_int_reg[11]_i_1_n_6 ;
  wire \dds_data_int_reg[11]_i_1_n_7 ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire \dds_data_int_reg[15]_i_1_n_1 ;
  wire \dds_data_int_reg[15]_i_1_n_2 ;
  wire \dds_data_int_reg[15]_i_1_n_3 ;
  wire \dds_data_int_reg[15]_i_1_n_4 ;
  wire \dds_data_int_reg[15]_i_1_n_5 ;
  wire \dds_data_int_reg[15]_i_1_n_6 ;
  wire \dds_data_int_reg[15]_i_1_n_7 ;
  wire \dds_data_int_reg[3]_i_1_n_0 ;
  wire \dds_data_int_reg[3]_i_1_n_1 ;
  wire \dds_data_int_reg[3]_i_1_n_2 ;
  wire \dds_data_int_reg[3]_i_1_n_3 ;
  wire \dds_data_int_reg[3]_i_1_n_4 ;
  wire \dds_data_int_reg[3]_i_1_n_5 ;
  wire \dds_data_int_reg[3]_i_1_n_6 ;
  wire \dds_data_int_reg[3]_i_1_n_7 ;
  wire \dds_data_int_reg[7]_i_1_n_0 ;
  wire \dds_data_int_reg[7]_i_1_n_1 ;
  wire \dds_data_int_reg[7]_i_1_n_2 ;
  wire \dds_data_int_reg[7]_i_1_n_3 ;
  wire \dds_data_int_reg[7]_i_1_n_4 ;
  wire \dds_data_int_reg[7]_i_1_n_5 ;
  wire \dds_data_int_reg[7]_i_1_n_6 ;
  wire \dds_data_int_reg[7]_i_1_n_7 ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire i_dds_1_0_n_0;
  wire i_dds_1_0_n_1;
  wire i_dds_1_0_n_10;
  wire i_dds_1_0_n_11;
  wire i_dds_1_0_n_12;
  wire i_dds_1_0_n_13;
  wire i_dds_1_0_n_14;
  wire i_dds_1_0_n_15;
  wire i_dds_1_0_n_2;
  wire i_dds_1_0_n_3;
  wire i_dds_1_0_n_4;
  wire i_dds_1_0_n_5;
  wire i_dds_1_0_n_6;
  wire i_dds_1_0_n_7;
  wire i_dds_1_0_n_8;
  wire i_dds_1_0_n_9;
  wire i_dds_1_1_n_0;
  wire i_dds_1_1_n_1;
  wire i_dds_1_1_n_10;
  wire i_dds_1_1_n_11;
  wire i_dds_1_1_n_12;
  wire i_dds_1_1_n_13;
  wire i_dds_1_1_n_14;
  wire i_dds_1_1_n_15;
  wire i_dds_1_1_n_2;
  wire i_dds_1_1_n_3;
  wire i_dds_1_1_n_4;
  wire i_dds_1_1_n_5;
  wire i_dds_1_1_n_6;
  wire i_dds_1_1_n_7;
  wire i_dds_1_1_n_8;
  wire i_dds_1_1_n_9;
  wire [3:3]\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_2 
       (.I0(i_dds_1_0_n_4),
        .I1(i_dds_1_1_n_4),
        .O(\dds_data_int[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_3 
       (.I0(i_dds_1_0_n_5),
        .I1(i_dds_1_1_n_5),
        .O(\dds_data_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_4 
       (.I0(i_dds_1_0_n_6),
        .I1(i_dds_1_1_n_6),
        .O(\dds_data_int[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_5 
       (.I0(i_dds_1_0_n_7),
        .I1(i_dds_1_1_n_7),
        .O(\dds_data_int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_2 
       (.I0(i_dds_1_0_n_0),
        .I1(i_dds_1_1_n_0),
        .O(\dds_data_int[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_3 
       (.I0(i_dds_1_0_n_1),
        .I1(i_dds_1_1_n_1),
        .O(\dds_data_int[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_4 
       (.I0(i_dds_1_0_n_2),
        .I1(i_dds_1_1_n_2),
        .O(\dds_data_int[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_5 
       (.I0(i_dds_1_0_n_3),
        .I1(i_dds_1_1_n_3),
        .O(\dds_data_int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_2 
       (.I0(i_dds_1_0_n_12),
        .I1(i_dds_1_1_n_12),
        .O(\dds_data_int[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_3 
       (.I0(i_dds_1_0_n_13),
        .I1(i_dds_1_1_n_13),
        .O(\dds_data_int[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_4 
       (.I0(i_dds_1_0_n_14),
        .I1(i_dds_1_1_n_14),
        .O(\dds_data_int[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_5 
       (.I0(i_dds_1_0_n_15),
        .I1(i_dds_1_1_n_15),
        .O(\dds_data_int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_2 
       (.I0(i_dds_1_0_n_8),
        .I1(i_dds_1_1_n_8),
        .O(\dds_data_int[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_3 
       (.I0(i_dds_1_0_n_9),
        .I1(i_dds_1_1_n_9),
        .O(\dds_data_int[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_4 
       (.I0(i_dds_1_0_n_10),
        .I1(i_dds_1_1_n_10),
        .O(\dds_data_int[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_5 
       (.I0(i_dds_1_0_n_11),
        .I1(i_dds_1_1_n_11),
        .O(\dds_data_int[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_7 ),
        .Q(dds_data_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_5 ),
        .Q(dds_data_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_4 ),
        .Q(dds_data_int[11]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[11]_i_1 
       (.CI(\dds_data_int_reg[7]_i_1_n_0 ),
        .CO({\dds_data_int_reg[11]_i_1_n_0 ,\dds_data_int_reg[11]_i_1_n_1 ,\dds_data_int_reg[11]_i_1_n_2 ,\dds_data_int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7}),
        .O({\dds_data_int_reg[11]_i_1_n_4 ,\dds_data_int_reg[11]_i_1_n_5 ,\dds_data_int_reg[11]_i_1_n_6 ,\dds_data_int_reg[11]_i_1_n_7 }),
        .S({\dds_data_int[11]_i_2_n_0 ,\dds_data_int[11]_i_3_n_0 ,\dds_data_int[11]_i_4_n_0 ,\dds_data_int[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_7 ),
        .Q(dds_data_int[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_6 ),
        .Q(dds_data_int[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_5 ),
        .Q(dds_data_int[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_4 ),
        .Q(\dds_data_int_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[15]_i_1 
       (.CI(\dds_data_int_reg[11]_i_1_n_0 ),
        .CO({\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED [3],\dds_data_int_reg[15]_i_1_n_1 ,\dds_data_int_reg[15]_i_1_n_2 ,\dds_data_int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3}),
        .O({\dds_data_int_reg[15]_i_1_n_4 ,\dds_data_int_reg[15]_i_1_n_5 ,\dds_data_int_reg[15]_i_1_n_6 ,\dds_data_int_reg[15]_i_1_n_7 }),
        .S({\dds_data_int[15]_i_2_n_0 ,\dds_data_int[15]_i_3_n_0 ,\dds_data_int[15]_i_4_n_0 ,\dds_data_int[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_6 ),
        .Q(dds_data_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_5 ),
        .Q(dds_data_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_4 ),
        .Q(dds_data_int[3]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dds_data_int_reg[3]_i_1_n_0 ,\dds_data_int_reg[3]_i_1_n_1 ,\dds_data_int_reg[3]_i_1_n_2 ,\dds_data_int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .O({\dds_data_int_reg[3]_i_1_n_4 ,\dds_data_int_reg[3]_i_1_n_5 ,\dds_data_int_reg[3]_i_1_n_6 ,\dds_data_int_reg[3]_i_1_n_7 }),
        .S({\dds_data_int[3]_i_2_n_0 ,\dds_data_int[3]_i_3_n_0 ,\dds_data_int[3]_i_4_n_0 ,\dds_data_int[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_7 ),
        .Q(dds_data_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_6 ),
        .Q(dds_data_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_5 ),
        .Q(dds_data_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_4 ),
        .Q(dds_data_int[7]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[7]_i_1 
       (.CI(\dds_data_int_reg[3]_i_1_n_0 ),
        .CO({\dds_data_int_reg[7]_i_1_n_0 ,\dds_data_int_reg[7]_i_1_n_1 ,\dds_data_int_reg[7]_i_1_n_2 ,\dds_data_int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11}),
        .O({\dds_data_int_reg[7]_i_1_n_4 ,\dds_data_int_reg[7]_i_1_n_5 ,\dds_data_int_reg[7]_i_1_n_6 ,\dds_data_int_reg[7]_i_1_n_7 }),
        .S({\dds_data_int[7]_i_2_n_0 ,\dds_data_int[7]_i_3_n_0 ,\dds_data_int[7]_i_4_n_0 ,\dds_data_int[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_7 ),
        .Q(dds_data_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_6 ),
        .Q(dds_data_int[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_reg[15]_1 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[9]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_47 i_dds_1_0
       (.B(B),
        .Q({i_dds_1_0_n_0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3,i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7,i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11,i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_48 i_dds_1_1
       (.Q({i_dds_1_1_n_0,i_dds_1_1_n_1,i_dds_1_1_n_2,i_dds_1_1_n_3,i_dds_1_1_n_4,i_dds_1_1_n_5,i_dds_1_1_n_6,i_dds_1_1_n_7,i_dds_1_1_n_8,i_dds_1_1_n_9,i_dds_1_1_n_10,i_dds_1_1_n_11,i_dds_1_1_n_12,i_dds_1_1_n_13,i_dds_1_1_n_14,i_dds_1_1_n_15}),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_100
   (Q,
    \s1_data_p_reg[29] ,
    \ddata_out_reg[0] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_3_1_reg__0);
  output [15:0]Q;
  input [14:0]\s1_data_p_reg[29] ;
  input \ddata_out_reg[0] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_3_1_reg__0;

  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [14:0]\s1_data_p_reg[29] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_101 i_dds_scale
       (.D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_102 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\s1_data_p_reg[29]_0 (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_123
   (Q,
    dac_dds_phase_2_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_2_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [0:0]dac_dds_phase_2_0_reg__0;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_136 i_dds_scale
       (.B(B),
        .D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_137 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_124
   (Q,
    dac_dds_phase_2_1_reg,
    \ddata_out_reg[0] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_2_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_1_reg;
  input \ddata_out_reg[0] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_2_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_125 i_dds_scale
       (.D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_126 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_147
   (Q,
    dac_dds_phase_1_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_1_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [0:0]dac_dds_phase_1_0_reg__0;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_160 i_dds_scale
       (.B(B),
        .D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_161 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_148
   (Q,
    dac_dds_phase_1_1_reg,
    \ddata_out_reg[0] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_1_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_1_reg;
  input \ddata_out_reg[0] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_1_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_149 i_dds_scale
       (.D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_150 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_171
   (Q,
    dac_dds_phase_0_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_0_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_0_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [0:0]dac_dds_phase_0_0_reg__0;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_184 i_dds_scale
       (.B(B),
        .D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_185 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_172
   (Q,
    dac_dds_phase_0_1_reg,
    \ddata_out_reg[0] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_0_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_0_1_reg;
  input \ddata_out_reg[0] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_0_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_173 i_dds_scale
       (.D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_174 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_23
   (Q,
    dac_dds_phase_2_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_2_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [0:0]dac_dds_phase_2_0_reg__0;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_36 i_dds_scale
       (.B(B),
        .D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_37 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_24
   (Q,
    dac_dds_phase_2_1_reg,
    \ddata_out_reg[0] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_2_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_1_reg;
  input \ddata_out_reg[0] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_2_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_25 i_dds_scale
       (.D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_26 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_4
   (Q,
    A,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_3_0_reg__0);
  output [15:0]Q;
  input [14:0]A;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [0:0]dac_dds_phase_3_0_reg__0;

  wire [14:0]A;
  wire [15:0]B;
  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_12 i_dds_scale
       (.B(B),
        .D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_13 i_dds_sine
       (.A(A),
        .Q(sine_s),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_47
   (Q,
    dac_dds_phase_1_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_1_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [0:0]dac_dds_phase_1_0_reg__0;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_60 i_dds_scale
       (.B(B),
        .D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_61 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_48
   (Q,
    dac_dds_phase_1_1_reg,
    \ddata_out_reg[0] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_1_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_1_reg;
  input \ddata_out_reg[0] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_1_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_49 i_dds_scale
       (.D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_50 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_5
   (Q,
    \s1_data_p_reg[29] ,
    \ddata_out_reg[0] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_3_1_reg__0);
  output [15:0]Q;
  input [14:0]\s1_data_p_reg[29] ;
  input \ddata_out_reg[0] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_3_1_reg__0;

  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [14:0]\s1_data_p_reg[29] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1 i_dds_scale
       (.D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\s1_data_p_reg[29]_0 (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_71
   (Q,
    dac_dds_phase_0_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_0_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_0_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [0:0]dac_dds_phase_0_0_reg__0;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_84 i_dds_scale
       (.B(B),
        .D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_85 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_72
   (Q,
    dac_dds_phase_0_1_reg,
    \ddata_out_reg[0] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_0_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_0_1_reg;
  input \ddata_out_reg[0] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_0_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_73 i_dds_scale
       (.D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_74 i_dds_sine
       (.Q(sine_s),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_99
   (Q,
    A,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_3_0_reg__0);
  output [15:0]Q;
  input [14:0]A;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [0:0]dac_dds_phase_3_0_reg__0;

  wire [14:0]A;
  wire [15:0]B;
  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire [29:14]s1_data_s;
  wire [15:0]sine_s;

  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_112 i_dds_scale
       (.B(B),
        .D(s1_data_s),
        .Q(sine_s),
        .\dds_data_reg[15] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_113 i_dds_sine
       (.A(A),
        .Q(sine_s),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_2
   (\dds_data_int_reg[15]_0 ,
    Q,
    dac_dds_phase_2_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_2_1_reg,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_2_0_reg__0,
    dac_dds_phase_2_1_reg__0,
    \dds_data_reg[15]_1 );
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [14:0]dac_dds_phase_2_1_reg;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_2_0_reg__0;
  input [0:0]dac_dds_phase_2_1_reg__0;
  input [0:0]\dds_data_reg[15]_1 ;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [14:0]dds_data_int;
  wire \dds_data_int[11]_i_2_n_0 ;
  wire \dds_data_int[11]_i_3_n_0 ;
  wire \dds_data_int[11]_i_4_n_0 ;
  wire \dds_data_int[11]_i_5_n_0 ;
  wire \dds_data_int[15]_i_2_n_0 ;
  wire \dds_data_int[15]_i_3_n_0 ;
  wire \dds_data_int[15]_i_4_n_0 ;
  wire \dds_data_int[15]_i_5_n_0 ;
  wire \dds_data_int[3]_i_2_n_0 ;
  wire \dds_data_int[3]_i_3_n_0 ;
  wire \dds_data_int[3]_i_4_n_0 ;
  wire \dds_data_int[3]_i_5_n_0 ;
  wire \dds_data_int[7]_i_2_n_0 ;
  wire \dds_data_int[7]_i_3_n_0 ;
  wire \dds_data_int[7]_i_4_n_0 ;
  wire \dds_data_int[7]_i_5_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_1 ;
  wire \dds_data_int_reg[11]_i_1_n_2 ;
  wire \dds_data_int_reg[11]_i_1_n_3 ;
  wire \dds_data_int_reg[11]_i_1_n_4 ;
  wire \dds_data_int_reg[11]_i_1_n_5 ;
  wire \dds_data_int_reg[11]_i_1_n_6 ;
  wire \dds_data_int_reg[11]_i_1_n_7 ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire \dds_data_int_reg[15]_i_1_n_1 ;
  wire \dds_data_int_reg[15]_i_1_n_2 ;
  wire \dds_data_int_reg[15]_i_1_n_3 ;
  wire \dds_data_int_reg[15]_i_1_n_4 ;
  wire \dds_data_int_reg[15]_i_1_n_5 ;
  wire \dds_data_int_reg[15]_i_1_n_6 ;
  wire \dds_data_int_reg[15]_i_1_n_7 ;
  wire \dds_data_int_reg[3]_i_1_n_0 ;
  wire \dds_data_int_reg[3]_i_1_n_1 ;
  wire \dds_data_int_reg[3]_i_1_n_2 ;
  wire \dds_data_int_reg[3]_i_1_n_3 ;
  wire \dds_data_int_reg[3]_i_1_n_4 ;
  wire \dds_data_int_reg[3]_i_1_n_5 ;
  wire \dds_data_int_reg[3]_i_1_n_6 ;
  wire \dds_data_int_reg[3]_i_1_n_7 ;
  wire \dds_data_int_reg[7]_i_1_n_0 ;
  wire \dds_data_int_reg[7]_i_1_n_1 ;
  wire \dds_data_int_reg[7]_i_1_n_2 ;
  wire \dds_data_int_reg[7]_i_1_n_3 ;
  wire \dds_data_int_reg[7]_i_1_n_4 ;
  wire \dds_data_int_reg[7]_i_1_n_5 ;
  wire \dds_data_int_reg[7]_i_1_n_6 ;
  wire \dds_data_int_reg[7]_i_1_n_7 ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire i_dds_1_0_n_0;
  wire i_dds_1_0_n_1;
  wire i_dds_1_0_n_10;
  wire i_dds_1_0_n_11;
  wire i_dds_1_0_n_12;
  wire i_dds_1_0_n_13;
  wire i_dds_1_0_n_14;
  wire i_dds_1_0_n_15;
  wire i_dds_1_0_n_2;
  wire i_dds_1_0_n_3;
  wire i_dds_1_0_n_4;
  wire i_dds_1_0_n_5;
  wire i_dds_1_0_n_6;
  wire i_dds_1_0_n_7;
  wire i_dds_1_0_n_8;
  wire i_dds_1_0_n_9;
  wire i_dds_1_1_n_0;
  wire i_dds_1_1_n_1;
  wire i_dds_1_1_n_10;
  wire i_dds_1_1_n_11;
  wire i_dds_1_1_n_12;
  wire i_dds_1_1_n_13;
  wire i_dds_1_1_n_14;
  wire i_dds_1_1_n_15;
  wire i_dds_1_1_n_2;
  wire i_dds_1_1_n_3;
  wire i_dds_1_1_n_4;
  wire i_dds_1_1_n_5;
  wire i_dds_1_1_n_6;
  wire i_dds_1_1_n_7;
  wire i_dds_1_1_n_8;
  wire i_dds_1_1_n_9;
  wire [3:3]\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_2 
       (.I0(i_dds_1_0_n_4),
        .I1(i_dds_1_1_n_4),
        .O(\dds_data_int[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_3 
       (.I0(i_dds_1_0_n_5),
        .I1(i_dds_1_1_n_5),
        .O(\dds_data_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_4 
       (.I0(i_dds_1_0_n_6),
        .I1(i_dds_1_1_n_6),
        .O(\dds_data_int[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_5 
       (.I0(i_dds_1_0_n_7),
        .I1(i_dds_1_1_n_7),
        .O(\dds_data_int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_2 
       (.I0(i_dds_1_0_n_0),
        .I1(i_dds_1_1_n_0),
        .O(\dds_data_int[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_3 
       (.I0(i_dds_1_0_n_1),
        .I1(i_dds_1_1_n_1),
        .O(\dds_data_int[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_4 
       (.I0(i_dds_1_0_n_2),
        .I1(i_dds_1_1_n_2),
        .O(\dds_data_int[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_5 
       (.I0(i_dds_1_0_n_3),
        .I1(i_dds_1_1_n_3),
        .O(\dds_data_int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_2 
       (.I0(i_dds_1_0_n_12),
        .I1(i_dds_1_1_n_12),
        .O(\dds_data_int[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_3 
       (.I0(i_dds_1_0_n_13),
        .I1(i_dds_1_1_n_13),
        .O(\dds_data_int[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_4 
       (.I0(i_dds_1_0_n_14),
        .I1(i_dds_1_1_n_14),
        .O(\dds_data_int[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_5 
       (.I0(i_dds_1_0_n_15),
        .I1(i_dds_1_1_n_15),
        .O(\dds_data_int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_2 
       (.I0(i_dds_1_0_n_8),
        .I1(i_dds_1_1_n_8),
        .O(\dds_data_int[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_3 
       (.I0(i_dds_1_0_n_9),
        .I1(i_dds_1_1_n_9),
        .O(\dds_data_int[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_4 
       (.I0(i_dds_1_0_n_10),
        .I1(i_dds_1_1_n_10),
        .O(\dds_data_int[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_5 
       (.I0(i_dds_1_0_n_11),
        .I1(i_dds_1_1_n_11),
        .O(\dds_data_int[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_7 ),
        .Q(dds_data_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_5 ),
        .Q(dds_data_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_4 ),
        .Q(dds_data_int[11]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[11]_i_1 
       (.CI(\dds_data_int_reg[7]_i_1_n_0 ),
        .CO({\dds_data_int_reg[11]_i_1_n_0 ,\dds_data_int_reg[11]_i_1_n_1 ,\dds_data_int_reg[11]_i_1_n_2 ,\dds_data_int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7}),
        .O({\dds_data_int_reg[11]_i_1_n_4 ,\dds_data_int_reg[11]_i_1_n_5 ,\dds_data_int_reg[11]_i_1_n_6 ,\dds_data_int_reg[11]_i_1_n_7 }),
        .S({\dds_data_int[11]_i_2_n_0 ,\dds_data_int[11]_i_3_n_0 ,\dds_data_int[11]_i_4_n_0 ,\dds_data_int[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_7 ),
        .Q(dds_data_int[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_6 ),
        .Q(dds_data_int[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_5 ),
        .Q(dds_data_int[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_4 ),
        .Q(\dds_data_int_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[15]_i_1 
       (.CI(\dds_data_int_reg[11]_i_1_n_0 ),
        .CO({\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED [3],\dds_data_int_reg[15]_i_1_n_1 ,\dds_data_int_reg[15]_i_1_n_2 ,\dds_data_int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3}),
        .O({\dds_data_int_reg[15]_i_1_n_4 ,\dds_data_int_reg[15]_i_1_n_5 ,\dds_data_int_reg[15]_i_1_n_6 ,\dds_data_int_reg[15]_i_1_n_7 }),
        .S({\dds_data_int[15]_i_2_n_0 ,\dds_data_int[15]_i_3_n_0 ,\dds_data_int[15]_i_4_n_0 ,\dds_data_int[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_6 ),
        .Q(dds_data_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_5 ),
        .Q(dds_data_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_4 ),
        .Q(dds_data_int[3]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dds_data_int_reg[3]_i_1_n_0 ,\dds_data_int_reg[3]_i_1_n_1 ,\dds_data_int_reg[3]_i_1_n_2 ,\dds_data_int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .O({\dds_data_int_reg[3]_i_1_n_4 ,\dds_data_int_reg[3]_i_1_n_5 ,\dds_data_int_reg[3]_i_1_n_6 ,\dds_data_int_reg[3]_i_1_n_7 }),
        .S({\dds_data_int[3]_i_2_n_0 ,\dds_data_int[3]_i_3_n_0 ,\dds_data_int[3]_i_4_n_0 ,\dds_data_int[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_7 ),
        .Q(dds_data_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_6 ),
        .Q(dds_data_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_5 ),
        .Q(dds_data_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_4 ),
        .Q(dds_data_int[7]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[7]_i_1 
       (.CI(\dds_data_int_reg[3]_i_1_n_0 ),
        .CO({\dds_data_int_reg[7]_i_1_n_0 ,\dds_data_int_reg[7]_i_1_n_1 ,\dds_data_int_reg[7]_i_1_n_2 ,\dds_data_int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11}),
        .O({\dds_data_int_reg[7]_i_1_n_4 ,\dds_data_int_reg[7]_i_1_n_5 ,\dds_data_int_reg[7]_i_1_n_6 ,\dds_data_int_reg[7]_i_1_n_7 }),
        .S({\dds_data_int[7]_i_2_n_0 ,\dds_data_int[7]_i_3_n_0 ,\dds_data_int[7]_i_4_n_0 ,\dds_data_int[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_7 ),
        .Q(dds_data_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_6 ),
        .Q(dds_data_int[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_reg[15]_1 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[9]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_23 i_dds_1_0
       (.B(B),
        .Q({i_dds_1_0_n_0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3,i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7,i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11,i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_24 i_dds_1_1
       (.Q({i_dds_1_1_n_0,i_dds_1_1_n_1,i_dds_1_1_n_2,i_dds_1_1_n_3,i_dds_1_1_n_4,i_dds_1_1_n_5,i_dds_1_1_n_6,i_dds_1_1_n_7,i_dds_1_1_n_8,i_dds_1_1_n_9,i_dds_1_1_n_10,i_dds_1_1_n_11,i_dds_1_1_n_12,i_dds_1_1_n_13,i_dds_1_1_n_14,i_dds_1_1_n_15}),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_3
   (\dds_data_int_reg[15]_0 ,
    Q,
    A,
    \ddata_out_reg[0] ,
    B,
    \s1_data_p_reg[29] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_3_0_reg__0,
    dac_dds_phase_3_1_reg__0,
    \dds_data_reg[15]_1 );
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [15:0]Q;
  input [14:0]A;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [14:0]\s1_data_p_reg[29] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_3_0_reg__0;
  input [0:0]dac_dds_phase_3_1_reg__0;
  input [0:0]\dds_data_reg[15]_1 ;

  wire [14:0]A;
  wire [15:0]B;
  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [14:0]dds_data_int;
  wire \dds_data_int[11]_i_2_n_0 ;
  wire \dds_data_int[11]_i_3_n_0 ;
  wire \dds_data_int[11]_i_4_n_0 ;
  wire \dds_data_int[11]_i_5_n_0 ;
  wire \dds_data_int[15]_i_2_n_0 ;
  wire \dds_data_int[15]_i_3_n_0 ;
  wire \dds_data_int[15]_i_4_n_0 ;
  wire \dds_data_int[15]_i_5_n_0 ;
  wire \dds_data_int[3]_i_2_n_0 ;
  wire \dds_data_int[3]_i_3_n_0 ;
  wire \dds_data_int[3]_i_4_n_0 ;
  wire \dds_data_int[3]_i_5_n_0 ;
  wire \dds_data_int[7]_i_2_n_0 ;
  wire \dds_data_int[7]_i_3_n_0 ;
  wire \dds_data_int[7]_i_4_n_0 ;
  wire \dds_data_int[7]_i_5_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_1 ;
  wire \dds_data_int_reg[11]_i_1_n_2 ;
  wire \dds_data_int_reg[11]_i_1_n_3 ;
  wire \dds_data_int_reg[11]_i_1_n_4 ;
  wire \dds_data_int_reg[11]_i_1_n_5 ;
  wire \dds_data_int_reg[11]_i_1_n_6 ;
  wire \dds_data_int_reg[11]_i_1_n_7 ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire \dds_data_int_reg[15]_i_1_n_1 ;
  wire \dds_data_int_reg[15]_i_1_n_2 ;
  wire \dds_data_int_reg[15]_i_1_n_3 ;
  wire \dds_data_int_reg[15]_i_1_n_4 ;
  wire \dds_data_int_reg[15]_i_1_n_5 ;
  wire \dds_data_int_reg[15]_i_1_n_6 ;
  wire \dds_data_int_reg[15]_i_1_n_7 ;
  wire \dds_data_int_reg[3]_i_1_n_0 ;
  wire \dds_data_int_reg[3]_i_1_n_1 ;
  wire \dds_data_int_reg[3]_i_1_n_2 ;
  wire \dds_data_int_reg[3]_i_1_n_3 ;
  wire \dds_data_int_reg[3]_i_1_n_4 ;
  wire \dds_data_int_reg[3]_i_1_n_5 ;
  wire \dds_data_int_reg[3]_i_1_n_6 ;
  wire \dds_data_int_reg[3]_i_1_n_7 ;
  wire \dds_data_int_reg[7]_i_1_n_0 ;
  wire \dds_data_int_reg[7]_i_1_n_1 ;
  wire \dds_data_int_reg[7]_i_1_n_2 ;
  wire \dds_data_int_reg[7]_i_1_n_3 ;
  wire \dds_data_int_reg[7]_i_1_n_4 ;
  wire \dds_data_int_reg[7]_i_1_n_5 ;
  wire \dds_data_int_reg[7]_i_1_n_6 ;
  wire \dds_data_int_reg[7]_i_1_n_7 ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire i_dds_1_0_n_0;
  wire i_dds_1_0_n_1;
  wire i_dds_1_0_n_10;
  wire i_dds_1_0_n_11;
  wire i_dds_1_0_n_12;
  wire i_dds_1_0_n_13;
  wire i_dds_1_0_n_14;
  wire i_dds_1_0_n_15;
  wire i_dds_1_0_n_2;
  wire i_dds_1_0_n_3;
  wire i_dds_1_0_n_4;
  wire i_dds_1_0_n_5;
  wire i_dds_1_0_n_6;
  wire i_dds_1_0_n_7;
  wire i_dds_1_0_n_8;
  wire i_dds_1_0_n_9;
  wire i_dds_1_1_n_0;
  wire i_dds_1_1_n_1;
  wire i_dds_1_1_n_10;
  wire i_dds_1_1_n_11;
  wire i_dds_1_1_n_12;
  wire i_dds_1_1_n_13;
  wire i_dds_1_1_n_14;
  wire i_dds_1_1_n_15;
  wire i_dds_1_1_n_2;
  wire i_dds_1_1_n_3;
  wire i_dds_1_1_n_4;
  wire i_dds_1_1_n_5;
  wire i_dds_1_1_n_6;
  wire i_dds_1_1_n_7;
  wire i_dds_1_1_n_8;
  wire i_dds_1_1_n_9;
  wire [14:0]\s1_data_p_reg[29] ;
  wire [3:3]\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_2 
       (.I0(i_dds_1_0_n_4),
        .I1(i_dds_1_1_n_4),
        .O(\dds_data_int[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_3 
       (.I0(i_dds_1_0_n_5),
        .I1(i_dds_1_1_n_5),
        .O(\dds_data_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_4 
       (.I0(i_dds_1_0_n_6),
        .I1(i_dds_1_1_n_6),
        .O(\dds_data_int[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_5 
       (.I0(i_dds_1_0_n_7),
        .I1(i_dds_1_1_n_7),
        .O(\dds_data_int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_2 
       (.I0(i_dds_1_0_n_0),
        .I1(i_dds_1_1_n_0),
        .O(\dds_data_int[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_3 
       (.I0(i_dds_1_0_n_1),
        .I1(i_dds_1_1_n_1),
        .O(\dds_data_int[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_4 
       (.I0(i_dds_1_0_n_2),
        .I1(i_dds_1_1_n_2),
        .O(\dds_data_int[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_5 
       (.I0(i_dds_1_0_n_3),
        .I1(i_dds_1_1_n_3),
        .O(\dds_data_int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_2 
       (.I0(i_dds_1_0_n_12),
        .I1(i_dds_1_1_n_12),
        .O(\dds_data_int[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_3 
       (.I0(i_dds_1_0_n_13),
        .I1(i_dds_1_1_n_13),
        .O(\dds_data_int[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_4 
       (.I0(i_dds_1_0_n_14),
        .I1(i_dds_1_1_n_14),
        .O(\dds_data_int[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_5 
       (.I0(i_dds_1_0_n_15),
        .I1(i_dds_1_1_n_15),
        .O(\dds_data_int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_2 
       (.I0(i_dds_1_0_n_8),
        .I1(i_dds_1_1_n_8),
        .O(\dds_data_int[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_3 
       (.I0(i_dds_1_0_n_9),
        .I1(i_dds_1_1_n_9),
        .O(\dds_data_int[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_4 
       (.I0(i_dds_1_0_n_10),
        .I1(i_dds_1_1_n_10),
        .O(\dds_data_int[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_5 
       (.I0(i_dds_1_0_n_11),
        .I1(i_dds_1_1_n_11),
        .O(\dds_data_int[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_7 ),
        .Q(dds_data_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_5 ),
        .Q(dds_data_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_4 ),
        .Q(dds_data_int[11]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[11]_i_1 
       (.CI(\dds_data_int_reg[7]_i_1_n_0 ),
        .CO({\dds_data_int_reg[11]_i_1_n_0 ,\dds_data_int_reg[11]_i_1_n_1 ,\dds_data_int_reg[11]_i_1_n_2 ,\dds_data_int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7}),
        .O({\dds_data_int_reg[11]_i_1_n_4 ,\dds_data_int_reg[11]_i_1_n_5 ,\dds_data_int_reg[11]_i_1_n_6 ,\dds_data_int_reg[11]_i_1_n_7 }),
        .S({\dds_data_int[11]_i_2_n_0 ,\dds_data_int[11]_i_3_n_0 ,\dds_data_int[11]_i_4_n_0 ,\dds_data_int[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_7 ),
        .Q(dds_data_int[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_6 ),
        .Q(dds_data_int[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_5 ),
        .Q(dds_data_int[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_4 ),
        .Q(\dds_data_int_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[15]_i_1 
       (.CI(\dds_data_int_reg[11]_i_1_n_0 ),
        .CO({\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED [3],\dds_data_int_reg[15]_i_1_n_1 ,\dds_data_int_reg[15]_i_1_n_2 ,\dds_data_int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3}),
        .O({\dds_data_int_reg[15]_i_1_n_4 ,\dds_data_int_reg[15]_i_1_n_5 ,\dds_data_int_reg[15]_i_1_n_6 ,\dds_data_int_reg[15]_i_1_n_7 }),
        .S({\dds_data_int[15]_i_2_n_0 ,\dds_data_int[15]_i_3_n_0 ,\dds_data_int[15]_i_4_n_0 ,\dds_data_int[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_6 ),
        .Q(dds_data_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_5 ),
        .Q(dds_data_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_4 ),
        .Q(dds_data_int[3]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dds_data_int_reg[3]_i_1_n_0 ,\dds_data_int_reg[3]_i_1_n_1 ,\dds_data_int_reg[3]_i_1_n_2 ,\dds_data_int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .O({\dds_data_int_reg[3]_i_1_n_4 ,\dds_data_int_reg[3]_i_1_n_5 ,\dds_data_int_reg[3]_i_1_n_6 ,\dds_data_int_reg[3]_i_1_n_7 }),
        .S({\dds_data_int[3]_i_2_n_0 ,\dds_data_int[3]_i_3_n_0 ,\dds_data_int[3]_i_4_n_0 ,\dds_data_int[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_7 ),
        .Q(dds_data_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_6 ),
        .Q(dds_data_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_5 ),
        .Q(dds_data_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_4 ),
        .Q(dds_data_int[7]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[7]_i_1 
       (.CI(\dds_data_int_reg[3]_i_1_n_0 ),
        .CO({\dds_data_int_reg[7]_i_1_n_0 ,\dds_data_int_reg[7]_i_1_n_1 ,\dds_data_int_reg[7]_i_1_n_2 ,\dds_data_int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11}),
        .O({\dds_data_int_reg[7]_i_1_n_4 ,\dds_data_int_reg[7]_i_1_n_5 ,\dds_data_int_reg[7]_i_1_n_6 ,\dds_data_int_reg[7]_i_1_n_7 }),
        .S({\dds_data_int[7]_i_2_n_0 ,\dds_data_int[7]_i_3_n_0 ,\dds_data_int[7]_i_4_n_0 ,\dds_data_int[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_7 ),
        .Q(dds_data_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_6 ),
        .Q(dds_data_int[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_reg[15]_1 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[9]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_4 i_dds_1_0
       (.A(A),
        .B(B),
        .Q({i_dds_1_0_n_0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3,i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7,i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11,i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_5 i_dds_1_1
       (.Q({i_dds_1_1_n_0,i_dds_1_1_n_1,i_dds_1_1_n_2,i_dds_1_1_n_3,i_dds_1_1_n_4,i_dds_1_1_n_5,i_dds_1_1_n_6,i_dds_1_1_n_7,i_dds_1_1_n_8,i_dds_1_1_n_9,i_dds_1_1_n_10,i_dds_1_1_n_11,i_dds_1_1_n_12,i_dds_1_1_n_13,i_dds_1_1_n_14,i_dds_1_1_n_15}),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_95
   (B,
    \dds_scale_1_r_reg[15]_0 ,
    \dds_data_int_reg[15]_0 ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_0_0_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_0_1_reg,
    Q,
    dac_dds_phase_0_0_reg__0,
    dac_dds_phase_0_1_reg__0,
    D);
  output [15:0]B;
  output [15:0]\dds_scale_1_r_reg[15]_0 ;
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [15:0]\dds_data_reg[15]_0 ;
  input [14:0]dac_dds_phase_0_0_reg;
  input \ddata_out_reg[0] ;
  input [14:0]dac_dds_phase_0_1_reg;
  input [31:0]Q;
  input [0:0]dac_dds_phase_0_0_reg__0;
  input [0:0]dac_dds_phase_0_1_reg__0;
  input [0:0]D;

  wire [15:0]B;
  wire [0:0]D;
  wire [31:0]Q;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [14:0]dds_data_int;
  wire \dds_data_int[11]_i_2_n_0 ;
  wire \dds_data_int[11]_i_3_n_0 ;
  wire \dds_data_int[11]_i_4_n_0 ;
  wire \dds_data_int[11]_i_5_n_0 ;
  wire \dds_data_int[15]_i_2_n_0 ;
  wire \dds_data_int[15]_i_3_n_0 ;
  wire \dds_data_int[15]_i_4_n_0 ;
  wire \dds_data_int[15]_i_5_n_0 ;
  wire \dds_data_int[3]_i_2_n_0 ;
  wire \dds_data_int[3]_i_3_n_0 ;
  wire \dds_data_int[3]_i_4_n_0 ;
  wire \dds_data_int[3]_i_5_n_0 ;
  wire \dds_data_int[7]_i_2_n_0 ;
  wire \dds_data_int[7]_i_3_n_0 ;
  wire \dds_data_int[7]_i_4_n_0 ;
  wire \dds_data_int[7]_i_5_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_1 ;
  wire \dds_data_int_reg[11]_i_1_n_2 ;
  wire \dds_data_int_reg[11]_i_1_n_3 ;
  wire \dds_data_int_reg[11]_i_1_n_4 ;
  wire \dds_data_int_reg[11]_i_1_n_5 ;
  wire \dds_data_int_reg[11]_i_1_n_6 ;
  wire \dds_data_int_reg[11]_i_1_n_7 ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire \dds_data_int_reg[15]_i_1_n_1 ;
  wire \dds_data_int_reg[15]_i_1_n_2 ;
  wire \dds_data_int_reg[15]_i_1_n_3 ;
  wire \dds_data_int_reg[15]_i_1_n_4 ;
  wire \dds_data_int_reg[15]_i_1_n_5 ;
  wire \dds_data_int_reg[15]_i_1_n_6 ;
  wire \dds_data_int_reg[15]_i_1_n_7 ;
  wire \dds_data_int_reg[3]_i_1_n_0 ;
  wire \dds_data_int_reg[3]_i_1_n_1 ;
  wire \dds_data_int_reg[3]_i_1_n_2 ;
  wire \dds_data_int_reg[3]_i_1_n_3 ;
  wire \dds_data_int_reg[3]_i_1_n_4 ;
  wire \dds_data_int_reg[3]_i_1_n_5 ;
  wire \dds_data_int_reg[3]_i_1_n_6 ;
  wire \dds_data_int_reg[3]_i_1_n_7 ;
  wire \dds_data_int_reg[7]_i_1_n_0 ;
  wire \dds_data_int_reg[7]_i_1_n_1 ;
  wire \dds_data_int_reg[7]_i_1_n_2 ;
  wire \dds_data_int_reg[7]_i_1_n_3 ;
  wire \dds_data_int_reg[7]_i_1_n_4 ;
  wire \dds_data_int_reg[7]_i_1_n_5 ;
  wire \dds_data_int_reg[7]_i_1_n_6 ;
  wire \dds_data_int_reg[7]_i_1_n_7 ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [15:0]\dds_scale_1_r_reg[15]_0 ;
  wire i_dds_1_0_n_0;
  wire i_dds_1_0_n_1;
  wire i_dds_1_0_n_10;
  wire i_dds_1_0_n_11;
  wire i_dds_1_0_n_12;
  wire i_dds_1_0_n_13;
  wire i_dds_1_0_n_14;
  wire i_dds_1_0_n_15;
  wire i_dds_1_0_n_2;
  wire i_dds_1_0_n_3;
  wire i_dds_1_0_n_4;
  wire i_dds_1_0_n_5;
  wire i_dds_1_0_n_6;
  wire i_dds_1_0_n_7;
  wire i_dds_1_0_n_8;
  wire i_dds_1_0_n_9;
  wire i_dds_1_1_n_0;
  wire i_dds_1_1_n_1;
  wire i_dds_1_1_n_10;
  wire i_dds_1_1_n_11;
  wire i_dds_1_1_n_12;
  wire i_dds_1_1_n_13;
  wire i_dds_1_1_n_14;
  wire i_dds_1_1_n_15;
  wire i_dds_1_1_n_2;
  wire i_dds_1_1_n_3;
  wire i_dds_1_1_n_4;
  wire i_dds_1_1_n_5;
  wire i_dds_1_1_n_6;
  wire i_dds_1_1_n_7;
  wire i_dds_1_1_n_8;
  wire i_dds_1_1_n_9;
  wire [3:3]\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_2 
       (.I0(i_dds_1_0_n_4),
        .I1(i_dds_1_1_n_4),
        .O(\dds_data_int[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_3 
       (.I0(i_dds_1_0_n_5),
        .I1(i_dds_1_1_n_5),
        .O(\dds_data_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_4 
       (.I0(i_dds_1_0_n_6),
        .I1(i_dds_1_1_n_6),
        .O(\dds_data_int[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_5 
       (.I0(i_dds_1_0_n_7),
        .I1(i_dds_1_1_n_7),
        .O(\dds_data_int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_2 
       (.I0(i_dds_1_0_n_0),
        .I1(i_dds_1_1_n_0),
        .O(\dds_data_int[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_3 
       (.I0(i_dds_1_0_n_1),
        .I1(i_dds_1_1_n_1),
        .O(\dds_data_int[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_4 
       (.I0(i_dds_1_0_n_2),
        .I1(i_dds_1_1_n_2),
        .O(\dds_data_int[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_5 
       (.I0(i_dds_1_0_n_3),
        .I1(i_dds_1_1_n_3),
        .O(\dds_data_int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_2 
       (.I0(i_dds_1_0_n_12),
        .I1(i_dds_1_1_n_12),
        .O(\dds_data_int[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_3 
       (.I0(i_dds_1_0_n_13),
        .I1(i_dds_1_1_n_13),
        .O(\dds_data_int[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_4 
       (.I0(i_dds_1_0_n_14),
        .I1(i_dds_1_1_n_14),
        .O(\dds_data_int[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_5 
       (.I0(i_dds_1_0_n_15),
        .I1(i_dds_1_1_n_15),
        .O(\dds_data_int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_2 
       (.I0(i_dds_1_0_n_8),
        .I1(i_dds_1_1_n_8),
        .O(\dds_data_int[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_3 
       (.I0(i_dds_1_0_n_9),
        .I1(i_dds_1_1_n_9),
        .O(\dds_data_int[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_4 
       (.I0(i_dds_1_0_n_10),
        .I1(i_dds_1_1_n_10),
        .O(\dds_data_int[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_5 
       (.I0(i_dds_1_0_n_11),
        .I1(i_dds_1_1_n_11),
        .O(\dds_data_int[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_7 ),
        .Q(dds_data_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_5 ),
        .Q(dds_data_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_4 ),
        .Q(dds_data_int[11]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[11]_i_1 
       (.CI(\dds_data_int_reg[7]_i_1_n_0 ),
        .CO({\dds_data_int_reg[11]_i_1_n_0 ,\dds_data_int_reg[11]_i_1_n_1 ,\dds_data_int_reg[11]_i_1_n_2 ,\dds_data_int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7}),
        .O({\dds_data_int_reg[11]_i_1_n_4 ,\dds_data_int_reg[11]_i_1_n_5 ,\dds_data_int_reg[11]_i_1_n_6 ,\dds_data_int_reg[11]_i_1_n_7 }),
        .S({\dds_data_int[11]_i_2_n_0 ,\dds_data_int[11]_i_3_n_0 ,\dds_data_int[11]_i_4_n_0 ,\dds_data_int[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_7 ),
        .Q(dds_data_int[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_6 ),
        .Q(dds_data_int[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_5 ),
        .Q(dds_data_int[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_4 ),
        .Q(\dds_data_int_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[15]_i_1 
       (.CI(\dds_data_int_reg[11]_i_1_n_0 ),
        .CO({\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED [3],\dds_data_int_reg[15]_i_1_n_1 ,\dds_data_int_reg[15]_i_1_n_2 ,\dds_data_int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3}),
        .O({\dds_data_int_reg[15]_i_1_n_4 ,\dds_data_int_reg[15]_i_1_n_5 ,\dds_data_int_reg[15]_i_1_n_6 ,\dds_data_int_reg[15]_i_1_n_7 }),
        .S({\dds_data_int[15]_i_2_n_0 ,\dds_data_int[15]_i_3_n_0 ,\dds_data_int[15]_i_4_n_0 ,\dds_data_int[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_6 ),
        .Q(dds_data_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_5 ),
        .Q(dds_data_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_4 ),
        .Q(dds_data_int[3]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dds_data_int_reg[3]_i_1_n_0 ,\dds_data_int_reg[3]_i_1_n_1 ,\dds_data_int_reg[3]_i_1_n_2 ,\dds_data_int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .O({\dds_data_int_reg[3]_i_1_n_4 ,\dds_data_int_reg[3]_i_1_n_5 ,\dds_data_int_reg[3]_i_1_n_6 ,\dds_data_int_reg[3]_i_1_n_7 }),
        .S({\dds_data_int[3]_i_2_n_0 ,\dds_data_int[3]_i_3_n_0 ,\dds_data_int[3]_i_4_n_0 ,\dds_data_int[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_7 ),
        .Q(dds_data_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_6 ),
        .Q(dds_data_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_5 ),
        .Q(dds_data_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_4 ),
        .Q(dds_data_int[7]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[7]_i_1 
       (.CI(\dds_data_int_reg[3]_i_1_n_0 ),
        .CO({\dds_data_int_reg[7]_i_1_n_0 ,\dds_data_int_reg[7]_i_1_n_1 ,\dds_data_int_reg[7]_i_1_n_2 ,\dds_data_int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11}),
        .O({\dds_data_int_reg[7]_i_1_n_4 ,\dds_data_int_reg[7]_i_1_n_5 ,\dds_data_int_reg[7]_i_1_n_6 ,\dds_data_int_reg[7]_i_1_n_7 }),
        .S({\dds_data_int[7]_i_2_n_0 ,\dds_data_int[7]_i_3_n_0 ,\dds_data_int[7]_i_4_n_0 ,\dds_data_int[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_7 ),
        .Q(dds_data_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_6 ),
        .Q(dds_data_int[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[0]),
        .Q(\dds_data_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[10]),
        .Q(\dds_data_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[11]),
        .Q(\dds_data_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[12]),
        .Q(\dds_data_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[13]),
        .Q(\dds_data_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[14]),
        .Q(\dds_data_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(D),
        .Q(\dds_data_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[1]),
        .Q(\dds_data_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[2]),
        .Q(\dds_data_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[3]),
        .Q(\dds_data_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[4]),
        .Q(\dds_data_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[5]),
        .Q(\dds_data_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[6]),
        .Q(\dds_data_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[7]),
        .Q(\dds_data_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[8]),
        .Q(\dds_data_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[9]),
        .Q(\dds_data_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[16]),
        .Q(B[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[26]),
        .Q(B[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[27]),
        .Q(B[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[28]),
        .Q(B[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[29]),
        .Q(B[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[30]),
        .Q(B[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[31]),
        .Q(B[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[17]),
        .Q(B[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[18]),
        .Q(B[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[19]),
        .Q(B[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[20]),
        .Q(B[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[21]),
        .Q(B[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[22]),
        .Q(B[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[23]),
        .Q(B[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[24]),
        .Q(B[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_0_r_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[25]),
        .Q(B[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\dds_scale_1_r_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\dds_scale_1_r_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\dds_scale_1_r_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\dds_scale_1_r_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\dds_scale_1_r_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\dds_scale_1_r_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\dds_scale_1_r_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\dds_scale_1_r_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\dds_scale_1_r_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\dds_scale_1_r_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\dds_scale_1_r_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\dds_scale_1_r_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\dds_scale_1_r_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\dds_scale_1_r_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\dds_scale_1_r_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_scale_1_r_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\dds_scale_1_r_reg[15]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_171 i_dds_1_0
       (.B(B),
        .Q({i_dds_1_0_n_0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3,i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7,i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11,i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_172 i_dds_1_1
       (.Q({i_dds_1_1_n_0,i_dds_1_1_n_1,i_dds_1_1_n_2,i_dds_1_1_n_3,i_dds_1_1_n_4,i_dds_1_1_n_5,i_dds_1_1_n_6,i_dds_1_1_n_7,i_dds_1_1_n_8,i_dds_1_1_n_9,i_dds_1_1_n_10,i_dds_1_1_n_11,i_dds_1_1_n_12,i_dds_1_1_n_13,i_dds_1_1_n_14,i_dds_1_1_n_15}),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\dds_data_reg[15]_0 (\dds_scale_1_r_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_96
   (\dds_data_int_reg[15]_0 ,
    Q,
    dac_dds_phase_1_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_1_1_reg,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_1_0_reg__0,
    dac_dds_phase_1_1_reg__0,
    \dds_data_reg[15]_1 );
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [14:0]dac_dds_phase_1_1_reg;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_1_0_reg__0;
  input [0:0]dac_dds_phase_1_1_reg__0;
  input [0:0]\dds_data_reg[15]_1 ;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [14:0]dds_data_int;
  wire \dds_data_int[11]_i_2_n_0 ;
  wire \dds_data_int[11]_i_3_n_0 ;
  wire \dds_data_int[11]_i_4_n_0 ;
  wire \dds_data_int[11]_i_5_n_0 ;
  wire \dds_data_int[15]_i_2_n_0 ;
  wire \dds_data_int[15]_i_3_n_0 ;
  wire \dds_data_int[15]_i_4_n_0 ;
  wire \dds_data_int[15]_i_5_n_0 ;
  wire \dds_data_int[3]_i_2_n_0 ;
  wire \dds_data_int[3]_i_3_n_0 ;
  wire \dds_data_int[3]_i_4_n_0 ;
  wire \dds_data_int[3]_i_5_n_0 ;
  wire \dds_data_int[7]_i_2_n_0 ;
  wire \dds_data_int[7]_i_3_n_0 ;
  wire \dds_data_int[7]_i_4_n_0 ;
  wire \dds_data_int[7]_i_5_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_1 ;
  wire \dds_data_int_reg[11]_i_1_n_2 ;
  wire \dds_data_int_reg[11]_i_1_n_3 ;
  wire \dds_data_int_reg[11]_i_1_n_4 ;
  wire \dds_data_int_reg[11]_i_1_n_5 ;
  wire \dds_data_int_reg[11]_i_1_n_6 ;
  wire \dds_data_int_reg[11]_i_1_n_7 ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire \dds_data_int_reg[15]_i_1_n_1 ;
  wire \dds_data_int_reg[15]_i_1_n_2 ;
  wire \dds_data_int_reg[15]_i_1_n_3 ;
  wire \dds_data_int_reg[15]_i_1_n_4 ;
  wire \dds_data_int_reg[15]_i_1_n_5 ;
  wire \dds_data_int_reg[15]_i_1_n_6 ;
  wire \dds_data_int_reg[15]_i_1_n_7 ;
  wire \dds_data_int_reg[3]_i_1_n_0 ;
  wire \dds_data_int_reg[3]_i_1_n_1 ;
  wire \dds_data_int_reg[3]_i_1_n_2 ;
  wire \dds_data_int_reg[3]_i_1_n_3 ;
  wire \dds_data_int_reg[3]_i_1_n_4 ;
  wire \dds_data_int_reg[3]_i_1_n_5 ;
  wire \dds_data_int_reg[3]_i_1_n_6 ;
  wire \dds_data_int_reg[3]_i_1_n_7 ;
  wire \dds_data_int_reg[7]_i_1_n_0 ;
  wire \dds_data_int_reg[7]_i_1_n_1 ;
  wire \dds_data_int_reg[7]_i_1_n_2 ;
  wire \dds_data_int_reg[7]_i_1_n_3 ;
  wire \dds_data_int_reg[7]_i_1_n_4 ;
  wire \dds_data_int_reg[7]_i_1_n_5 ;
  wire \dds_data_int_reg[7]_i_1_n_6 ;
  wire \dds_data_int_reg[7]_i_1_n_7 ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire i_dds_1_0_n_0;
  wire i_dds_1_0_n_1;
  wire i_dds_1_0_n_10;
  wire i_dds_1_0_n_11;
  wire i_dds_1_0_n_12;
  wire i_dds_1_0_n_13;
  wire i_dds_1_0_n_14;
  wire i_dds_1_0_n_15;
  wire i_dds_1_0_n_2;
  wire i_dds_1_0_n_3;
  wire i_dds_1_0_n_4;
  wire i_dds_1_0_n_5;
  wire i_dds_1_0_n_6;
  wire i_dds_1_0_n_7;
  wire i_dds_1_0_n_8;
  wire i_dds_1_0_n_9;
  wire i_dds_1_1_n_0;
  wire i_dds_1_1_n_1;
  wire i_dds_1_1_n_10;
  wire i_dds_1_1_n_11;
  wire i_dds_1_1_n_12;
  wire i_dds_1_1_n_13;
  wire i_dds_1_1_n_14;
  wire i_dds_1_1_n_15;
  wire i_dds_1_1_n_2;
  wire i_dds_1_1_n_3;
  wire i_dds_1_1_n_4;
  wire i_dds_1_1_n_5;
  wire i_dds_1_1_n_6;
  wire i_dds_1_1_n_7;
  wire i_dds_1_1_n_8;
  wire i_dds_1_1_n_9;
  wire [3:3]\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_2 
       (.I0(i_dds_1_0_n_4),
        .I1(i_dds_1_1_n_4),
        .O(\dds_data_int[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_3 
       (.I0(i_dds_1_0_n_5),
        .I1(i_dds_1_1_n_5),
        .O(\dds_data_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_4 
       (.I0(i_dds_1_0_n_6),
        .I1(i_dds_1_1_n_6),
        .O(\dds_data_int[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_5 
       (.I0(i_dds_1_0_n_7),
        .I1(i_dds_1_1_n_7),
        .O(\dds_data_int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_2 
       (.I0(i_dds_1_0_n_0),
        .I1(i_dds_1_1_n_0),
        .O(\dds_data_int[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_3 
       (.I0(i_dds_1_0_n_1),
        .I1(i_dds_1_1_n_1),
        .O(\dds_data_int[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_4 
       (.I0(i_dds_1_0_n_2),
        .I1(i_dds_1_1_n_2),
        .O(\dds_data_int[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_5 
       (.I0(i_dds_1_0_n_3),
        .I1(i_dds_1_1_n_3),
        .O(\dds_data_int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_2 
       (.I0(i_dds_1_0_n_12),
        .I1(i_dds_1_1_n_12),
        .O(\dds_data_int[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_3 
       (.I0(i_dds_1_0_n_13),
        .I1(i_dds_1_1_n_13),
        .O(\dds_data_int[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_4 
       (.I0(i_dds_1_0_n_14),
        .I1(i_dds_1_1_n_14),
        .O(\dds_data_int[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_5 
       (.I0(i_dds_1_0_n_15),
        .I1(i_dds_1_1_n_15),
        .O(\dds_data_int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_2 
       (.I0(i_dds_1_0_n_8),
        .I1(i_dds_1_1_n_8),
        .O(\dds_data_int[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_3 
       (.I0(i_dds_1_0_n_9),
        .I1(i_dds_1_1_n_9),
        .O(\dds_data_int[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_4 
       (.I0(i_dds_1_0_n_10),
        .I1(i_dds_1_1_n_10),
        .O(\dds_data_int[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_5 
       (.I0(i_dds_1_0_n_11),
        .I1(i_dds_1_1_n_11),
        .O(\dds_data_int[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_7 ),
        .Q(dds_data_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_5 ),
        .Q(dds_data_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_4 ),
        .Q(dds_data_int[11]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[11]_i_1 
       (.CI(\dds_data_int_reg[7]_i_1_n_0 ),
        .CO({\dds_data_int_reg[11]_i_1_n_0 ,\dds_data_int_reg[11]_i_1_n_1 ,\dds_data_int_reg[11]_i_1_n_2 ,\dds_data_int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7}),
        .O({\dds_data_int_reg[11]_i_1_n_4 ,\dds_data_int_reg[11]_i_1_n_5 ,\dds_data_int_reg[11]_i_1_n_6 ,\dds_data_int_reg[11]_i_1_n_7 }),
        .S({\dds_data_int[11]_i_2_n_0 ,\dds_data_int[11]_i_3_n_0 ,\dds_data_int[11]_i_4_n_0 ,\dds_data_int[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_7 ),
        .Q(dds_data_int[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_6 ),
        .Q(dds_data_int[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_5 ),
        .Q(dds_data_int[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_4 ),
        .Q(\dds_data_int_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[15]_i_1 
       (.CI(\dds_data_int_reg[11]_i_1_n_0 ),
        .CO({\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED [3],\dds_data_int_reg[15]_i_1_n_1 ,\dds_data_int_reg[15]_i_1_n_2 ,\dds_data_int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3}),
        .O({\dds_data_int_reg[15]_i_1_n_4 ,\dds_data_int_reg[15]_i_1_n_5 ,\dds_data_int_reg[15]_i_1_n_6 ,\dds_data_int_reg[15]_i_1_n_7 }),
        .S({\dds_data_int[15]_i_2_n_0 ,\dds_data_int[15]_i_3_n_0 ,\dds_data_int[15]_i_4_n_0 ,\dds_data_int[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_6 ),
        .Q(dds_data_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_5 ),
        .Q(dds_data_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_4 ),
        .Q(dds_data_int[3]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dds_data_int_reg[3]_i_1_n_0 ,\dds_data_int_reg[3]_i_1_n_1 ,\dds_data_int_reg[3]_i_1_n_2 ,\dds_data_int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .O({\dds_data_int_reg[3]_i_1_n_4 ,\dds_data_int_reg[3]_i_1_n_5 ,\dds_data_int_reg[3]_i_1_n_6 ,\dds_data_int_reg[3]_i_1_n_7 }),
        .S({\dds_data_int[3]_i_2_n_0 ,\dds_data_int[3]_i_3_n_0 ,\dds_data_int[3]_i_4_n_0 ,\dds_data_int[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_7 ),
        .Q(dds_data_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_6 ),
        .Q(dds_data_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_5 ),
        .Q(dds_data_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_4 ),
        .Q(dds_data_int[7]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[7]_i_1 
       (.CI(\dds_data_int_reg[3]_i_1_n_0 ),
        .CO({\dds_data_int_reg[7]_i_1_n_0 ,\dds_data_int_reg[7]_i_1_n_1 ,\dds_data_int_reg[7]_i_1_n_2 ,\dds_data_int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11}),
        .O({\dds_data_int_reg[7]_i_1_n_4 ,\dds_data_int_reg[7]_i_1_n_5 ,\dds_data_int_reg[7]_i_1_n_6 ,\dds_data_int_reg[7]_i_1_n_7 }),
        .S({\dds_data_int[7]_i_2_n_0 ,\dds_data_int[7]_i_3_n_0 ,\dds_data_int[7]_i_4_n_0 ,\dds_data_int[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_7 ),
        .Q(dds_data_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_6 ),
        .Q(dds_data_int[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_reg[15]_1 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[9]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_147 i_dds_1_0
       (.B(B),
        .Q({i_dds_1_0_n_0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3,i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7,i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11,i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_148 i_dds_1_1
       (.Q({i_dds_1_1_n_0,i_dds_1_1_n_1,i_dds_1_1_n_2,i_dds_1_1_n_3,i_dds_1_1_n_4,i_dds_1_1_n_5,i_dds_1_1_n_6,i_dds_1_1_n_7,i_dds_1_1_n_8,i_dds_1_1_n_9,i_dds_1_1_n_10,i_dds_1_1_n_11,i_dds_1_1_n_12,i_dds_1_1_n_13,i_dds_1_1_n_14,i_dds_1_1_n_15}),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_97
   (\dds_data_int_reg[15]_0 ,
    Q,
    dac_dds_phase_2_0_reg,
    \ddata_out_reg[0] ,
    B,
    dac_dds_phase_2_1_reg,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_2_0_reg__0,
    dac_dds_phase_2_1_reg__0,
    \dds_data_reg[15]_1 );
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_0_reg;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [14:0]dac_dds_phase_2_1_reg;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_2_0_reg__0;
  input [0:0]dac_dds_phase_2_1_reg__0;
  input [0:0]\dds_data_reg[15]_1 ;

  wire [15:0]B;
  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [14:0]dds_data_int;
  wire \dds_data_int[11]_i_2_n_0 ;
  wire \dds_data_int[11]_i_3_n_0 ;
  wire \dds_data_int[11]_i_4_n_0 ;
  wire \dds_data_int[11]_i_5_n_0 ;
  wire \dds_data_int[15]_i_2_n_0 ;
  wire \dds_data_int[15]_i_3_n_0 ;
  wire \dds_data_int[15]_i_4_n_0 ;
  wire \dds_data_int[15]_i_5_n_0 ;
  wire \dds_data_int[3]_i_2_n_0 ;
  wire \dds_data_int[3]_i_3_n_0 ;
  wire \dds_data_int[3]_i_4_n_0 ;
  wire \dds_data_int[3]_i_5_n_0 ;
  wire \dds_data_int[7]_i_2_n_0 ;
  wire \dds_data_int[7]_i_3_n_0 ;
  wire \dds_data_int[7]_i_4_n_0 ;
  wire \dds_data_int[7]_i_5_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_1 ;
  wire \dds_data_int_reg[11]_i_1_n_2 ;
  wire \dds_data_int_reg[11]_i_1_n_3 ;
  wire \dds_data_int_reg[11]_i_1_n_4 ;
  wire \dds_data_int_reg[11]_i_1_n_5 ;
  wire \dds_data_int_reg[11]_i_1_n_6 ;
  wire \dds_data_int_reg[11]_i_1_n_7 ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire \dds_data_int_reg[15]_i_1_n_1 ;
  wire \dds_data_int_reg[15]_i_1_n_2 ;
  wire \dds_data_int_reg[15]_i_1_n_3 ;
  wire \dds_data_int_reg[15]_i_1_n_4 ;
  wire \dds_data_int_reg[15]_i_1_n_5 ;
  wire \dds_data_int_reg[15]_i_1_n_6 ;
  wire \dds_data_int_reg[15]_i_1_n_7 ;
  wire \dds_data_int_reg[3]_i_1_n_0 ;
  wire \dds_data_int_reg[3]_i_1_n_1 ;
  wire \dds_data_int_reg[3]_i_1_n_2 ;
  wire \dds_data_int_reg[3]_i_1_n_3 ;
  wire \dds_data_int_reg[3]_i_1_n_4 ;
  wire \dds_data_int_reg[3]_i_1_n_5 ;
  wire \dds_data_int_reg[3]_i_1_n_6 ;
  wire \dds_data_int_reg[3]_i_1_n_7 ;
  wire \dds_data_int_reg[7]_i_1_n_0 ;
  wire \dds_data_int_reg[7]_i_1_n_1 ;
  wire \dds_data_int_reg[7]_i_1_n_2 ;
  wire \dds_data_int_reg[7]_i_1_n_3 ;
  wire \dds_data_int_reg[7]_i_1_n_4 ;
  wire \dds_data_int_reg[7]_i_1_n_5 ;
  wire \dds_data_int_reg[7]_i_1_n_6 ;
  wire \dds_data_int_reg[7]_i_1_n_7 ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire i_dds_1_0_n_0;
  wire i_dds_1_0_n_1;
  wire i_dds_1_0_n_10;
  wire i_dds_1_0_n_11;
  wire i_dds_1_0_n_12;
  wire i_dds_1_0_n_13;
  wire i_dds_1_0_n_14;
  wire i_dds_1_0_n_15;
  wire i_dds_1_0_n_2;
  wire i_dds_1_0_n_3;
  wire i_dds_1_0_n_4;
  wire i_dds_1_0_n_5;
  wire i_dds_1_0_n_6;
  wire i_dds_1_0_n_7;
  wire i_dds_1_0_n_8;
  wire i_dds_1_0_n_9;
  wire i_dds_1_1_n_0;
  wire i_dds_1_1_n_1;
  wire i_dds_1_1_n_10;
  wire i_dds_1_1_n_11;
  wire i_dds_1_1_n_12;
  wire i_dds_1_1_n_13;
  wire i_dds_1_1_n_14;
  wire i_dds_1_1_n_15;
  wire i_dds_1_1_n_2;
  wire i_dds_1_1_n_3;
  wire i_dds_1_1_n_4;
  wire i_dds_1_1_n_5;
  wire i_dds_1_1_n_6;
  wire i_dds_1_1_n_7;
  wire i_dds_1_1_n_8;
  wire i_dds_1_1_n_9;
  wire [3:3]\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_2 
       (.I0(i_dds_1_0_n_4),
        .I1(i_dds_1_1_n_4),
        .O(\dds_data_int[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_3 
       (.I0(i_dds_1_0_n_5),
        .I1(i_dds_1_1_n_5),
        .O(\dds_data_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_4 
       (.I0(i_dds_1_0_n_6),
        .I1(i_dds_1_1_n_6),
        .O(\dds_data_int[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_5 
       (.I0(i_dds_1_0_n_7),
        .I1(i_dds_1_1_n_7),
        .O(\dds_data_int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_2 
       (.I0(i_dds_1_0_n_0),
        .I1(i_dds_1_1_n_0),
        .O(\dds_data_int[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_3 
       (.I0(i_dds_1_0_n_1),
        .I1(i_dds_1_1_n_1),
        .O(\dds_data_int[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_4 
       (.I0(i_dds_1_0_n_2),
        .I1(i_dds_1_1_n_2),
        .O(\dds_data_int[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_5 
       (.I0(i_dds_1_0_n_3),
        .I1(i_dds_1_1_n_3),
        .O(\dds_data_int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_2 
       (.I0(i_dds_1_0_n_12),
        .I1(i_dds_1_1_n_12),
        .O(\dds_data_int[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_3 
       (.I0(i_dds_1_0_n_13),
        .I1(i_dds_1_1_n_13),
        .O(\dds_data_int[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_4 
       (.I0(i_dds_1_0_n_14),
        .I1(i_dds_1_1_n_14),
        .O(\dds_data_int[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_5 
       (.I0(i_dds_1_0_n_15),
        .I1(i_dds_1_1_n_15),
        .O(\dds_data_int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_2 
       (.I0(i_dds_1_0_n_8),
        .I1(i_dds_1_1_n_8),
        .O(\dds_data_int[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_3 
       (.I0(i_dds_1_0_n_9),
        .I1(i_dds_1_1_n_9),
        .O(\dds_data_int[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_4 
       (.I0(i_dds_1_0_n_10),
        .I1(i_dds_1_1_n_10),
        .O(\dds_data_int[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_5 
       (.I0(i_dds_1_0_n_11),
        .I1(i_dds_1_1_n_11),
        .O(\dds_data_int[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_7 ),
        .Q(dds_data_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_5 ),
        .Q(dds_data_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_4 ),
        .Q(dds_data_int[11]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[11]_i_1 
       (.CI(\dds_data_int_reg[7]_i_1_n_0 ),
        .CO({\dds_data_int_reg[11]_i_1_n_0 ,\dds_data_int_reg[11]_i_1_n_1 ,\dds_data_int_reg[11]_i_1_n_2 ,\dds_data_int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7}),
        .O({\dds_data_int_reg[11]_i_1_n_4 ,\dds_data_int_reg[11]_i_1_n_5 ,\dds_data_int_reg[11]_i_1_n_6 ,\dds_data_int_reg[11]_i_1_n_7 }),
        .S({\dds_data_int[11]_i_2_n_0 ,\dds_data_int[11]_i_3_n_0 ,\dds_data_int[11]_i_4_n_0 ,\dds_data_int[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_7 ),
        .Q(dds_data_int[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_6 ),
        .Q(dds_data_int[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_5 ),
        .Q(dds_data_int[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_4 ),
        .Q(\dds_data_int_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[15]_i_1 
       (.CI(\dds_data_int_reg[11]_i_1_n_0 ),
        .CO({\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED [3],\dds_data_int_reg[15]_i_1_n_1 ,\dds_data_int_reg[15]_i_1_n_2 ,\dds_data_int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3}),
        .O({\dds_data_int_reg[15]_i_1_n_4 ,\dds_data_int_reg[15]_i_1_n_5 ,\dds_data_int_reg[15]_i_1_n_6 ,\dds_data_int_reg[15]_i_1_n_7 }),
        .S({\dds_data_int[15]_i_2_n_0 ,\dds_data_int[15]_i_3_n_0 ,\dds_data_int[15]_i_4_n_0 ,\dds_data_int[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_6 ),
        .Q(dds_data_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_5 ),
        .Q(dds_data_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_4 ),
        .Q(dds_data_int[3]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dds_data_int_reg[3]_i_1_n_0 ,\dds_data_int_reg[3]_i_1_n_1 ,\dds_data_int_reg[3]_i_1_n_2 ,\dds_data_int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .O({\dds_data_int_reg[3]_i_1_n_4 ,\dds_data_int_reg[3]_i_1_n_5 ,\dds_data_int_reg[3]_i_1_n_6 ,\dds_data_int_reg[3]_i_1_n_7 }),
        .S({\dds_data_int[3]_i_2_n_0 ,\dds_data_int[3]_i_3_n_0 ,\dds_data_int[3]_i_4_n_0 ,\dds_data_int[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_7 ),
        .Q(dds_data_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_6 ),
        .Q(dds_data_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_5 ),
        .Q(dds_data_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_4 ),
        .Q(dds_data_int[7]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[7]_i_1 
       (.CI(\dds_data_int_reg[3]_i_1_n_0 ),
        .CO({\dds_data_int_reg[7]_i_1_n_0 ,\dds_data_int_reg[7]_i_1_n_1 ,\dds_data_int_reg[7]_i_1_n_2 ,\dds_data_int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11}),
        .O({\dds_data_int_reg[7]_i_1_n_4 ,\dds_data_int_reg[7]_i_1_n_5 ,\dds_data_int_reg[7]_i_1_n_6 ,\dds_data_int_reg[7]_i_1_n_7 }),
        .S({\dds_data_int[7]_i_2_n_0 ,\dds_data_int[7]_i_3_n_0 ,\dds_data_int[7]_i_4_n_0 ,\dds_data_int[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_7 ),
        .Q(dds_data_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_6 ),
        .Q(dds_data_int[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_reg[15]_1 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[9]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_123 i_dds_1_0
       (.B(B),
        .Q({i_dds_1_0_n_0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3,i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7,i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11,i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_124 i_dds_1_1
       (.Q({i_dds_1_1_n_0,i_dds_1_1_n_1,i_dds_1_1_n_2,i_dds_1_1_n_3,i_dds_1_1_n_4,i_dds_1_1_n_5,i_dds_1_1_n_6,i_dds_1_1_n_7,i_dds_1_1_n_8,i_dds_1_1_n_9,i_dds_1_1_n_10,i_dds_1_1_n_11,i_dds_1_1_n_12,i_dds_1_1_n_13,i_dds_1_1_n_14,i_dds_1_1_n_15}),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_dds" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_98
   (\dds_data_int_reg[15]_0 ,
    Q,
    A,
    \ddata_out_reg[0] ,
    B,
    \s1_data_p_reg[29] ,
    \dds_data_reg[15]_0 ,
    dac_dds_phase_3_0_reg__0,
    dac_dds_phase_3_1_reg__0,
    \dds_data_reg[15]_1 );
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [15:0]Q;
  input [14:0]A;
  input \ddata_out_reg[0] ;
  input [15:0]B;
  input [14:0]\s1_data_p_reg[29] ;
  input [15:0]\dds_data_reg[15]_0 ;
  input [0:0]dac_dds_phase_3_0_reg__0;
  input [0:0]dac_dds_phase_3_1_reg__0;
  input [0:0]\dds_data_reg[15]_1 ;

  wire [14:0]A;
  wire [15:0]B;
  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire [14:0]dds_data_int;
  wire \dds_data_int[11]_i_2_n_0 ;
  wire \dds_data_int[11]_i_3_n_0 ;
  wire \dds_data_int[11]_i_4_n_0 ;
  wire \dds_data_int[11]_i_5_n_0 ;
  wire \dds_data_int[15]_i_2_n_0 ;
  wire \dds_data_int[15]_i_3_n_0 ;
  wire \dds_data_int[15]_i_4_n_0 ;
  wire \dds_data_int[15]_i_5_n_0 ;
  wire \dds_data_int[3]_i_2_n_0 ;
  wire \dds_data_int[3]_i_3_n_0 ;
  wire \dds_data_int[3]_i_4_n_0 ;
  wire \dds_data_int[3]_i_5_n_0 ;
  wire \dds_data_int[7]_i_2_n_0 ;
  wire \dds_data_int[7]_i_3_n_0 ;
  wire \dds_data_int[7]_i_4_n_0 ;
  wire \dds_data_int[7]_i_5_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_0 ;
  wire \dds_data_int_reg[11]_i_1_n_1 ;
  wire \dds_data_int_reg[11]_i_1_n_2 ;
  wire \dds_data_int_reg[11]_i_1_n_3 ;
  wire \dds_data_int_reg[11]_i_1_n_4 ;
  wire \dds_data_int_reg[11]_i_1_n_5 ;
  wire \dds_data_int_reg[11]_i_1_n_6 ;
  wire \dds_data_int_reg[11]_i_1_n_7 ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire \dds_data_int_reg[15]_i_1_n_1 ;
  wire \dds_data_int_reg[15]_i_1_n_2 ;
  wire \dds_data_int_reg[15]_i_1_n_3 ;
  wire \dds_data_int_reg[15]_i_1_n_4 ;
  wire \dds_data_int_reg[15]_i_1_n_5 ;
  wire \dds_data_int_reg[15]_i_1_n_6 ;
  wire \dds_data_int_reg[15]_i_1_n_7 ;
  wire \dds_data_int_reg[3]_i_1_n_0 ;
  wire \dds_data_int_reg[3]_i_1_n_1 ;
  wire \dds_data_int_reg[3]_i_1_n_2 ;
  wire \dds_data_int_reg[3]_i_1_n_3 ;
  wire \dds_data_int_reg[3]_i_1_n_4 ;
  wire \dds_data_int_reg[3]_i_1_n_5 ;
  wire \dds_data_int_reg[3]_i_1_n_6 ;
  wire \dds_data_int_reg[3]_i_1_n_7 ;
  wire \dds_data_int_reg[7]_i_1_n_0 ;
  wire \dds_data_int_reg[7]_i_1_n_1 ;
  wire \dds_data_int_reg[7]_i_1_n_2 ;
  wire \dds_data_int_reg[7]_i_1_n_3 ;
  wire \dds_data_int_reg[7]_i_1_n_4 ;
  wire \dds_data_int_reg[7]_i_1_n_5 ;
  wire \dds_data_int_reg[7]_i_1_n_6 ;
  wire \dds_data_int_reg[7]_i_1_n_7 ;
  wire [15:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire i_dds_1_0_n_0;
  wire i_dds_1_0_n_1;
  wire i_dds_1_0_n_10;
  wire i_dds_1_0_n_11;
  wire i_dds_1_0_n_12;
  wire i_dds_1_0_n_13;
  wire i_dds_1_0_n_14;
  wire i_dds_1_0_n_15;
  wire i_dds_1_0_n_2;
  wire i_dds_1_0_n_3;
  wire i_dds_1_0_n_4;
  wire i_dds_1_0_n_5;
  wire i_dds_1_0_n_6;
  wire i_dds_1_0_n_7;
  wire i_dds_1_0_n_8;
  wire i_dds_1_0_n_9;
  wire i_dds_1_1_n_0;
  wire i_dds_1_1_n_1;
  wire i_dds_1_1_n_10;
  wire i_dds_1_1_n_11;
  wire i_dds_1_1_n_12;
  wire i_dds_1_1_n_13;
  wire i_dds_1_1_n_14;
  wire i_dds_1_1_n_15;
  wire i_dds_1_1_n_2;
  wire i_dds_1_1_n_3;
  wire i_dds_1_1_n_4;
  wire i_dds_1_1_n_5;
  wire i_dds_1_1_n_6;
  wire i_dds_1_1_n_7;
  wire i_dds_1_1_n_8;
  wire i_dds_1_1_n_9;
  wire [14:0]\s1_data_p_reg[29] ;
  wire [3:3]\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_2 
       (.I0(i_dds_1_0_n_4),
        .I1(i_dds_1_1_n_4),
        .O(\dds_data_int[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_3 
       (.I0(i_dds_1_0_n_5),
        .I1(i_dds_1_1_n_5),
        .O(\dds_data_int[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_4 
       (.I0(i_dds_1_0_n_6),
        .I1(i_dds_1_1_n_6),
        .O(\dds_data_int[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[11]_i_5 
       (.I0(i_dds_1_0_n_7),
        .I1(i_dds_1_1_n_7),
        .O(\dds_data_int[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_2 
       (.I0(i_dds_1_0_n_0),
        .I1(i_dds_1_1_n_0),
        .O(\dds_data_int[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_3 
       (.I0(i_dds_1_0_n_1),
        .I1(i_dds_1_1_n_1),
        .O(\dds_data_int[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_4 
       (.I0(i_dds_1_0_n_2),
        .I1(i_dds_1_1_n_2),
        .O(\dds_data_int[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[15]_i_5 
       (.I0(i_dds_1_0_n_3),
        .I1(i_dds_1_1_n_3),
        .O(\dds_data_int[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_2 
       (.I0(i_dds_1_0_n_12),
        .I1(i_dds_1_1_n_12),
        .O(\dds_data_int[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_3 
       (.I0(i_dds_1_0_n_13),
        .I1(i_dds_1_1_n_13),
        .O(\dds_data_int[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_4 
       (.I0(i_dds_1_0_n_14),
        .I1(i_dds_1_1_n_14),
        .O(\dds_data_int[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[3]_i_5 
       (.I0(i_dds_1_0_n_15),
        .I1(i_dds_1_1_n_15),
        .O(\dds_data_int[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_2 
       (.I0(i_dds_1_0_n_8),
        .I1(i_dds_1_1_n_8),
        .O(\dds_data_int[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_3 
       (.I0(i_dds_1_0_n_9),
        .I1(i_dds_1_1_n_9),
        .O(\dds_data_int[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_4 
       (.I0(i_dds_1_0_n_10),
        .I1(i_dds_1_1_n_10),
        .O(\dds_data_int[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data_int[7]_i_5 
       (.I0(i_dds_1_0_n_11),
        .I1(i_dds_1_1_n_11),
        .O(\dds_data_int[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_7 ),
        .Q(dds_data_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_5 ),
        .Q(dds_data_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_4 ),
        .Q(dds_data_int[11]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[11]_i_1 
       (.CI(\dds_data_int_reg[7]_i_1_n_0 ),
        .CO({\dds_data_int_reg[11]_i_1_n_0 ,\dds_data_int_reg[11]_i_1_n_1 ,\dds_data_int_reg[11]_i_1_n_2 ,\dds_data_int_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7}),
        .O({\dds_data_int_reg[11]_i_1_n_4 ,\dds_data_int_reg[11]_i_1_n_5 ,\dds_data_int_reg[11]_i_1_n_6 ,\dds_data_int_reg[11]_i_1_n_7 }),
        .S({\dds_data_int[11]_i_2_n_0 ,\dds_data_int[11]_i_3_n_0 ,\dds_data_int[11]_i_4_n_0 ,\dds_data_int[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_7 ),
        .Q(dds_data_int[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_6 ),
        .Q(dds_data_int[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_5 ),
        .Q(dds_data_int[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[15]_i_1_n_4 ),
        .Q(\dds_data_int_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[15]_i_1 
       (.CI(\dds_data_int_reg[11]_i_1_n_0 ),
        .CO({\NLW_dds_data_int_reg[15]_i_1_CO_UNCONNECTED [3],\dds_data_int_reg[15]_i_1_n_1 ,\dds_data_int_reg[15]_i_1_n_2 ,\dds_data_int_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3}),
        .O({\dds_data_int_reg[15]_i_1_n_4 ,\dds_data_int_reg[15]_i_1_n_5 ,\dds_data_int_reg[15]_i_1_n_6 ,\dds_data_int_reg[15]_i_1_n_7 }),
        .S({\dds_data_int[15]_i_2_n_0 ,\dds_data_int[15]_i_3_n_0 ,\dds_data_int[15]_i_4_n_0 ,\dds_data_int[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_6 ),
        .Q(dds_data_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_5 ),
        .Q(dds_data_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[3]_i_1_n_4 ),
        .Q(dds_data_int[3]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dds_data_int_reg[3]_i_1_n_0 ,\dds_data_int_reg[3]_i_1_n_1 ,\dds_data_int_reg[3]_i_1_n_2 ,\dds_data_int_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .O({\dds_data_int_reg[3]_i_1_n_4 ,\dds_data_int_reg[3]_i_1_n_5 ,\dds_data_int_reg[3]_i_1_n_6 ,\dds_data_int_reg[3]_i_1_n_7 }),
        .S({\dds_data_int[3]_i_2_n_0 ,\dds_data_int[3]_i_3_n_0 ,\dds_data_int[3]_i_4_n_0 ,\dds_data_int[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_7 ),
        .Q(dds_data_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_6 ),
        .Q(dds_data_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_5 ),
        .Q(dds_data_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[7]_i_1_n_4 ),
        .Q(dds_data_int[7]),
        .R(1'b0));
  CARRY4 \dds_data_int_reg[7]_i_1 
       (.CI(\dds_data_int_reg[3]_i_1_n_0 ),
        .CO({\dds_data_int_reg[7]_i_1_n_0 ,\dds_data_int_reg[7]_i_1_n_1 ,\dds_data_int_reg[7]_i_1_n_2 ,\dds_data_int_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11}),
        .O({\dds_data_int_reg[7]_i_1_n_4 ,\dds_data_int_reg[7]_i_1_n_5 ,\dds_data_int_reg[7]_i_1_n_6 ,\dds_data_int_reg[7]_i_1_n_7 }),
        .S({\dds_data_int[7]_i_2_n_0 ,\dds_data_int[7]_i_3_n_0 ,\dds_data_int[7]_i_4_n_0 ,\dds_data_int[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_7 ),
        .Q(dds_data_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_int_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_int_reg[11]_i_1_n_6 ),
        .Q(dds_data_int[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\dds_data_reg[15]_1 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dds_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(dds_data_int[9]),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_99 i_dds_1_0
       (.A(A),
        .B(B),
        .Q({i_dds_1_0_n_0,i_dds_1_0_n_1,i_dds_1_0_n_2,i_dds_1_0_n_3,i_dds_1_0_n_4,i_dds_1_0_n_5,i_dds_1_0_n_6,i_dds_1_0_n_7,i_dds_1_0_n_8,i_dds_1_0_n_9,i_dds_1_0_n_10,i_dds_1_0_n_11,i_dds_1_0_n_12,i_dds_1_0_n_13,i_dds_1_0_n_14,i_dds_1_0_n_15}),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1_100 i_dds_1_1
       (.Q({i_dds_1_1_n_0,i_dds_1_1_n_1,i_dds_1_1_n_2,i_dds_1_1_n_3,i_dds_1_1_n_4,i_dds_1_1_n_5,i_dds_1_1_n_6,i_dds_1_1_n_7,i_dds_1_1_n_8,i_dds_1_1_n_9,i_dds_1_1_n_10,i_dds_1_1_n_11,i_dds_1_1_n_12,i_dds_1_1_n_13,i_dds_1_1_n_14,i_dds_1_1_n_15}),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\ddata_out_reg[0] (\ddata_out_reg[0] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine
   (Q,
    \s1_data_p_reg[29]_0 ,
    \ddata_out_reg[0] ,
    dac_dds_phase_3_1_reg__0);
  output [15:0]Q;
  input [14:0]\s1_data_p_reg[29]_0 ;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_3_1_reg__0;

  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire \s1_angle_reg_n_0_[15] ;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_4 ;
  wire \s1_data_n_reg[15]_i_1_n_5 ;
  wire \s1_data_n_reg[15]_i_1_n_6 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_4 ;
  wire \s1_data_n_reg[19]_i_1_n_5 ;
  wire \s1_data_n_reg[19]_i_1_n_6 ;
  wire \s1_data_n_reg[19]_i_1_n_7 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_4 ;
  wire \s1_data_n_reg[23]_i_1_n_5 ;
  wire \s1_data_n_reg[23]_i_1_n_6 ;
  wire \s1_data_n_reg[23]_i_1_n_7 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_4 ;
  wire \s1_data_n_reg[27]_i_1_n_5 ;
  wire \s1_data_n_reg[27]_i_1_n_6 ;
  wire \s1_data_n_reg[27]_i_1_n_7 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_6 ;
  wire \s1_data_n_reg[29]_i_1_n_7 ;
  wire \s1_data_n_reg_n_0_[13] ;
  wire \s1_data_n_reg_n_0_[14] ;
  wire \s1_data_n_reg_n_0_[15] ;
  wire \s1_data_n_reg_n_0_[16] ;
  wire \s1_data_n_reg_n_0_[17] ;
  wire \s1_data_n_reg_n_0_[18] ;
  wire \s1_data_n_reg_n_0_[19] ;
  wire \s1_data_n_reg_n_0_[20] ;
  wire \s1_data_n_reg_n_0_[21] ;
  wire \s1_data_n_reg_n_0_[22] ;
  wire \s1_data_n_reg_n_0_[23] ;
  wire \s1_data_n_reg_n_0_[24] ;
  wire \s1_data_n_reg_n_0_[25] ;
  wire \s1_data_n_reg_n_0_[26] ;
  wire \s1_data_n_reg_n_0_[27] ;
  wire \s1_data_n_reg_n_0_[28] ;
  wire \s1_data_n_reg_n_0_[29] ;
  wire [14:0]\s1_data_p_reg[29]_0 ;
  wire \s1_data_p_reg_n_0_[13] ;
  wire \s1_data_p_reg_n_0_[14] ;
  wire \s1_data_p_reg_n_0_[15] ;
  wire \s1_data_p_reg_n_0_[16] ;
  wire \s1_data_p_reg_n_0_[17] ;
  wire \s1_data_p_reg_n_0_[18] ;
  wire \s1_data_p_reg_n_0_[19] ;
  wire \s1_data_p_reg_n_0_[20] ;
  wire \s1_data_p_reg_n_0_[21] ;
  wire \s1_data_p_reg_n_0_[22] ;
  wire \s1_data_p_reg_n_0_[23] ;
  wire \s1_data_p_reg_n_0_[24] ;
  wire \s1_data_p_reg_n_0_[25] ;
  wire \s1_data_p_reg_n_0_[26] ;
  wire \s1_data_p_reg_n_0_[27] ;
  wire \s1_data_p_reg_n_0_[28] ;
  wire \s1_data_p_reg_n_0_[29] ;
  wire [29:0]s1_data_s;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire \s2_data_0_reg_n_0_[0] ;
  wire \s2_data_0_reg_n_0_[10] ;
  wire \s2_data_0_reg_n_0_[11] ;
  wire \s2_data_0_reg_n_0_[12] ;
  wire \s2_data_0_reg_n_0_[13] ;
  wire \s2_data_0_reg_n_0_[14] ;
  wire \s2_data_0_reg_n_0_[15] ;
  wire \s2_data_0_reg_n_0_[16] ;
  wire \s2_data_0_reg_n_0_[1] ;
  wire \s2_data_0_reg_n_0_[2] ;
  wire \s2_data_0_reg_n_0_[3] ;
  wire \s2_data_0_reg_n_0_[4] ;
  wire \s2_data_0_reg_n_0_[5] ;
  wire \s2_data_0_reg_n_0_[6] ;
  wire \s2_data_0_reg_n_0_[7] ;
  wire \s2_data_0_reg_n_0_[8] ;
  wire \s2_data_0_reg_n_0_[9] ;
  wire \s2_data_1_reg_n_0_[10] ;
  wire \s2_data_1_reg_n_0_[11] ;
  wire \s2_data_1_reg_n_0_[12] ;
  wire \s2_data_1_reg_n_0_[13] ;
  wire \s2_data_1_reg_n_0_[14] ;
  wire \s2_data_1_reg_n_0_[15] ;
  wire \s2_data_1_reg_n_0_[16] ;
  wire \s2_data_1_reg_n_0_[2] ;
  wire \s2_data_1_reg_n_0_[3] ;
  wire \s2_data_1_reg_n_0_[4] ;
  wire \s2_data_1_reg_n_0_[5] ;
  wire \s2_data_1_reg_n_0_[6] ;
  wire \s2_data_1_reg_n_0_[7] ;
  wire \s2_data_1_reg_n_0_[8] ;
  wire \s2_data_1_reg_n_0_[9] ;
  wire [16:0]s3_data;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[2]_i_1_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[13]_i_1_n_4 ;
  wire \s3_data_reg[13]_i_1_n_5 ;
  wire \s3_data_reg[13]_i_1_n_6 ;
  wire \s3_data_reg[13]_i_1_n_7 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_5 ;
  wire \s3_data_reg[16]_i_1_n_6 ;
  wire \s3_data_reg[16]_i_1_n_7 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_4 ;
  wire \s3_data_reg[5]_i_1_n_5 ;
  wire \s3_data_reg[5]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_4 ;
  wire \s3_data_reg[9]_i_1_n_5 ;
  wire \s3_data_reg[9]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_7 ;
  wire \s4_data1_n[12]_i_2__0_n_0 ;
  wire \s4_data1_n[12]_i_3__0_n_0 ;
  wire \s4_data1_n[12]_i_4__0_n_0 ;
  wire \s4_data1_n[12]_i_5__0_n_0 ;
  wire \s4_data1_n[16]_i_2__0_n_0 ;
  wire \s4_data1_n[16]_i_3__0_n_0 ;
  wire \s4_data1_n[16]_i_4__0_n_0 ;
  wire \s4_data1_n[16]_i_5__0_n_0 ;
  wire \s4_data1_n[4]_i_2__0_n_0 ;
  wire \s4_data1_n[4]_i_3__0_n_0 ;
  wire \s4_data1_n[4]_i_4__0_n_0 ;
  wire \s4_data1_n[4]_i_5__0_n_0 ;
  wire \s4_data1_n[4]_i_6__0_n_0 ;
  wire \s4_data1_n[8]_i_2__0_n_0 ;
  wire \s4_data1_n[8]_i_3__0_n_0 ;
  wire \s4_data1_n[8]_i_4__0_n_0 ;
  wire \s4_data1_n[8]_i_5__0_n_0 ;
  wire \s4_data1_n_reg_n_0_[10] ;
  wire \s4_data1_n_reg_n_0_[11] ;
  wire \s4_data1_n_reg_n_0_[12] ;
  wire \s4_data1_n_reg_n_0_[13] ;
  wire \s4_data1_n_reg_n_0_[14] ;
  wire \s4_data1_n_reg_n_0_[15] ;
  wire \s4_data1_n_reg_n_0_[16] ;
  wire \s4_data1_n_reg_n_0_[1] ;
  wire \s4_data1_n_reg_n_0_[2] ;
  wire \s4_data1_n_reg_n_0_[3] ;
  wire \s4_data1_n_reg_n_0_[4] ;
  wire \s4_data1_n_reg_n_0_[5] ;
  wire \s4_data1_n_reg_n_0_[6] ;
  wire \s4_data1_n_reg_n_0_[7] ;
  wire \s4_data1_n_reg_n_0_[8] ;
  wire \s4_data1_n_reg_n_0_[9] ;
  wire \s4_data1_p_reg_n_0_[0] ;
  wire \s4_data1_p_reg_n_0_[16] ;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_4 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_4 ;
  wire \s4_data2_n_reg[19]_i_1_n_5 ;
  wire \s4_data2_n_reg[19]_i_1_n_6 ;
  wire \s4_data2_n_reg[19]_i_1_n_7 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_4 ;
  wire \s4_data2_n_reg[23]_i_1_n_5 ;
  wire \s4_data2_n_reg[23]_i_1_n_6 ;
  wire \s4_data2_n_reg[23]_i_1_n_7 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_4 ;
  wire \s4_data2_n_reg[27]_i_1_n_5 ;
  wire \s4_data2_n_reg[27]_i_1_n_6 ;
  wire \s4_data2_n_reg[27]_i_1_n_7 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_4 ;
  wire \s4_data2_n_reg[31]_i_1_n_5 ;
  wire \s4_data2_n_reg[31]_i_1_n_6 ;
  wire \s4_data2_n_reg[31]_i_1_n_7 ;
  wire \s4_data2_n_reg_n_0_[15] ;
  wire \s4_data2_n_reg_n_0_[16] ;
  wire \s4_data2_n_reg_n_0_[17] ;
  wire \s4_data2_n_reg_n_0_[18] ;
  wire \s4_data2_n_reg_n_0_[19] ;
  wire \s4_data2_n_reg_n_0_[20] ;
  wire \s4_data2_n_reg_n_0_[21] ;
  wire \s4_data2_n_reg_n_0_[22] ;
  wire \s4_data2_n_reg_n_0_[23] ;
  wire \s4_data2_n_reg_n_0_[24] ;
  wire \s4_data2_n_reg_n_0_[25] ;
  wire \s4_data2_n_reg_n_0_[26] ;
  wire \s4_data2_n_reg_n_0_[27] ;
  wire \s4_data2_n_reg_n_0_[28] ;
  wire \s4_data2_n_reg_n_0_[29] ;
  wire \s4_data2_n_reg_n_0_[30] ;
  wire \s4_data2_n_reg_n_0_[31] ;
  wire \s4_data2_p_reg_n_0_[15] ;
  wire \s4_data2_p_reg_n_0_[16] ;
  wire \s4_data2_p_reg_n_0_[17] ;
  wire \s4_data2_p_reg_n_0_[18] ;
  wire \s4_data2_p_reg_n_0_[19] ;
  wire \s4_data2_p_reg_n_0_[20] ;
  wire \s4_data2_p_reg_n_0_[21] ;
  wire \s4_data2_p_reg_n_0_[22] ;
  wire \s4_data2_p_reg_n_0_[23] ;
  wire \s4_data2_p_reg_n_0_[24] ;
  wire \s4_data2_p_reg_n_0_[25] ;
  wire \s4_data2_p_reg_n_0_[26] ;
  wire \s4_data2_p_reg_n_0_[27] ;
  wire \s4_data2_p_reg_n_0_[28] ;
  wire \s4_data2_p_reg_n_0_[29] ;
  wire \s4_data2_p_reg_n_0_[30] ;
  wire \s4_data2_p_reg_n_0_[31] ;
  wire [31:0]s4_data2_s;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire \s5_data1_reg_n_0_[0] ;
  wire \s5_data1_reg_n_0_[16] ;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire \s5_data2_0_reg_n_0_[0] ;
  wire \s5_data2_0_reg_n_0_[10] ;
  wire \s5_data2_0_reg_n_0_[11] ;
  wire \s5_data2_0_reg_n_0_[12] ;
  wire \s5_data2_0_reg_n_0_[13] ;
  wire \s5_data2_0_reg_n_0_[14] ;
  wire \s5_data2_0_reg_n_0_[15] ;
  wire \s5_data2_0_reg_n_0_[16] ;
  wire \s5_data2_0_reg_n_0_[1] ;
  wire \s5_data2_0_reg_n_0_[2] ;
  wire \s5_data2_0_reg_n_0_[3] ;
  wire \s5_data2_0_reg_n_0_[4] ;
  wire \s5_data2_0_reg_n_0_[5] ;
  wire \s5_data2_0_reg_n_0_[6] ;
  wire \s5_data2_0_reg_n_0_[7] ;
  wire \s5_data2_0_reg_n_0_[8] ;
  wire \s5_data2_0_reg_n_0_[9] ;
  wire \s5_data2_1_reg_n_0_[10] ;
  wire \s5_data2_1_reg_n_0_[11] ;
  wire \s5_data2_1_reg_n_0_[12] ;
  wire \s5_data2_1_reg_n_0_[13] ;
  wire \s5_data2_1_reg_n_0_[14] ;
  wire \s5_data2_1_reg_n_0_[15] ;
  wire \s5_data2_1_reg_n_0_[16] ;
  wire \s5_data2_1_reg_n_0_[1] ;
  wire \s5_data2_1_reg_n_0_[2] ;
  wire \s5_data2_1_reg_n_0_[3] ;
  wire \s5_data2_1_reg_n_0_[4] ;
  wire \s5_data2_1_reg_n_0_[5] ;
  wire \s5_data2_1_reg_n_0_[6] ;
  wire \s5_data2_1_reg_n_0_[7] ;
  wire \s5_data2_1_reg_n_0_[8] ;
  wire \s5_data2_1_reg_n_0_[9] ;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[11]_i_1_n_4 ;
  wire \s6_data2_reg[11]_i_1_n_5 ;
  wire \s6_data2_reg[11]_i_1_n_6 ;
  wire \s6_data2_reg[11]_i_1_n_7 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_4 ;
  wire \s6_data2_reg[15]_i_1_n_5 ;
  wire \s6_data2_reg[15]_i_1_n_6 ;
  wire \s6_data2_reg[15]_i_1_n_7 ;
  wire \s6_data2_reg[16]_i_1_n_7 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_4 ;
  wire \s6_data2_reg[3]_i_1_n_5 ;
  wire \s6_data2_reg[3]_i_1_n_6 ;
  wire \s6_data2_reg[3]_i_1_n_7 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_4 ;
  wire \s6_data2_reg[7]_i_1_n_5 ;
  wire \s6_data2_reg[7]_i_1_n_6 ;
  wire \s6_data2_reg[7]_i_1_n_7 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire \s7_data_reg_n_0_[15] ;
  wire \s7_data_reg_n_0_[16] ;
  wire \s7_data_reg_n_0_[17] ;
  wire \s7_data_reg_n_0_[18] ;
  wire \s7_data_reg_n_0_[19] ;
  wire \s7_data_reg_n_0_[20] ;
  wire \s7_data_reg_n_0_[21] ;
  wire \s7_data_reg_n_0_[22] ;
  wire \s7_data_reg_n_0_[23] ;
  wire \s7_data_reg_n_0_[24] ;
  wire \s7_data_reg_n_0_[25] ;
  wire \s7_data_reg_n_0_[26] ;
  wire \s7_data_reg_n_0_[27] ;
  wire \s7_data_reg_n_0_[28] ;
  wire \s7_data_reg_n_0_[29] ;
  wire \s7_data_reg_n_0_[30] ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul i_mul_s1
       (.P(s1_data_s),
        .\dac_dds_phase_3_1_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29]_0 ),
        .\s1_data_p_reg[29]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .S({\s4_data1_n[4]_i_3__0_n_0 ,\s4_data1_n[4]_i_4__0_n_0 ,\s4_data1_n[4]_i_5__0_n_0 ,\s4_data1_n[4]_i_6__0_n_0 }),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .\s4_data1_n_reg[12] ({\s4_data1_n[12]_i_2__0_n_0 ,\s4_data1_n[12]_i_3__0_n_0 ,\s4_data1_n[12]_i_4__0_n_0 ,\s4_data1_n[12]_i_5__0_n_0 }),
        .\s4_data1_n_reg[16] ({\s4_data1_n[16]_i_2__0_n_0 ,\s4_data1_n[16]_i_3__0_n_0 ,\s4_data1_n[16]_i_4__0_n_0 ,\s4_data1_n[16]_i_5__0_n_0 }),
        .\s4_data1_n_reg[4] (\s4_data1_n[4]_i_2__0_n_0 ),
        .\s4_data1_n_reg[8] ({\s4_data1_n[8]_i_2__0_n_0 ,\s4_data1_n[8]_i_3__0_n_0 ,\s4_data1_n[8]_i_4__0_n_0 ,\s4_data1_n[8]_i_5__0_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_6 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_7 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(\s1_angle_reg_n_0_[15] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[15]_i_1_n_4 ,\s1_data_n_reg[15]_i_1_n_5 ,\s1_data_n_reg[15]_i_1_n_6 ,\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[19]_i_1_n_4 ,\s1_data_n_reg[19]_i_1_n_5 ,\s1_data_n_reg[19]_i_1_n_6 ,\s1_data_n_reg[19]_i_1_n_7 }),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[23]_i_1_n_4 ,\s1_data_n_reg[23]_i_1_n_5 ,\s1_data_n_reg[23]_i_1_n_6 ,\s1_data_n_reg[23]_i_1_n_7 }),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[27]_i_1_n_4 ,\s1_data_n_reg[27]_i_1_n_5 ,\s1_data_n_reg[27]_i_1_n_6 ,\s1_data_n_reg[27]_i_1_n_7 }),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],\s1_data_n_reg[29]_i_1_n_6 ,\s1_data_n_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(\s1_data_p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(\s1_data_p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(\s1_data_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(\s1_data_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(\s1_data_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(\s1_data_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(\s1_data_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(\s1_data_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(\s1_data_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(\s1_data_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(\s1_data_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(\s1_data_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(\s1_data_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(\s1_data_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(\s1_data_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(\s1_data_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(\s1_data_p_reg_n_0_[29] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(\s1_data_p_reg_n_0_[13] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[13] ),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(\s1_data_p_reg_n_0_[23] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[23] ),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(\s1_data_p_reg_n_0_[24] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[24] ),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(\s1_data_p_reg_n_0_[25] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[25] ),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(\s1_data_p_reg_n_0_[26] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[26] ),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(\s1_data_p_reg_n_0_[27] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[27] ),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(\s1_data_p_reg_n_0_[28] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[28] ),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(\s1_data_p_reg_n_0_[29] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[29] ),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(\s1_data_p_reg_n_0_[14] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[14] ),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(\s1_data_p_reg_n_0_[15] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[15] ),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(\s1_data_p_reg_n_0_[16] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[16] ),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(\s1_data_p_reg_n_0_[17] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[17] ),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(\s1_data_p_reg_n_0_[18] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[18] ),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(\s1_data_p_reg_n_0_[19] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[19] ),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(\s1_data_p_reg_n_0_[20] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[20] ),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(\s1_data_p_reg_n_0_[21] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[21] ),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(\s1_data_p_reg_n_0_[22] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[22] ),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(\s2_data_0_reg_n_0_[13] ),
        .I1(\s2_data_1_reg_n_0_[13] ),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(\s2_data_0_reg_n_0_[12] ),
        .I1(\s2_data_1_reg_n_0_[12] ),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(\s2_data_0_reg_n_0_[11] ),
        .I1(\s2_data_1_reg_n_0_[11] ),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(\s2_data_0_reg_n_0_[10] ),
        .I1(\s2_data_1_reg_n_0_[10] ),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(\s2_data_0_reg_n_0_[16] ),
        .I1(\s2_data_1_reg_n_0_[16] ),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(\s2_data_0_reg_n_0_[15] ),
        .I1(\s2_data_1_reg_n_0_[15] ),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(\s2_data_0_reg_n_0_[14] ),
        .I1(\s2_data_1_reg_n_0_[14] ),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(\s2_data_0_reg_n_0_[5] ),
        .I1(\s2_data_1_reg_n_0_[5] ),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(\s2_data_0_reg_n_0_[4] ),
        .I1(\s2_data_1_reg_n_0_[4] ),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(\s2_data_0_reg_n_0_[3] ),
        .I1(\s2_data_1_reg_n_0_[3] ),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(\s2_data_0_reg_n_0_[9] ),
        .I1(\s2_data_1_reg_n_0_[9] ),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(\s2_data_0_reg_n_0_[8] ),
        .I1(\s2_data_1_reg_n_0_[8] ),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(\s2_data_0_reg_n_0_[7] ),
        .I1(\s2_data_1_reg_n_0_[7] ),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(\s2_data_0_reg_n_0_[6] ),
        .I1(\s2_data_1_reg_n_0_[6] ),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[0] ),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_7 ),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_6 ),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_5 ),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_4 ),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[13] ,\s2_data_0_reg_n_0_[12] ,\s2_data_0_reg_n_0_[11] ,\s2_data_0_reg_n_0_[10] }),
        .O({\s3_data_reg[13]_i_1_n_4 ,\s3_data_reg[13]_i_1_n_5 ,\s3_data_reg[13]_i_1_n_6 ,\s3_data_reg[13]_i_1_n_7 }),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_7 ),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_6 ),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_5 ),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s2_data_0_reg_n_0_[15] ,\s2_data_0_reg_n_0_[14] }),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],\s3_data_reg[16]_i_1_n_5 ,\s3_data_reg[16]_i_1_n_6 ,\s3_data_reg[16]_i_1_n_7 }),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[1] ),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data[2]_i_1_n_0 ),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_6 ),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_5 ),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_4 ),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[5] ,\s2_data_0_reg_n_0_[4] ,\s2_data_0_reg_n_0_[3] ,\s2_data_0_reg_n_0_[2] }),
        .O({\s3_data_reg[5]_i_1_n_4 ,\s3_data_reg[5]_i_1_n_5 ,\s3_data_reg[5]_i_1_n_6 ,\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_7 ),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_6 ),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_5 ),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_4 ),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[9] ,\s2_data_0_reg_n_0_[8] ,\s2_data_0_reg_n_0_[7] ,\s2_data_0_reg_n_0_[6] }),
        .O({\s3_data_reg[9]_i_1_n_4 ,\s3_data_reg[9]_i_1_n_5 ,\s3_data_reg[9]_i_1_n_6 ,\s3_data_reg[9]_i_1_n_7 }),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2__0 
       (.I0(i_mul_s2_n_36),
        .O(\s4_data1_n[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3__0 
       (.I0(i_mul_s2_n_37),
        .O(\s4_data1_n[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4__0 
       (.I0(i_mul_s2_n_38),
        .O(\s4_data1_n[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5__0 
       (.I0(i_mul_s2_n_39),
        .O(\s4_data1_n[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2__0 
       (.I0(i_mul_s2_n_32),
        .O(\s4_data1_n[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3__0 
       (.I0(i_mul_s2_n_33),
        .O(\s4_data1_n[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4__0 
       (.I0(i_mul_s2_n_34),
        .O(\s4_data1_n[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5__0 
       (.I0(i_mul_s2_n_35),
        .O(\s4_data1_n[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2__0 
       (.I0(i_mul_s2_n_48),
        .O(\s4_data1_n[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3__0 
       (.I0(i_mul_s2_n_44),
        .O(\s4_data1_n[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4__0 
       (.I0(i_mul_s2_n_45),
        .O(\s4_data1_n[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5__0 
       (.I0(i_mul_s2_n_46),
        .O(\s4_data1_n[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6__0 
       (.I0(i_mul_s2_n_47),
        .O(\s4_data1_n[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2__0 
       (.I0(i_mul_s2_n_40),
        .O(\s4_data1_n[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3__0 
       (.I0(i_mul_s2_n_41),
        .O(\s4_data1_n[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4__0 
       (.I0(i_mul_s2_n_42),
        .O(\s4_data1_n[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5__0 
       (.I0(i_mul_s2_n_43),
        .O(\s4_data1_n[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(\s4_data1_n_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(\s4_data1_n_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(\s4_data1_n_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(\s4_data1_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(\s4_data1_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(\s4_data1_n_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(\s4_data1_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(\s4_data1_n_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(\s4_data1_n_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(\s4_data1_n_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(\s4_data1_n_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(\s4_data1_n_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(\s4_data1_n_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(\s4_data1_n_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(\s4_data1_n_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(\s4_data1_n_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(\s4_data1_p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(\s4_data1_p_reg_n_0_[16] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[15]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[15]_i_1_n_4 ,\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[19]_i_1_n_4 ,\s4_data2_n_reg[19]_i_1_n_5 ,\s4_data2_n_reg[19]_i_1_n_6 ,\s4_data2_n_reg[19]_i_1_n_7 }),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[23]_i_1_n_4 ,\s4_data2_n_reg[23]_i_1_n_5 ,\s4_data2_n_reg[23]_i_1_n_6 ,\s4_data2_n_reg[23]_i_1_n_7 }),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[27]_i_1_n_4 ,\s4_data2_n_reg[27]_i_1_n_5 ,\s4_data2_n_reg[27]_i_1_n_6 ,\s4_data2_n_reg[27]_i_1_n_7 }),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[31]_i_1_n_4 ,\s4_data2_n_reg[31]_i_1_n_5 ,\s4_data2_n_reg[31]_i_1_n_6 ,\s4_data2_n_reg[31]_i_1_n_7 }),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(\s4_data2_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(\s4_data2_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(\s4_data2_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(\s4_data2_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(\s4_data2_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(\s4_data2_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(\s4_data2_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(\s4_data2_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(\s4_data2_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(\s4_data2_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(\s4_data2_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(\s4_data2_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(\s4_data2_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(\s4_data2_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(\s4_data2_p_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(\s4_data2_p_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(\s4_data2_p_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[0] ),
        .Q(\s5_data1_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[16] ),
        .Q(\s5_data1_reg_n_0_[16] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[15] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[15] ),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[25] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[25] ),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[26] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[26] ),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[27] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[27] ),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[28] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[28] ),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[29] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[29] ),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[30] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[30] ),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[31] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[31] ),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[16] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[16] ),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[17] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[17] ),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[18] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[18] ),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[19] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[19] ),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[20] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[20] ),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[21] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[21] ),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[22] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[22] ),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[23] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[23] ),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[24] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[24] ),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[10] ),
        .Q(\s5_data2_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[11] ),
        .Q(\s5_data2_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[12] ),
        .Q(\s5_data2_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[13] ),
        .Q(\s5_data2_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[14] ),
        .Q(\s5_data2_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[15] ),
        .Q(\s5_data2_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[16] ),
        .Q(\s5_data2_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[1] ),
        .Q(\s5_data2_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[2] ),
        .Q(\s5_data2_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[3] ),
        .Q(\s5_data2_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[4] ),
        .Q(\s5_data2_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[5] ),
        .Q(\s5_data2_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[6] ),
        .Q(\s5_data2_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[7] ),
        .Q(\s5_data2_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[8] ),
        .Q(\s5_data2_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[9] ),
        .Q(\s5_data2_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[0] ),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[16] ),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[11] ),
        .I1(\s5_data2_1_reg_n_0_[11] ),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[10] ),
        .I1(\s5_data2_1_reg_n_0_[10] ),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[9] ),
        .I1(\s5_data2_1_reg_n_0_[9] ),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[8] ),
        .I1(\s5_data2_1_reg_n_0_[8] ),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[15] ),
        .I1(\s5_data2_1_reg_n_0_[15] ),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[14] ),
        .I1(\s5_data2_1_reg_n_0_[14] ),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[13] ),
        .I1(\s5_data2_1_reg_n_0_[13] ),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[12] ),
        .I1(\s5_data2_1_reg_n_0_[12] ),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[16] ),
        .I1(\s5_data2_1_reg_n_0_[16] ),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[3] ),
        .I1(\s5_data2_1_reg_n_0_[3] ),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[2] ),
        .I1(\s5_data2_1_reg_n_0_[2] ),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[1] ),
        .I1(\s5_data2_1_reg_n_0_[1] ),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[0] ),
        .I1(\s5_data1_reg_n_0_[0] ),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[7] ),
        .I1(\s5_data2_1_reg_n_0_[7] ),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[6] ),
        .I1(\s5_data2_1_reg_n_0_[6] ),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[5] ),
        .I1(\s5_data2_1_reg_n_0_[5] ),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[4] ),
        .I1(\s5_data2_1_reg_n_0_[4] ),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_7 ),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_5 ),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_4 ),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[11] ,\s5_data2_0_reg_n_0_[10] ,\s5_data2_0_reg_n_0_[9] ,\s5_data2_0_reg_n_0_[8] }),
        .O({\s6_data2_reg[11]_i_1_n_4 ,\s6_data2_reg[11]_i_1_n_5 ,\s6_data2_reg[11]_i_1_n_6 ,\s6_data2_reg[11]_i_1_n_7 }),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_7 ),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_6 ),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_5 ),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_4 ),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[15] ,\s5_data2_0_reg_n_0_[14] ,\s5_data2_0_reg_n_0_[13] ,\s5_data2_0_reg_n_0_[12] }),
        .O({\s6_data2_reg[15]_i_1_n_4 ,\s6_data2_reg[15]_i_1_n_5 ,\s6_data2_reg[15]_i_1_n_6 ,\s6_data2_reg[15]_i_1_n_7 }),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[16]_i_1_n_7 ),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],\s6_data2_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_6 ),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_5 ),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_4 ),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[3] ,\s5_data2_0_reg_n_0_[2] ,\s5_data2_0_reg_n_0_[1] ,\s5_data2_0_reg_n_0_[0] }),
        .O({\s6_data2_reg[3]_i_1_n_4 ,\s6_data2_reg[3]_i_1_n_5 ,\s6_data2_reg[3]_i_1_n_6 ,\s6_data2_reg[3]_i_1_n_7 }),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_7 ),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_6 ),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_5 ),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_4 ),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[7] ,\s5_data2_0_reg_n_0_[6] ,\s5_data2_0_reg_n_0_[5] ,\s5_data2_0_reg_n_0_[4] }),
        .O({\s6_data2_reg[7]_i_1_n_4 ,\s6_data2_reg[7]_i_1_n_5 ,\s6_data2_reg[7]_i_1_n_6 ,\s6_data2_reg[7]_i_1_n_7 }),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_7 ),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_6 ),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[15] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[25] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[26] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[27] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[28] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[29] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[30] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[16] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[17] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[18] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[19] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[20] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[21] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[22] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[23] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[24] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_102
   (Q,
    \s1_data_p_reg[29]_0 ,
    \ddata_out_reg[0] ,
    dac_dds_phase_3_1_reg__0);
  output [15:0]Q;
  input [14:0]\s1_data_p_reg[29]_0 ;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_3_1_reg__0;

  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire \s1_angle_reg_n_0_[15] ;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_4 ;
  wire \s1_data_n_reg[15]_i_1_n_5 ;
  wire \s1_data_n_reg[15]_i_1_n_6 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_4 ;
  wire \s1_data_n_reg[19]_i_1_n_5 ;
  wire \s1_data_n_reg[19]_i_1_n_6 ;
  wire \s1_data_n_reg[19]_i_1_n_7 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_4 ;
  wire \s1_data_n_reg[23]_i_1_n_5 ;
  wire \s1_data_n_reg[23]_i_1_n_6 ;
  wire \s1_data_n_reg[23]_i_1_n_7 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_4 ;
  wire \s1_data_n_reg[27]_i_1_n_5 ;
  wire \s1_data_n_reg[27]_i_1_n_6 ;
  wire \s1_data_n_reg[27]_i_1_n_7 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_6 ;
  wire \s1_data_n_reg[29]_i_1_n_7 ;
  wire \s1_data_n_reg_n_0_[13] ;
  wire \s1_data_n_reg_n_0_[14] ;
  wire \s1_data_n_reg_n_0_[15] ;
  wire \s1_data_n_reg_n_0_[16] ;
  wire \s1_data_n_reg_n_0_[17] ;
  wire \s1_data_n_reg_n_0_[18] ;
  wire \s1_data_n_reg_n_0_[19] ;
  wire \s1_data_n_reg_n_0_[20] ;
  wire \s1_data_n_reg_n_0_[21] ;
  wire \s1_data_n_reg_n_0_[22] ;
  wire \s1_data_n_reg_n_0_[23] ;
  wire \s1_data_n_reg_n_0_[24] ;
  wire \s1_data_n_reg_n_0_[25] ;
  wire \s1_data_n_reg_n_0_[26] ;
  wire \s1_data_n_reg_n_0_[27] ;
  wire \s1_data_n_reg_n_0_[28] ;
  wire \s1_data_n_reg_n_0_[29] ;
  wire [14:0]\s1_data_p_reg[29]_0 ;
  wire \s1_data_p_reg_n_0_[13] ;
  wire \s1_data_p_reg_n_0_[14] ;
  wire \s1_data_p_reg_n_0_[15] ;
  wire \s1_data_p_reg_n_0_[16] ;
  wire \s1_data_p_reg_n_0_[17] ;
  wire \s1_data_p_reg_n_0_[18] ;
  wire \s1_data_p_reg_n_0_[19] ;
  wire \s1_data_p_reg_n_0_[20] ;
  wire \s1_data_p_reg_n_0_[21] ;
  wire \s1_data_p_reg_n_0_[22] ;
  wire \s1_data_p_reg_n_0_[23] ;
  wire \s1_data_p_reg_n_0_[24] ;
  wire \s1_data_p_reg_n_0_[25] ;
  wire \s1_data_p_reg_n_0_[26] ;
  wire \s1_data_p_reg_n_0_[27] ;
  wire \s1_data_p_reg_n_0_[28] ;
  wire \s1_data_p_reg_n_0_[29] ;
  wire [29:0]s1_data_s;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire \s2_data_0_reg_n_0_[0] ;
  wire \s2_data_0_reg_n_0_[10] ;
  wire \s2_data_0_reg_n_0_[11] ;
  wire \s2_data_0_reg_n_0_[12] ;
  wire \s2_data_0_reg_n_0_[13] ;
  wire \s2_data_0_reg_n_0_[14] ;
  wire \s2_data_0_reg_n_0_[15] ;
  wire \s2_data_0_reg_n_0_[16] ;
  wire \s2_data_0_reg_n_0_[1] ;
  wire \s2_data_0_reg_n_0_[2] ;
  wire \s2_data_0_reg_n_0_[3] ;
  wire \s2_data_0_reg_n_0_[4] ;
  wire \s2_data_0_reg_n_0_[5] ;
  wire \s2_data_0_reg_n_0_[6] ;
  wire \s2_data_0_reg_n_0_[7] ;
  wire \s2_data_0_reg_n_0_[8] ;
  wire \s2_data_0_reg_n_0_[9] ;
  wire \s2_data_1_reg_n_0_[10] ;
  wire \s2_data_1_reg_n_0_[11] ;
  wire \s2_data_1_reg_n_0_[12] ;
  wire \s2_data_1_reg_n_0_[13] ;
  wire \s2_data_1_reg_n_0_[14] ;
  wire \s2_data_1_reg_n_0_[15] ;
  wire \s2_data_1_reg_n_0_[16] ;
  wire \s2_data_1_reg_n_0_[2] ;
  wire \s2_data_1_reg_n_0_[3] ;
  wire \s2_data_1_reg_n_0_[4] ;
  wire \s2_data_1_reg_n_0_[5] ;
  wire \s2_data_1_reg_n_0_[6] ;
  wire \s2_data_1_reg_n_0_[7] ;
  wire \s2_data_1_reg_n_0_[8] ;
  wire \s2_data_1_reg_n_0_[9] ;
  wire [16:0]s3_data;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[2]_i_1_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[13]_i_1_n_4 ;
  wire \s3_data_reg[13]_i_1_n_5 ;
  wire \s3_data_reg[13]_i_1_n_6 ;
  wire \s3_data_reg[13]_i_1_n_7 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_5 ;
  wire \s3_data_reg[16]_i_1_n_6 ;
  wire \s3_data_reg[16]_i_1_n_7 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_4 ;
  wire \s3_data_reg[5]_i_1_n_5 ;
  wire \s3_data_reg[5]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_4 ;
  wire \s3_data_reg[9]_i_1_n_5 ;
  wire \s3_data_reg[9]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_7 ;
  wire \s4_data1_n[12]_i_2_n_0 ;
  wire \s4_data1_n[12]_i_3_n_0 ;
  wire \s4_data1_n[12]_i_4_n_0 ;
  wire \s4_data1_n[12]_i_5_n_0 ;
  wire \s4_data1_n[16]_i_2_n_0 ;
  wire \s4_data1_n[16]_i_3_n_0 ;
  wire \s4_data1_n[16]_i_4_n_0 ;
  wire \s4_data1_n[16]_i_5_n_0 ;
  wire \s4_data1_n[4]_i_2_n_0 ;
  wire \s4_data1_n[4]_i_3_n_0 ;
  wire \s4_data1_n[4]_i_4_n_0 ;
  wire \s4_data1_n[4]_i_5_n_0 ;
  wire \s4_data1_n[4]_i_6_n_0 ;
  wire \s4_data1_n[8]_i_2_n_0 ;
  wire \s4_data1_n[8]_i_3_n_0 ;
  wire \s4_data1_n[8]_i_4_n_0 ;
  wire \s4_data1_n[8]_i_5_n_0 ;
  wire \s4_data1_n_reg_n_0_[10] ;
  wire \s4_data1_n_reg_n_0_[11] ;
  wire \s4_data1_n_reg_n_0_[12] ;
  wire \s4_data1_n_reg_n_0_[13] ;
  wire \s4_data1_n_reg_n_0_[14] ;
  wire \s4_data1_n_reg_n_0_[15] ;
  wire \s4_data1_n_reg_n_0_[16] ;
  wire \s4_data1_n_reg_n_0_[1] ;
  wire \s4_data1_n_reg_n_0_[2] ;
  wire \s4_data1_n_reg_n_0_[3] ;
  wire \s4_data1_n_reg_n_0_[4] ;
  wire \s4_data1_n_reg_n_0_[5] ;
  wire \s4_data1_n_reg_n_0_[6] ;
  wire \s4_data1_n_reg_n_0_[7] ;
  wire \s4_data1_n_reg_n_0_[8] ;
  wire \s4_data1_n_reg_n_0_[9] ;
  wire \s4_data1_p_reg_n_0_[0] ;
  wire \s4_data1_p_reg_n_0_[16] ;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_4 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_4 ;
  wire \s4_data2_n_reg[19]_i_1_n_5 ;
  wire \s4_data2_n_reg[19]_i_1_n_6 ;
  wire \s4_data2_n_reg[19]_i_1_n_7 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_4 ;
  wire \s4_data2_n_reg[23]_i_1_n_5 ;
  wire \s4_data2_n_reg[23]_i_1_n_6 ;
  wire \s4_data2_n_reg[23]_i_1_n_7 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_4 ;
  wire \s4_data2_n_reg[27]_i_1_n_5 ;
  wire \s4_data2_n_reg[27]_i_1_n_6 ;
  wire \s4_data2_n_reg[27]_i_1_n_7 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_4 ;
  wire \s4_data2_n_reg[31]_i_1_n_5 ;
  wire \s4_data2_n_reg[31]_i_1_n_6 ;
  wire \s4_data2_n_reg[31]_i_1_n_7 ;
  wire \s4_data2_n_reg_n_0_[15] ;
  wire \s4_data2_n_reg_n_0_[16] ;
  wire \s4_data2_n_reg_n_0_[17] ;
  wire \s4_data2_n_reg_n_0_[18] ;
  wire \s4_data2_n_reg_n_0_[19] ;
  wire \s4_data2_n_reg_n_0_[20] ;
  wire \s4_data2_n_reg_n_0_[21] ;
  wire \s4_data2_n_reg_n_0_[22] ;
  wire \s4_data2_n_reg_n_0_[23] ;
  wire \s4_data2_n_reg_n_0_[24] ;
  wire \s4_data2_n_reg_n_0_[25] ;
  wire \s4_data2_n_reg_n_0_[26] ;
  wire \s4_data2_n_reg_n_0_[27] ;
  wire \s4_data2_n_reg_n_0_[28] ;
  wire \s4_data2_n_reg_n_0_[29] ;
  wire \s4_data2_n_reg_n_0_[30] ;
  wire \s4_data2_n_reg_n_0_[31] ;
  wire \s4_data2_p_reg_n_0_[15] ;
  wire \s4_data2_p_reg_n_0_[16] ;
  wire \s4_data2_p_reg_n_0_[17] ;
  wire \s4_data2_p_reg_n_0_[18] ;
  wire \s4_data2_p_reg_n_0_[19] ;
  wire \s4_data2_p_reg_n_0_[20] ;
  wire \s4_data2_p_reg_n_0_[21] ;
  wire \s4_data2_p_reg_n_0_[22] ;
  wire \s4_data2_p_reg_n_0_[23] ;
  wire \s4_data2_p_reg_n_0_[24] ;
  wire \s4_data2_p_reg_n_0_[25] ;
  wire \s4_data2_p_reg_n_0_[26] ;
  wire \s4_data2_p_reg_n_0_[27] ;
  wire \s4_data2_p_reg_n_0_[28] ;
  wire \s4_data2_p_reg_n_0_[29] ;
  wire \s4_data2_p_reg_n_0_[30] ;
  wire \s4_data2_p_reg_n_0_[31] ;
  wire [31:0]s4_data2_s;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire \s5_data1_reg_n_0_[0] ;
  wire \s5_data1_reg_n_0_[16] ;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire \s5_data2_0_reg_n_0_[0] ;
  wire \s5_data2_0_reg_n_0_[10] ;
  wire \s5_data2_0_reg_n_0_[11] ;
  wire \s5_data2_0_reg_n_0_[12] ;
  wire \s5_data2_0_reg_n_0_[13] ;
  wire \s5_data2_0_reg_n_0_[14] ;
  wire \s5_data2_0_reg_n_0_[15] ;
  wire \s5_data2_0_reg_n_0_[16] ;
  wire \s5_data2_0_reg_n_0_[1] ;
  wire \s5_data2_0_reg_n_0_[2] ;
  wire \s5_data2_0_reg_n_0_[3] ;
  wire \s5_data2_0_reg_n_0_[4] ;
  wire \s5_data2_0_reg_n_0_[5] ;
  wire \s5_data2_0_reg_n_0_[6] ;
  wire \s5_data2_0_reg_n_0_[7] ;
  wire \s5_data2_0_reg_n_0_[8] ;
  wire \s5_data2_0_reg_n_0_[9] ;
  wire \s5_data2_1_reg_n_0_[10] ;
  wire \s5_data2_1_reg_n_0_[11] ;
  wire \s5_data2_1_reg_n_0_[12] ;
  wire \s5_data2_1_reg_n_0_[13] ;
  wire \s5_data2_1_reg_n_0_[14] ;
  wire \s5_data2_1_reg_n_0_[15] ;
  wire \s5_data2_1_reg_n_0_[16] ;
  wire \s5_data2_1_reg_n_0_[1] ;
  wire \s5_data2_1_reg_n_0_[2] ;
  wire \s5_data2_1_reg_n_0_[3] ;
  wire \s5_data2_1_reg_n_0_[4] ;
  wire \s5_data2_1_reg_n_0_[5] ;
  wire \s5_data2_1_reg_n_0_[6] ;
  wire \s5_data2_1_reg_n_0_[7] ;
  wire \s5_data2_1_reg_n_0_[8] ;
  wire \s5_data2_1_reg_n_0_[9] ;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[11]_i_1_n_4 ;
  wire \s6_data2_reg[11]_i_1_n_5 ;
  wire \s6_data2_reg[11]_i_1_n_6 ;
  wire \s6_data2_reg[11]_i_1_n_7 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_4 ;
  wire \s6_data2_reg[15]_i_1_n_5 ;
  wire \s6_data2_reg[15]_i_1_n_6 ;
  wire \s6_data2_reg[15]_i_1_n_7 ;
  wire \s6_data2_reg[16]_i_1_n_7 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_4 ;
  wire \s6_data2_reg[3]_i_1_n_5 ;
  wire \s6_data2_reg[3]_i_1_n_6 ;
  wire \s6_data2_reg[3]_i_1_n_7 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_4 ;
  wire \s6_data2_reg[7]_i_1_n_5 ;
  wire \s6_data2_reg[7]_i_1_n_6 ;
  wire \s6_data2_reg[7]_i_1_n_7 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire \s7_data_reg_n_0_[15] ;
  wire \s7_data_reg_n_0_[16] ;
  wire \s7_data_reg_n_0_[17] ;
  wire \s7_data_reg_n_0_[18] ;
  wire \s7_data_reg_n_0_[19] ;
  wire \s7_data_reg_n_0_[20] ;
  wire \s7_data_reg_n_0_[21] ;
  wire \s7_data_reg_n_0_[22] ;
  wire \s7_data_reg_n_0_[23] ;
  wire \s7_data_reg_n_0_[24] ;
  wire \s7_data_reg_n_0_[25] ;
  wire \s7_data_reg_n_0_[26] ;
  wire \s7_data_reg_n_0_[27] ;
  wire \s7_data_reg_n_0_[28] ;
  wire \s7_data_reg_n_0_[29] ;
  wire \s7_data_reg_n_0_[30] ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_103 i_mul_s1
       (.P(s1_data_s),
        .\dac_dds_phase_3_1_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29]_0 ),
        .\s1_data_p_reg[29]_0 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_104 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .S({\s4_data1_n[4]_i_3_n_0 ,\s4_data1_n[4]_i_4_n_0 ,\s4_data1_n[4]_i_5_n_0 ,\s4_data1_n[4]_i_6_n_0 }),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .\s4_data1_n_reg[12] ({\s4_data1_n[12]_i_2_n_0 ,\s4_data1_n[12]_i_3_n_0 ,\s4_data1_n[12]_i_4_n_0 ,\s4_data1_n[12]_i_5_n_0 }),
        .\s4_data1_n_reg[16] ({\s4_data1_n[16]_i_2_n_0 ,\s4_data1_n[16]_i_3_n_0 ,\s4_data1_n[16]_i_4_n_0 ,\s4_data1_n[16]_i_5_n_0 }),
        .\s4_data1_n_reg[4] (\s4_data1_n[4]_i_2_n_0 ),
        .\s4_data1_n_reg[8] ({\s4_data1_n[8]_i_2_n_0 ,\s4_data1_n[8]_i_3_n_0 ,\s4_data1_n[8]_i_4_n_0 ,\s4_data1_n[8]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_105 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_106 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(\s1_angle_reg_n_0_[15] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(\s1_data_p_reg[29]_0 [9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[15]_i_1_n_4 ,\s1_data_n_reg[15]_i_1_n_5 ,\s1_data_n_reg[15]_i_1_n_6 ,\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[19]_i_1_n_4 ,\s1_data_n_reg[19]_i_1_n_5 ,\s1_data_n_reg[19]_i_1_n_6 ,\s1_data_n_reg[19]_i_1_n_7 }),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[23]_i_1_n_4 ,\s1_data_n_reg[23]_i_1_n_5 ,\s1_data_n_reg[23]_i_1_n_6 ,\s1_data_n_reg[23]_i_1_n_7 }),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[27]_i_1_n_4 ,\s1_data_n_reg[27]_i_1_n_5 ,\s1_data_n_reg[27]_i_1_n_6 ,\s1_data_n_reg[27]_i_1_n_7 }),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],\s1_data_n_reg[29]_i_1_n_6 ,\s1_data_n_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(\s1_data_p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(\s1_data_p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(\s1_data_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(\s1_data_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(\s1_data_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(\s1_data_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(\s1_data_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(\s1_data_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(\s1_data_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(\s1_data_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(\s1_data_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(\s1_data_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(\s1_data_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(\s1_data_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(\s1_data_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(\s1_data_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(\s1_data_p_reg_n_0_[29] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(\s1_data_p_reg_n_0_[13] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[13] ),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(\s1_data_p_reg_n_0_[23] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[23] ),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(\s1_data_p_reg_n_0_[24] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[24] ),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(\s1_data_p_reg_n_0_[25] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[25] ),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(\s1_data_p_reg_n_0_[26] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[26] ),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(\s1_data_p_reg_n_0_[27] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[27] ),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(\s1_data_p_reg_n_0_[28] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[28] ),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(\s1_data_p_reg_n_0_[29] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[29] ),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(\s1_data_p_reg_n_0_[14] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[14] ),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(\s1_data_p_reg_n_0_[15] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[15] ),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(\s1_data_p_reg_n_0_[16] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[16] ),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(\s1_data_p_reg_n_0_[17] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[17] ),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(\s1_data_p_reg_n_0_[18] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[18] ),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(\s1_data_p_reg_n_0_[19] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[19] ),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(\s1_data_p_reg_n_0_[20] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[20] ),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(\s1_data_p_reg_n_0_[21] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[21] ),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(\s1_data_p_reg_n_0_[22] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[22] ),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(\s2_data_0_reg_n_0_[13] ),
        .I1(\s2_data_1_reg_n_0_[13] ),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(\s2_data_0_reg_n_0_[12] ),
        .I1(\s2_data_1_reg_n_0_[12] ),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(\s2_data_0_reg_n_0_[11] ),
        .I1(\s2_data_1_reg_n_0_[11] ),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(\s2_data_0_reg_n_0_[10] ),
        .I1(\s2_data_1_reg_n_0_[10] ),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(\s2_data_0_reg_n_0_[16] ),
        .I1(\s2_data_1_reg_n_0_[16] ),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(\s2_data_0_reg_n_0_[15] ),
        .I1(\s2_data_1_reg_n_0_[15] ),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(\s2_data_0_reg_n_0_[14] ),
        .I1(\s2_data_1_reg_n_0_[14] ),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(\s2_data_0_reg_n_0_[5] ),
        .I1(\s2_data_1_reg_n_0_[5] ),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(\s2_data_0_reg_n_0_[4] ),
        .I1(\s2_data_1_reg_n_0_[4] ),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(\s2_data_0_reg_n_0_[3] ),
        .I1(\s2_data_1_reg_n_0_[3] ),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(\s2_data_0_reg_n_0_[9] ),
        .I1(\s2_data_1_reg_n_0_[9] ),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(\s2_data_0_reg_n_0_[8] ),
        .I1(\s2_data_1_reg_n_0_[8] ),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(\s2_data_0_reg_n_0_[7] ),
        .I1(\s2_data_1_reg_n_0_[7] ),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(\s2_data_0_reg_n_0_[6] ),
        .I1(\s2_data_1_reg_n_0_[6] ),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[0] ),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_7 ),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_6 ),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_5 ),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_4 ),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[13] ,\s2_data_0_reg_n_0_[12] ,\s2_data_0_reg_n_0_[11] ,\s2_data_0_reg_n_0_[10] }),
        .O({\s3_data_reg[13]_i_1_n_4 ,\s3_data_reg[13]_i_1_n_5 ,\s3_data_reg[13]_i_1_n_6 ,\s3_data_reg[13]_i_1_n_7 }),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_7 ),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_6 ),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_5 ),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s2_data_0_reg_n_0_[15] ,\s2_data_0_reg_n_0_[14] }),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],\s3_data_reg[16]_i_1_n_5 ,\s3_data_reg[16]_i_1_n_6 ,\s3_data_reg[16]_i_1_n_7 }),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[1] ),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data[2]_i_1_n_0 ),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_6 ),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_5 ),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_4 ),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[5] ,\s2_data_0_reg_n_0_[4] ,\s2_data_0_reg_n_0_[3] ,\s2_data_0_reg_n_0_[2] }),
        .O({\s3_data_reg[5]_i_1_n_4 ,\s3_data_reg[5]_i_1_n_5 ,\s3_data_reg[5]_i_1_n_6 ,\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_7 ),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_6 ),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_5 ),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_4 ),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[9] ,\s2_data_0_reg_n_0_[8] ,\s2_data_0_reg_n_0_[7] ,\s2_data_0_reg_n_0_[6] }),
        .O({\s3_data_reg[9]_i_1_n_4 ,\s3_data_reg[9]_i_1_n_5 ,\s3_data_reg[9]_i_1_n_6 ,\s3_data_reg[9]_i_1_n_7 }),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2 
       (.I0(i_mul_s2_n_36),
        .O(\s4_data1_n[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3 
       (.I0(i_mul_s2_n_37),
        .O(\s4_data1_n[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4 
       (.I0(i_mul_s2_n_38),
        .O(\s4_data1_n[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5 
       (.I0(i_mul_s2_n_39),
        .O(\s4_data1_n[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2 
       (.I0(i_mul_s2_n_32),
        .O(\s4_data1_n[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3 
       (.I0(i_mul_s2_n_33),
        .O(\s4_data1_n[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4 
       (.I0(i_mul_s2_n_34),
        .O(\s4_data1_n[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5 
       (.I0(i_mul_s2_n_35),
        .O(\s4_data1_n[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2 
       (.I0(i_mul_s2_n_48),
        .O(\s4_data1_n[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3 
       (.I0(i_mul_s2_n_44),
        .O(\s4_data1_n[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4 
       (.I0(i_mul_s2_n_45),
        .O(\s4_data1_n[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5 
       (.I0(i_mul_s2_n_46),
        .O(\s4_data1_n[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6 
       (.I0(i_mul_s2_n_47),
        .O(\s4_data1_n[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2 
       (.I0(i_mul_s2_n_40),
        .O(\s4_data1_n[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3 
       (.I0(i_mul_s2_n_41),
        .O(\s4_data1_n[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4 
       (.I0(i_mul_s2_n_42),
        .O(\s4_data1_n[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5 
       (.I0(i_mul_s2_n_43),
        .O(\s4_data1_n[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(\s4_data1_n_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(\s4_data1_n_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(\s4_data1_n_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(\s4_data1_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(\s4_data1_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(\s4_data1_n_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(\s4_data1_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(\s4_data1_n_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(\s4_data1_n_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(\s4_data1_n_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(\s4_data1_n_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(\s4_data1_n_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(\s4_data1_n_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(\s4_data1_n_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(\s4_data1_n_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(\s4_data1_n_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(\s4_data1_p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(\s4_data1_p_reg_n_0_[16] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[15]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[15]_i_1_n_4 ,\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[19]_i_1_n_4 ,\s4_data2_n_reg[19]_i_1_n_5 ,\s4_data2_n_reg[19]_i_1_n_6 ,\s4_data2_n_reg[19]_i_1_n_7 }),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[23]_i_1_n_4 ,\s4_data2_n_reg[23]_i_1_n_5 ,\s4_data2_n_reg[23]_i_1_n_6 ,\s4_data2_n_reg[23]_i_1_n_7 }),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[27]_i_1_n_4 ,\s4_data2_n_reg[27]_i_1_n_5 ,\s4_data2_n_reg[27]_i_1_n_6 ,\s4_data2_n_reg[27]_i_1_n_7 }),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[31]_i_1_n_4 ,\s4_data2_n_reg[31]_i_1_n_5 ,\s4_data2_n_reg[31]_i_1_n_6 ,\s4_data2_n_reg[31]_i_1_n_7 }),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(\s4_data2_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(\s4_data2_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(\s4_data2_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(\s4_data2_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(\s4_data2_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(\s4_data2_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(\s4_data2_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(\s4_data2_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(\s4_data2_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(\s4_data2_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(\s4_data2_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(\s4_data2_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(\s4_data2_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(\s4_data2_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(\s4_data2_p_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(\s4_data2_p_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(\s4_data2_p_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[0] ),
        .Q(\s5_data1_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[16] ),
        .Q(\s5_data1_reg_n_0_[16] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[15] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[15] ),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[25] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[25] ),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[26] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[26] ),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[27] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[27] ),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[28] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[28] ),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[29] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[29] ),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[30] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[30] ),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[31] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[31] ),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[16] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[16] ),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[17] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[17] ),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[18] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[18] ),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[19] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[19] ),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[20] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[20] ),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[21] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[21] ),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[22] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[22] ),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[23] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[23] ),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[24] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[24] ),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[10] ),
        .Q(\s5_data2_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[11] ),
        .Q(\s5_data2_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[12] ),
        .Q(\s5_data2_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[13] ),
        .Q(\s5_data2_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[14] ),
        .Q(\s5_data2_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[15] ),
        .Q(\s5_data2_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[16] ),
        .Q(\s5_data2_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[1] ),
        .Q(\s5_data2_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[2] ),
        .Q(\s5_data2_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[3] ),
        .Q(\s5_data2_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[4] ),
        .Q(\s5_data2_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[5] ),
        .Q(\s5_data2_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[6] ),
        .Q(\s5_data2_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[7] ),
        .Q(\s5_data2_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[8] ),
        .Q(\s5_data2_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[9] ),
        .Q(\s5_data2_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[0] ),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[16] ),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[11] ),
        .I1(\s5_data2_1_reg_n_0_[11] ),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[10] ),
        .I1(\s5_data2_1_reg_n_0_[10] ),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[9] ),
        .I1(\s5_data2_1_reg_n_0_[9] ),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[8] ),
        .I1(\s5_data2_1_reg_n_0_[8] ),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[15] ),
        .I1(\s5_data2_1_reg_n_0_[15] ),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[14] ),
        .I1(\s5_data2_1_reg_n_0_[14] ),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[13] ),
        .I1(\s5_data2_1_reg_n_0_[13] ),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[12] ),
        .I1(\s5_data2_1_reg_n_0_[12] ),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[16] ),
        .I1(\s5_data2_1_reg_n_0_[16] ),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[3] ),
        .I1(\s5_data2_1_reg_n_0_[3] ),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[2] ),
        .I1(\s5_data2_1_reg_n_0_[2] ),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[1] ),
        .I1(\s5_data2_1_reg_n_0_[1] ),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[0] ),
        .I1(\s5_data1_reg_n_0_[0] ),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[7] ),
        .I1(\s5_data2_1_reg_n_0_[7] ),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[6] ),
        .I1(\s5_data2_1_reg_n_0_[6] ),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[5] ),
        .I1(\s5_data2_1_reg_n_0_[5] ),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[4] ),
        .I1(\s5_data2_1_reg_n_0_[4] ),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_7 ),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_5 ),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_4 ),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[11] ,\s5_data2_0_reg_n_0_[10] ,\s5_data2_0_reg_n_0_[9] ,\s5_data2_0_reg_n_0_[8] }),
        .O({\s6_data2_reg[11]_i_1_n_4 ,\s6_data2_reg[11]_i_1_n_5 ,\s6_data2_reg[11]_i_1_n_6 ,\s6_data2_reg[11]_i_1_n_7 }),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_7 ),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_6 ),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_5 ),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_4 ),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[15] ,\s5_data2_0_reg_n_0_[14] ,\s5_data2_0_reg_n_0_[13] ,\s5_data2_0_reg_n_0_[12] }),
        .O({\s6_data2_reg[15]_i_1_n_4 ,\s6_data2_reg[15]_i_1_n_5 ,\s6_data2_reg[15]_i_1_n_6 ,\s6_data2_reg[15]_i_1_n_7 }),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[16]_i_1_n_7 ),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],\s6_data2_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_6 ),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_5 ),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_4 ),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[3] ,\s5_data2_0_reg_n_0_[2] ,\s5_data2_0_reg_n_0_[1] ,\s5_data2_0_reg_n_0_[0] }),
        .O({\s6_data2_reg[3]_i_1_n_4 ,\s6_data2_reg[3]_i_1_n_5 ,\s6_data2_reg[3]_i_1_n_6 ,\s6_data2_reg[3]_i_1_n_7 }),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_7 ),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_6 ),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_5 ),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_4 ),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[7] ,\s5_data2_0_reg_n_0_[6] ,\s5_data2_0_reg_n_0_[5] ,\s5_data2_0_reg_n_0_[4] }),
        .O({\s6_data2_reg[7]_i_1_n_4 ,\s6_data2_reg[7]_i_1_n_5 ,\s6_data2_reg[7]_i_1_n_6 ,\s6_data2_reg[7]_i_1_n_7 }),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_7 ),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_6 ),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[15] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[25] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[26] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[27] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[28] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[29] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[30] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[16] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[17] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[18] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[19] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[20] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[21] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[22] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[23] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[24] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_113
   (Q,
    A,
    \ddata_out_reg[0] ,
    dac_dds_phase_3_0_reg__0);
  output [15:0]Q;
  input [14:0]A;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_3_0_reg__0;

  wire [14:0]A;
  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire [15:0]p_0_in;
  wire [15:15]s1_angle;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire [29:13]s1_data_n;
  wire [29:13]s1_data_n0;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire [29:13]s1_data_p;
  wire [29:0]s1_data_s;
  wire [16:0]s2_data_0;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire [16:2]s2_data_1;
  wire [16:0]s3_data;
  wire [16:2]s3_data0;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire [16:1]s4_data1_n;
  wire [16:0]s4_data1_n1;
  wire [16:0]s4_data1_p;
  wire [31:15]s4_data2_n;
  wire [31:15]s4_data2_n0;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire [31:15]s4_data2_p;
  wire [31:0]s4_data2_s;
  wire [16:0]s5_data1;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire [16:0]s5_data2_0;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire [16:1]s5_data2_1;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire [16:0]s6_data20;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_114 i_mul_s1
       (.A(A),
        .P(s1_data_s),
        .\dac_dds_phase_3_0_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_115 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .s4_data1_n1(s4_data1_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_116 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_117 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(s1_angle),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[13]),
        .Q(s1_data_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[14]),
        .Q(s1_data_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[15]),
        .Q(s1_data_n[15]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s1_data_n0[15:13],\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[16]),
        .Q(s1_data_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[17]),
        .Q(s1_data_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[18]),
        .Q(s1_data_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[19]),
        .Q(s1_data_n[19]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[19:16]),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[20]),
        .Q(s1_data_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[21]),
        .Q(s1_data_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[22]),
        .Q(s1_data_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[23]),
        .Q(s1_data_n[23]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[23:20]),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[24]),
        .Q(s1_data_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[25]),
        .Q(s1_data_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[26]),
        .Q(s1_data_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[27]),
        .Q(s1_data_n[27]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[27:24]),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[28]),
        .Q(s1_data_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[29]),
        .Q(s1_data_n[29]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],s1_data_n0[29:28]}),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(s1_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(s1_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(s1_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(s1_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(s1_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(s1_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(s1_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(s1_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(s1_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(s1_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(s1_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(s1_data_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(s1_data_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(s1_data_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(s1_data_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(s1_data_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(s1_data_p[29]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(s1_data_p[13]),
        .I1(s1_angle),
        .I2(s1_data_n[13]),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(s1_data_p[23]),
        .I1(s1_angle),
        .I2(s1_data_n[23]),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(s1_data_p[24]),
        .I1(s1_angle),
        .I2(s1_data_n[24]),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(s1_data_p[25]),
        .I1(s1_angle),
        .I2(s1_data_n[25]),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(s1_data_p[26]),
        .I1(s1_angle),
        .I2(s1_data_n[26]),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(s1_data_p[27]),
        .I1(s1_angle),
        .I2(s1_data_n[27]),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(s1_data_p[28]),
        .I1(s1_angle),
        .I2(s1_data_n[28]),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(s1_data_p[29]),
        .I1(s1_angle),
        .I2(s1_data_n[29]),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(s1_data_p[14]),
        .I1(s1_angle),
        .I2(s1_data_n[14]),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(s1_data_p[15]),
        .I1(s1_angle),
        .I2(s1_data_n[15]),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(s1_data_p[16]),
        .I1(s1_angle),
        .I2(s1_data_n[16]),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(s1_data_p[17]),
        .I1(s1_angle),
        .I2(s1_data_n[17]),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(s1_data_p[18]),
        .I1(s1_angle),
        .I2(s1_data_n[18]),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(s1_data_p[19]),
        .I1(s1_angle),
        .I2(s1_data_n[19]),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(s1_data_p[20]),
        .I1(s1_angle),
        .I2(s1_data_n[20]),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(s1_data_p[21]),
        .I1(s1_angle),
        .I2(s1_data_n[21]),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(s1_data_p[22]),
        .I1(s1_angle),
        .I2(s1_data_n[22]),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(s2_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(s2_data_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(s2_data_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(s2_data_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(s2_data_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(s2_data_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(s2_data_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(s2_data_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(s2_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(s2_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(s2_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(s2_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(s2_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(s2_data_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(s2_data_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(s2_data_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(s2_data_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(s2_data_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(s2_data_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(s2_data_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(s2_data_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(s2_data_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(s2_data_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(s2_data_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(s2_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(s2_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(s2_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(s2_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(s2_data_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(s2_data_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(s2_data_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(s2_data_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(s2_data_0[13]),
        .I1(s2_data_1[13]),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(s2_data_0[12]),
        .I1(s2_data_1[12]),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(s2_data_0[11]),
        .I1(s2_data_1[11]),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(s2_data_0[10]),
        .I1(s2_data_1[10]),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(s2_data_0[16]),
        .I1(s2_data_1[16]),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(s2_data_0[15]),
        .I1(s2_data_1[15]),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(s2_data_0[14]),
        .I1(s2_data_1[14]),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(s3_data0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(s2_data_0[5]),
        .I1(s2_data_1[5]),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(s2_data_0[4]),
        .I1(s2_data_1[4]),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(s2_data_0[3]),
        .I1(s2_data_1[3]),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(s2_data_0[9]),
        .I1(s2_data_1[9]),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(s2_data_0[8]),
        .I1(s2_data_1[8]),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(s2_data_0[7]),
        .I1(s2_data_1[7]),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(s2_data_0[6]),
        .I1(s2_data_1[6]),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[0]),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[10]),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[11]),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[12]),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[13]),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[13:10]),
        .O(s3_data0[13:10]),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[14]),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[15]),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[16]),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s2_data_0[15:14]}),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],s3_data0[16:14]}),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[1]),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[2]),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[3]),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[4]),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[5]),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[5:2]),
        .O({s3_data0[5:3],\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[6]),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[7]),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[8]),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[9]),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[9:6]),
        .O(s3_data0[9:6]),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2 
       (.I0(i_mul_s2_n_36),
        .O(s4_data1_n1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3 
       (.I0(i_mul_s2_n_37),
        .O(s4_data1_n1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4 
       (.I0(i_mul_s2_n_38),
        .O(s4_data1_n1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5 
       (.I0(i_mul_s2_n_39),
        .O(s4_data1_n1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2 
       (.I0(i_mul_s2_n_32),
        .O(s4_data1_n1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3 
       (.I0(i_mul_s2_n_33),
        .O(s4_data1_n1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4 
       (.I0(i_mul_s2_n_34),
        .O(s4_data1_n1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5 
       (.I0(i_mul_s2_n_35),
        .O(s4_data1_n1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2 
       (.I0(i_mul_s2_n_48),
        .O(s4_data1_n1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3 
       (.I0(i_mul_s2_n_44),
        .O(s4_data1_n1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4 
       (.I0(i_mul_s2_n_45),
        .O(s4_data1_n1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5 
       (.I0(i_mul_s2_n_46),
        .O(s4_data1_n1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6 
       (.I0(i_mul_s2_n_47),
        .O(s4_data1_n1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2 
       (.I0(i_mul_s2_n_40),
        .O(s4_data1_n1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3 
       (.I0(i_mul_s2_n_41),
        .O(s4_data1_n1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4 
       (.I0(i_mul_s2_n_42),
        .O(s4_data1_n1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5 
       (.I0(i_mul_s2_n_43),
        .O(s4_data1_n1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(s4_data1_n[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(s4_data1_n[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(s4_data1_n[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(s4_data1_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(s4_data1_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(s4_data1_n[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(s4_data1_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(s4_data1_n[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(s4_data1_n[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(s4_data1_n[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(s4_data1_n[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(s4_data1_n[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(s4_data1_n[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(s4_data1_n[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(s4_data1_n[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(s4_data1_n[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(s4_data1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(s4_data1_p[16]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[15]),
        .Q(s4_data2_n[15]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s4_data2_n0[15],\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[16]),
        .Q(s4_data2_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[17]),
        .Q(s4_data2_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[18]),
        .Q(s4_data2_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[19]),
        .Q(s4_data2_n[19]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[19:16]),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[20]),
        .Q(s4_data2_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[21]),
        .Q(s4_data2_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[22]),
        .Q(s4_data2_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[23]),
        .Q(s4_data2_n[23]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[23:20]),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[24]),
        .Q(s4_data2_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[25]),
        .Q(s4_data2_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[26]),
        .Q(s4_data2_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[27]),
        .Q(s4_data2_n[27]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[27:24]),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[28]),
        .Q(s4_data2_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[29]),
        .Q(s4_data2_n[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[30]),
        .Q(s4_data2_n[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[31]),
        .Q(s4_data2_n[31]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[31:28]),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(s4_data2_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(s4_data2_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(s4_data2_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(s4_data2_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(s4_data2_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(s4_data2_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(s4_data2_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(s4_data2_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(s4_data2_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(s4_data2_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(s4_data2_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(s4_data2_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(s4_data2_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(s4_data2_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(s4_data2_p[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(s4_data2_p[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(s4_data2_p[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[0]),
        .Q(s5_data1[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[16]),
        .Q(s5_data1[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(s4_data2_n[15]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[15]),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(s4_data2_n[25]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[25]),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(s4_data2_n[26]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[26]),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(s4_data2_n[27]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[27]),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(s4_data2_n[28]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[28]),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(s4_data2_n[29]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[29]),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(s4_data2_n[30]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[30]),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(s4_data2_n[31]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[31]),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(s4_data2_n[16]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[16]),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(s4_data2_n[17]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[17]),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(s4_data2_n[18]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[18]),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(s4_data2_n[19]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[19]),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(s4_data2_n[20]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[20]),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(s4_data2_n[21]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[21]),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(s4_data2_n[22]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[22]),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(s4_data2_n[23]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[23]),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(s4_data2_n[24]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[24]),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(s5_data2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(s5_data2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(s5_data2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(s5_data2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(s5_data2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(s5_data2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(s5_data2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(s5_data2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(s5_data2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(s5_data2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(s5_data2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(s5_data2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(s5_data2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(s5_data2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(s5_data2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(s5_data2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(s5_data2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[10]),
        .Q(s5_data2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[11]),
        .Q(s5_data2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[12]),
        .Q(s5_data2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[13]),
        .Q(s5_data2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[14]),
        .Q(s5_data2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[15]),
        .Q(s5_data2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[16]),
        .Q(s5_data2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[1]),
        .Q(s5_data2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[2]),
        .Q(s5_data2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[3]),
        .Q(s5_data2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[4]),
        .Q(s5_data2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[5]),
        .Q(s5_data2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[6]),
        .Q(s5_data2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[7]),
        .Q(s5_data2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[8]),
        .Q(s5_data2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[9]),
        .Q(s5_data2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[0]),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[16]),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(s5_data2_0[11]),
        .I1(s5_data2_1[11]),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(s5_data2_0[10]),
        .I1(s5_data2_1[10]),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(s5_data2_0[9]),
        .I1(s5_data2_1[9]),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(s5_data2_0[8]),
        .I1(s5_data2_1[8]),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(s5_data2_0[15]),
        .I1(s5_data2_1[15]),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(s5_data2_0[14]),
        .I1(s5_data2_1[14]),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(s5_data2_0[13]),
        .I1(s5_data2_1[13]),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(s5_data2_0[12]),
        .I1(s5_data2_1[12]),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(s5_data2_0[16]),
        .I1(s5_data2_1[16]),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(s5_data2_0[3]),
        .I1(s5_data2_1[3]),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(s5_data2_0[2]),
        .I1(s5_data2_1[2]),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(s5_data2_0[1]),
        .I1(s5_data2_1[1]),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(s5_data2_0[0]),
        .I1(s5_data1[0]),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(s5_data2_0[7]),
        .I1(s5_data2_1[7]),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(s5_data2_0[6]),
        .I1(s5_data2_1[6]),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(s5_data2_0[5]),
        .I1(s5_data2_1[5]),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(s5_data2_0[4]),
        .I1(s5_data2_1[4]),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[0]),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[10]),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[11]),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[11:8]),
        .O(s6_data20[11:8]),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[12]),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[13]),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[14]),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[15]),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[15:12]),
        .O(s6_data20[15:12]),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[16]),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],s6_data20[16]}),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[1]),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[2]),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[3]),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[3:0]),
        .O(s6_data20[3:0]),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[4]),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[5]),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[6]),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[7]),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[7:4]),
        .O(s6_data20[7:4]),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[8]),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[9]),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_126
   (Q,
    dac_dds_phase_2_1_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_2_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_1_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_2_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire \s1_angle_reg_n_0_[15] ;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_4 ;
  wire \s1_data_n_reg[15]_i_1_n_5 ;
  wire \s1_data_n_reg[15]_i_1_n_6 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_4 ;
  wire \s1_data_n_reg[19]_i_1_n_5 ;
  wire \s1_data_n_reg[19]_i_1_n_6 ;
  wire \s1_data_n_reg[19]_i_1_n_7 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_4 ;
  wire \s1_data_n_reg[23]_i_1_n_5 ;
  wire \s1_data_n_reg[23]_i_1_n_6 ;
  wire \s1_data_n_reg[23]_i_1_n_7 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_4 ;
  wire \s1_data_n_reg[27]_i_1_n_5 ;
  wire \s1_data_n_reg[27]_i_1_n_6 ;
  wire \s1_data_n_reg[27]_i_1_n_7 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_6 ;
  wire \s1_data_n_reg[29]_i_1_n_7 ;
  wire \s1_data_n_reg_n_0_[13] ;
  wire \s1_data_n_reg_n_0_[14] ;
  wire \s1_data_n_reg_n_0_[15] ;
  wire \s1_data_n_reg_n_0_[16] ;
  wire \s1_data_n_reg_n_0_[17] ;
  wire \s1_data_n_reg_n_0_[18] ;
  wire \s1_data_n_reg_n_0_[19] ;
  wire \s1_data_n_reg_n_0_[20] ;
  wire \s1_data_n_reg_n_0_[21] ;
  wire \s1_data_n_reg_n_0_[22] ;
  wire \s1_data_n_reg_n_0_[23] ;
  wire \s1_data_n_reg_n_0_[24] ;
  wire \s1_data_n_reg_n_0_[25] ;
  wire \s1_data_n_reg_n_0_[26] ;
  wire \s1_data_n_reg_n_0_[27] ;
  wire \s1_data_n_reg_n_0_[28] ;
  wire \s1_data_n_reg_n_0_[29] ;
  wire \s1_data_p_reg_n_0_[13] ;
  wire \s1_data_p_reg_n_0_[14] ;
  wire \s1_data_p_reg_n_0_[15] ;
  wire \s1_data_p_reg_n_0_[16] ;
  wire \s1_data_p_reg_n_0_[17] ;
  wire \s1_data_p_reg_n_0_[18] ;
  wire \s1_data_p_reg_n_0_[19] ;
  wire \s1_data_p_reg_n_0_[20] ;
  wire \s1_data_p_reg_n_0_[21] ;
  wire \s1_data_p_reg_n_0_[22] ;
  wire \s1_data_p_reg_n_0_[23] ;
  wire \s1_data_p_reg_n_0_[24] ;
  wire \s1_data_p_reg_n_0_[25] ;
  wire \s1_data_p_reg_n_0_[26] ;
  wire \s1_data_p_reg_n_0_[27] ;
  wire \s1_data_p_reg_n_0_[28] ;
  wire \s1_data_p_reg_n_0_[29] ;
  wire [29:0]s1_data_s;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire \s2_data_0_reg_n_0_[0] ;
  wire \s2_data_0_reg_n_0_[10] ;
  wire \s2_data_0_reg_n_0_[11] ;
  wire \s2_data_0_reg_n_0_[12] ;
  wire \s2_data_0_reg_n_0_[13] ;
  wire \s2_data_0_reg_n_0_[14] ;
  wire \s2_data_0_reg_n_0_[15] ;
  wire \s2_data_0_reg_n_0_[16] ;
  wire \s2_data_0_reg_n_0_[1] ;
  wire \s2_data_0_reg_n_0_[2] ;
  wire \s2_data_0_reg_n_0_[3] ;
  wire \s2_data_0_reg_n_0_[4] ;
  wire \s2_data_0_reg_n_0_[5] ;
  wire \s2_data_0_reg_n_0_[6] ;
  wire \s2_data_0_reg_n_0_[7] ;
  wire \s2_data_0_reg_n_0_[8] ;
  wire \s2_data_0_reg_n_0_[9] ;
  wire \s2_data_1_reg_n_0_[10] ;
  wire \s2_data_1_reg_n_0_[11] ;
  wire \s2_data_1_reg_n_0_[12] ;
  wire \s2_data_1_reg_n_0_[13] ;
  wire \s2_data_1_reg_n_0_[14] ;
  wire \s2_data_1_reg_n_0_[15] ;
  wire \s2_data_1_reg_n_0_[16] ;
  wire \s2_data_1_reg_n_0_[2] ;
  wire \s2_data_1_reg_n_0_[3] ;
  wire \s2_data_1_reg_n_0_[4] ;
  wire \s2_data_1_reg_n_0_[5] ;
  wire \s2_data_1_reg_n_0_[6] ;
  wire \s2_data_1_reg_n_0_[7] ;
  wire \s2_data_1_reg_n_0_[8] ;
  wire \s2_data_1_reg_n_0_[9] ;
  wire [16:0]s3_data;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[2]_i_1_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[13]_i_1_n_4 ;
  wire \s3_data_reg[13]_i_1_n_5 ;
  wire \s3_data_reg[13]_i_1_n_6 ;
  wire \s3_data_reg[13]_i_1_n_7 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_5 ;
  wire \s3_data_reg[16]_i_1_n_6 ;
  wire \s3_data_reg[16]_i_1_n_7 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_4 ;
  wire \s3_data_reg[5]_i_1_n_5 ;
  wire \s3_data_reg[5]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_4 ;
  wire \s3_data_reg[9]_i_1_n_5 ;
  wire \s3_data_reg[9]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_7 ;
  wire \s4_data1_n[12]_i_2_n_0 ;
  wire \s4_data1_n[12]_i_3_n_0 ;
  wire \s4_data1_n[12]_i_4_n_0 ;
  wire \s4_data1_n[12]_i_5_n_0 ;
  wire \s4_data1_n[16]_i_2_n_0 ;
  wire \s4_data1_n[16]_i_3_n_0 ;
  wire \s4_data1_n[16]_i_4_n_0 ;
  wire \s4_data1_n[16]_i_5_n_0 ;
  wire \s4_data1_n[4]_i_2_n_0 ;
  wire \s4_data1_n[4]_i_3_n_0 ;
  wire \s4_data1_n[4]_i_4_n_0 ;
  wire \s4_data1_n[4]_i_5_n_0 ;
  wire \s4_data1_n[4]_i_6_n_0 ;
  wire \s4_data1_n[8]_i_2_n_0 ;
  wire \s4_data1_n[8]_i_3_n_0 ;
  wire \s4_data1_n[8]_i_4_n_0 ;
  wire \s4_data1_n[8]_i_5_n_0 ;
  wire \s4_data1_n_reg_n_0_[10] ;
  wire \s4_data1_n_reg_n_0_[11] ;
  wire \s4_data1_n_reg_n_0_[12] ;
  wire \s4_data1_n_reg_n_0_[13] ;
  wire \s4_data1_n_reg_n_0_[14] ;
  wire \s4_data1_n_reg_n_0_[15] ;
  wire \s4_data1_n_reg_n_0_[16] ;
  wire \s4_data1_n_reg_n_0_[1] ;
  wire \s4_data1_n_reg_n_0_[2] ;
  wire \s4_data1_n_reg_n_0_[3] ;
  wire \s4_data1_n_reg_n_0_[4] ;
  wire \s4_data1_n_reg_n_0_[5] ;
  wire \s4_data1_n_reg_n_0_[6] ;
  wire \s4_data1_n_reg_n_0_[7] ;
  wire \s4_data1_n_reg_n_0_[8] ;
  wire \s4_data1_n_reg_n_0_[9] ;
  wire \s4_data1_p_reg_n_0_[0] ;
  wire \s4_data1_p_reg_n_0_[16] ;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_4 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_4 ;
  wire \s4_data2_n_reg[19]_i_1_n_5 ;
  wire \s4_data2_n_reg[19]_i_1_n_6 ;
  wire \s4_data2_n_reg[19]_i_1_n_7 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_4 ;
  wire \s4_data2_n_reg[23]_i_1_n_5 ;
  wire \s4_data2_n_reg[23]_i_1_n_6 ;
  wire \s4_data2_n_reg[23]_i_1_n_7 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_4 ;
  wire \s4_data2_n_reg[27]_i_1_n_5 ;
  wire \s4_data2_n_reg[27]_i_1_n_6 ;
  wire \s4_data2_n_reg[27]_i_1_n_7 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_4 ;
  wire \s4_data2_n_reg[31]_i_1_n_5 ;
  wire \s4_data2_n_reg[31]_i_1_n_6 ;
  wire \s4_data2_n_reg[31]_i_1_n_7 ;
  wire \s4_data2_n_reg_n_0_[15] ;
  wire \s4_data2_n_reg_n_0_[16] ;
  wire \s4_data2_n_reg_n_0_[17] ;
  wire \s4_data2_n_reg_n_0_[18] ;
  wire \s4_data2_n_reg_n_0_[19] ;
  wire \s4_data2_n_reg_n_0_[20] ;
  wire \s4_data2_n_reg_n_0_[21] ;
  wire \s4_data2_n_reg_n_0_[22] ;
  wire \s4_data2_n_reg_n_0_[23] ;
  wire \s4_data2_n_reg_n_0_[24] ;
  wire \s4_data2_n_reg_n_0_[25] ;
  wire \s4_data2_n_reg_n_0_[26] ;
  wire \s4_data2_n_reg_n_0_[27] ;
  wire \s4_data2_n_reg_n_0_[28] ;
  wire \s4_data2_n_reg_n_0_[29] ;
  wire \s4_data2_n_reg_n_0_[30] ;
  wire \s4_data2_n_reg_n_0_[31] ;
  wire \s4_data2_p_reg_n_0_[15] ;
  wire \s4_data2_p_reg_n_0_[16] ;
  wire \s4_data2_p_reg_n_0_[17] ;
  wire \s4_data2_p_reg_n_0_[18] ;
  wire \s4_data2_p_reg_n_0_[19] ;
  wire \s4_data2_p_reg_n_0_[20] ;
  wire \s4_data2_p_reg_n_0_[21] ;
  wire \s4_data2_p_reg_n_0_[22] ;
  wire \s4_data2_p_reg_n_0_[23] ;
  wire \s4_data2_p_reg_n_0_[24] ;
  wire \s4_data2_p_reg_n_0_[25] ;
  wire \s4_data2_p_reg_n_0_[26] ;
  wire \s4_data2_p_reg_n_0_[27] ;
  wire \s4_data2_p_reg_n_0_[28] ;
  wire \s4_data2_p_reg_n_0_[29] ;
  wire \s4_data2_p_reg_n_0_[30] ;
  wire \s4_data2_p_reg_n_0_[31] ;
  wire [31:0]s4_data2_s;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire \s5_data1_reg_n_0_[0] ;
  wire \s5_data1_reg_n_0_[16] ;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire \s5_data2_0_reg_n_0_[0] ;
  wire \s5_data2_0_reg_n_0_[10] ;
  wire \s5_data2_0_reg_n_0_[11] ;
  wire \s5_data2_0_reg_n_0_[12] ;
  wire \s5_data2_0_reg_n_0_[13] ;
  wire \s5_data2_0_reg_n_0_[14] ;
  wire \s5_data2_0_reg_n_0_[15] ;
  wire \s5_data2_0_reg_n_0_[16] ;
  wire \s5_data2_0_reg_n_0_[1] ;
  wire \s5_data2_0_reg_n_0_[2] ;
  wire \s5_data2_0_reg_n_0_[3] ;
  wire \s5_data2_0_reg_n_0_[4] ;
  wire \s5_data2_0_reg_n_0_[5] ;
  wire \s5_data2_0_reg_n_0_[6] ;
  wire \s5_data2_0_reg_n_0_[7] ;
  wire \s5_data2_0_reg_n_0_[8] ;
  wire \s5_data2_0_reg_n_0_[9] ;
  wire \s5_data2_1_reg_n_0_[10] ;
  wire \s5_data2_1_reg_n_0_[11] ;
  wire \s5_data2_1_reg_n_0_[12] ;
  wire \s5_data2_1_reg_n_0_[13] ;
  wire \s5_data2_1_reg_n_0_[14] ;
  wire \s5_data2_1_reg_n_0_[15] ;
  wire \s5_data2_1_reg_n_0_[16] ;
  wire \s5_data2_1_reg_n_0_[1] ;
  wire \s5_data2_1_reg_n_0_[2] ;
  wire \s5_data2_1_reg_n_0_[3] ;
  wire \s5_data2_1_reg_n_0_[4] ;
  wire \s5_data2_1_reg_n_0_[5] ;
  wire \s5_data2_1_reg_n_0_[6] ;
  wire \s5_data2_1_reg_n_0_[7] ;
  wire \s5_data2_1_reg_n_0_[8] ;
  wire \s5_data2_1_reg_n_0_[9] ;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[11]_i_1_n_4 ;
  wire \s6_data2_reg[11]_i_1_n_5 ;
  wire \s6_data2_reg[11]_i_1_n_6 ;
  wire \s6_data2_reg[11]_i_1_n_7 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_4 ;
  wire \s6_data2_reg[15]_i_1_n_5 ;
  wire \s6_data2_reg[15]_i_1_n_6 ;
  wire \s6_data2_reg[15]_i_1_n_7 ;
  wire \s6_data2_reg[16]_i_1_n_7 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_4 ;
  wire \s6_data2_reg[3]_i_1_n_5 ;
  wire \s6_data2_reg[3]_i_1_n_6 ;
  wire \s6_data2_reg[3]_i_1_n_7 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_4 ;
  wire \s6_data2_reg[7]_i_1_n_5 ;
  wire \s6_data2_reg[7]_i_1_n_6 ;
  wire \s6_data2_reg[7]_i_1_n_7 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire \s7_data_reg_n_0_[15] ;
  wire \s7_data_reg_n_0_[16] ;
  wire \s7_data_reg_n_0_[17] ;
  wire \s7_data_reg_n_0_[18] ;
  wire \s7_data_reg_n_0_[19] ;
  wire \s7_data_reg_n_0_[20] ;
  wire \s7_data_reg_n_0_[21] ;
  wire \s7_data_reg_n_0_[22] ;
  wire \s7_data_reg_n_0_[23] ;
  wire \s7_data_reg_n_0_[24] ;
  wire \s7_data_reg_n_0_[25] ;
  wire \s7_data_reg_n_0_[26] ;
  wire \s7_data_reg_n_0_[27] ;
  wire \s7_data_reg_n_0_[28] ;
  wire \s7_data_reg_n_0_[29] ;
  wire \s7_data_reg_n_0_[30] ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_127 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .\dac_dds_phase_2_1_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_128 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .S({\s4_data1_n[4]_i_3_n_0 ,\s4_data1_n[4]_i_4_n_0 ,\s4_data1_n[4]_i_5_n_0 ,\s4_data1_n[4]_i_6_n_0 }),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .\s4_data1_n_reg[12] ({\s4_data1_n[12]_i_2_n_0 ,\s4_data1_n[12]_i_3_n_0 ,\s4_data1_n[12]_i_4_n_0 ,\s4_data1_n[12]_i_5_n_0 }),
        .\s4_data1_n_reg[16] ({\s4_data1_n[16]_i_2_n_0 ,\s4_data1_n[16]_i_3_n_0 ,\s4_data1_n[16]_i_4_n_0 ,\s4_data1_n[16]_i_5_n_0 }),
        .\s4_data1_n_reg[4] (\s4_data1_n[4]_i_2_n_0 ),
        .\s4_data1_n_reg[8] ({\s4_data1_n[8]_i_2_n_0 ,\s4_data1_n[8]_i_3_n_0 ,\s4_data1_n[8]_i_4_n_0 ,\s4_data1_n[8]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_129 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_130 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(\s1_angle_reg_n_0_[15] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[15]_i_1_n_4 ,\s1_data_n_reg[15]_i_1_n_5 ,\s1_data_n_reg[15]_i_1_n_6 ,\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[19]_i_1_n_4 ,\s1_data_n_reg[19]_i_1_n_5 ,\s1_data_n_reg[19]_i_1_n_6 ,\s1_data_n_reg[19]_i_1_n_7 }),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[23]_i_1_n_4 ,\s1_data_n_reg[23]_i_1_n_5 ,\s1_data_n_reg[23]_i_1_n_6 ,\s1_data_n_reg[23]_i_1_n_7 }),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[27]_i_1_n_4 ,\s1_data_n_reg[27]_i_1_n_5 ,\s1_data_n_reg[27]_i_1_n_6 ,\s1_data_n_reg[27]_i_1_n_7 }),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],\s1_data_n_reg[29]_i_1_n_6 ,\s1_data_n_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(\s1_data_p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(\s1_data_p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(\s1_data_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(\s1_data_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(\s1_data_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(\s1_data_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(\s1_data_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(\s1_data_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(\s1_data_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(\s1_data_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(\s1_data_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(\s1_data_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(\s1_data_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(\s1_data_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(\s1_data_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(\s1_data_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(\s1_data_p_reg_n_0_[29] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(\s1_data_p_reg_n_0_[13] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[13] ),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(\s1_data_p_reg_n_0_[23] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[23] ),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(\s1_data_p_reg_n_0_[24] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[24] ),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(\s1_data_p_reg_n_0_[25] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[25] ),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(\s1_data_p_reg_n_0_[26] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[26] ),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(\s1_data_p_reg_n_0_[27] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[27] ),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(\s1_data_p_reg_n_0_[28] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[28] ),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(\s1_data_p_reg_n_0_[29] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[29] ),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(\s1_data_p_reg_n_0_[14] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[14] ),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(\s1_data_p_reg_n_0_[15] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[15] ),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(\s1_data_p_reg_n_0_[16] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[16] ),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(\s1_data_p_reg_n_0_[17] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[17] ),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(\s1_data_p_reg_n_0_[18] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[18] ),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(\s1_data_p_reg_n_0_[19] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[19] ),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(\s1_data_p_reg_n_0_[20] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[20] ),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(\s1_data_p_reg_n_0_[21] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[21] ),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(\s1_data_p_reg_n_0_[22] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[22] ),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(\s2_data_0_reg_n_0_[13] ),
        .I1(\s2_data_1_reg_n_0_[13] ),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(\s2_data_0_reg_n_0_[12] ),
        .I1(\s2_data_1_reg_n_0_[12] ),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(\s2_data_0_reg_n_0_[11] ),
        .I1(\s2_data_1_reg_n_0_[11] ),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(\s2_data_0_reg_n_0_[10] ),
        .I1(\s2_data_1_reg_n_0_[10] ),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(\s2_data_0_reg_n_0_[16] ),
        .I1(\s2_data_1_reg_n_0_[16] ),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(\s2_data_0_reg_n_0_[15] ),
        .I1(\s2_data_1_reg_n_0_[15] ),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(\s2_data_0_reg_n_0_[14] ),
        .I1(\s2_data_1_reg_n_0_[14] ),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(\s2_data_0_reg_n_0_[5] ),
        .I1(\s2_data_1_reg_n_0_[5] ),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(\s2_data_0_reg_n_0_[4] ),
        .I1(\s2_data_1_reg_n_0_[4] ),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(\s2_data_0_reg_n_0_[3] ),
        .I1(\s2_data_1_reg_n_0_[3] ),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(\s2_data_0_reg_n_0_[9] ),
        .I1(\s2_data_1_reg_n_0_[9] ),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(\s2_data_0_reg_n_0_[8] ),
        .I1(\s2_data_1_reg_n_0_[8] ),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(\s2_data_0_reg_n_0_[7] ),
        .I1(\s2_data_1_reg_n_0_[7] ),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(\s2_data_0_reg_n_0_[6] ),
        .I1(\s2_data_1_reg_n_0_[6] ),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[0] ),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_7 ),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_6 ),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_5 ),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_4 ),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[13] ,\s2_data_0_reg_n_0_[12] ,\s2_data_0_reg_n_0_[11] ,\s2_data_0_reg_n_0_[10] }),
        .O({\s3_data_reg[13]_i_1_n_4 ,\s3_data_reg[13]_i_1_n_5 ,\s3_data_reg[13]_i_1_n_6 ,\s3_data_reg[13]_i_1_n_7 }),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_7 ),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_6 ),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_5 ),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s2_data_0_reg_n_0_[15] ,\s2_data_0_reg_n_0_[14] }),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],\s3_data_reg[16]_i_1_n_5 ,\s3_data_reg[16]_i_1_n_6 ,\s3_data_reg[16]_i_1_n_7 }),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[1] ),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data[2]_i_1_n_0 ),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_6 ),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_5 ),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_4 ),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[5] ,\s2_data_0_reg_n_0_[4] ,\s2_data_0_reg_n_0_[3] ,\s2_data_0_reg_n_0_[2] }),
        .O({\s3_data_reg[5]_i_1_n_4 ,\s3_data_reg[5]_i_1_n_5 ,\s3_data_reg[5]_i_1_n_6 ,\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_7 ),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_6 ),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_5 ),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_4 ),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[9] ,\s2_data_0_reg_n_0_[8] ,\s2_data_0_reg_n_0_[7] ,\s2_data_0_reg_n_0_[6] }),
        .O({\s3_data_reg[9]_i_1_n_4 ,\s3_data_reg[9]_i_1_n_5 ,\s3_data_reg[9]_i_1_n_6 ,\s3_data_reg[9]_i_1_n_7 }),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2 
       (.I0(i_mul_s2_n_36),
        .O(\s4_data1_n[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3 
       (.I0(i_mul_s2_n_37),
        .O(\s4_data1_n[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4 
       (.I0(i_mul_s2_n_38),
        .O(\s4_data1_n[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5 
       (.I0(i_mul_s2_n_39),
        .O(\s4_data1_n[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2 
       (.I0(i_mul_s2_n_32),
        .O(\s4_data1_n[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3 
       (.I0(i_mul_s2_n_33),
        .O(\s4_data1_n[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4 
       (.I0(i_mul_s2_n_34),
        .O(\s4_data1_n[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5 
       (.I0(i_mul_s2_n_35),
        .O(\s4_data1_n[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2 
       (.I0(i_mul_s2_n_48),
        .O(\s4_data1_n[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3 
       (.I0(i_mul_s2_n_44),
        .O(\s4_data1_n[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4 
       (.I0(i_mul_s2_n_45),
        .O(\s4_data1_n[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5 
       (.I0(i_mul_s2_n_46),
        .O(\s4_data1_n[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6 
       (.I0(i_mul_s2_n_47),
        .O(\s4_data1_n[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2 
       (.I0(i_mul_s2_n_40),
        .O(\s4_data1_n[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3 
       (.I0(i_mul_s2_n_41),
        .O(\s4_data1_n[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4 
       (.I0(i_mul_s2_n_42),
        .O(\s4_data1_n[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5 
       (.I0(i_mul_s2_n_43),
        .O(\s4_data1_n[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(\s4_data1_n_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(\s4_data1_n_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(\s4_data1_n_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(\s4_data1_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(\s4_data1_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(\s4_data1_n_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(\s4_data1_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(\s4_data1_n_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(\s4_data1_n_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(\s4_data1_n_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(\s4_data1_n_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(\s4_data1_n_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(\s4_data1_n_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(\s4_data1_n_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(\s4_data1_n_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(\s4_data1_n_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(\s4_data1_p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(\s4_data1_p_reg_n_0_[16] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[15]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[15]_i_1_n_4 ,\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[19]_i_1_n_4 ,\s4_data2_n_reg[19]_i_1_n_5 ,\s4_data2_n_reg[19]_i_1_n_6 ,\s4_data2_n_reg[19]_i_1_n_7 }),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[23]_i_1_n_4 ,\s4_data2_n_reg[23]_i_1_n_5 ,\s4_data2_n_reg[23]_i_1_n_6 ,\s4_data2_n_reg[23]_i_1_n_7 }),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[27]_i_1_n_4 ,\s4_data2_n_reg[27]_i_1_n_5 ,\s4_data2_n_reg[27]_i_1_n_6 ,\s4_data2_n_reg[27]_i_1_n_7 }),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[31]_i_1_n_4 ,\s4_data2_n_reg[31]_i_1_n_5 ,\s4_data2_n_reg[31]_i_1_n_6 ,\s4_data2_n_reg[31]_i_1_n_7 }),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(\s4_data2_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(\s4_data2_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(\s4_data2_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(\s4_data2_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(\s4_data2_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(\s4_data2_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(\s4_data2_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(\s4_data2_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(\s4_data2_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(\s4_data2_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(\s4_data2_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(\s4_data2_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(\s4_data2_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(\s4_data2_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(\s4_data2_p_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(\s4_data2_p_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(\s4_data2_p_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[0] ),
        .Q(\s5_data1_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[16] ),
        .Q(\s5_data1_reg_n_0_[16] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[15] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[15] ),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[25] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[25] ),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[26] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[26] ),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[27] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[27] ),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[28] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[28] ),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[29] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[29] ),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[30] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[30] ),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[31] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[31] ),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[16] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[16] ),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[17] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[17] ),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[18] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[18] ),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[19] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[19] ),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[20] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[20] ),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[21] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[21] ),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[22] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[22] ),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[23] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[23] ),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[24] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[24] ),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[10] ),
        .Q(\s5_data2_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[11] ),
        .Q(\s5_data2_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[12] ),
        .Q(\s5_data2_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[13] ),
        .Q(\s5_data2_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[14] ),
        .Q(\s5_data2_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[15] ),
        .Q(\s5_data2_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[16] ),
        .Q(\s5_data2_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[1] ),
        .Q(\s5_data2_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[2] ),
        .Q(\s5_data2_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[3] ),
        .Q(\s5_data2_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[4] ),
        .Q(\s5_data2_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[5] ),
        .Q(\s5_data2_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[6] ),
        .Q(\s5_data2_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[7] ),
        .Q(\s5_data2_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[8] ),
        .Q(\s5_data2_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[9] ),
        .Q(\s5_data2_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[0] ),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[16] ),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[11] ),
        .I1(\s5_data2_1_reg_n_0_[11] ),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[10] ),
        .I1(\s5_data2_1_reg_n_0_[10] ),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[9] ),
        .I1(\s5_data2_1_reg_n_0_[9] ),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[8] ),
        .I1(\s5_data2_1_reg_n_0_[8] ),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[15] ),
        .I1(\s5_data2_1_reg_n_0_[15] ),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[14] ),
        .I1(\s5_data2_1_reg_n_0_[14] ),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[13] ),
        .I1(\s5_data2_1_reg_n_0_[13] ),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[12] ),
        .I1(\s5_data2_1_reg_n_0_[12] ),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[16] ),
        .I1(\s5_data2_1_reg_n_0_[16] ),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[3] ),
        .I1(\s5_data2_1_reg_n_0_[3] ),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[2] ),
        .I1(\s5_data2_1_reg_n_0_[2] ),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[1] ),
        .I1(\s5_data2_1_reg_n_0_[1] ),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[0] ),
        .I1(\s5_data1_reg_n_0_[0] ),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[7] ),
        .I1(\s5_data2_1_reg_n_0_[7] ),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[6] ),
        .I1(\s5_data2_1_reg_n_0_[6] ),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[5] ),
        .I1(\s5_data2_1_reg_n_0_[5] ),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[4] ),
        .I1(\s5_data2_1_reg_n_0_[4] ),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_7 ),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_5 ),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_4 ),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[11] ,\s5_data2_0_reg_n_0_[10] ,\s5_data2_0_reg_n_0_[9] ,\s5_data2_0_reg_n_0_[8] }),
        .O({\s6_data2_reg[11]_i_1_n_4 ,\s6_data2_reg[11]_i_1_n_5 ,\s6_data2_reg[11]_i_1_n_6 ,\s6_data2_reg[11]_i_1_n_7 }),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_7 ),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_6 ),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_5 ),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_4 ),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[15] ,\s5_data2_0_reg_n_0_[14] ,\s5_data2_0_reg_n_0_[13] ,\s5_data2_0_reg_n_0_[12] }),
        .O({\s6_data2_reg[15]_i_1_n_4 ,\s6_data2_reg[15]_i_1_n_5 ,\s6_data2_reg[15]_i_1_n_6 ,\s6_data2_reg[15]_i_1_n_7 }),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[16]_i_1_n_7 ),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],\s6_data2_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_6 ),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_5 ),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_4 ),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[3] ,\s5_data2_0_reg_n_0_[2] ,\s5_data2_0_reg_n_0_[1] ,\s5_data2_0_reg_n_0_[0] }),
        .O({\s6_data2_reg[3]_i_1_n_4 ,\s6_data2_reg[3]_i_1_n_5 ,\s6_data2_reg[3]_i_1_n_6 ,\s6_data2_reg[3]_i_1_n_7 }),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_7 ),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_6 ),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_5 ),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_4 ),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[7] ,\s5_data2_0_reg_n_0_[6] ,\s5_data2_0_reg_n_0_[5] ,\s5_data2_0_reg_n_0_[4] }),
        .O({\s6_data2_reg[7]_i_1_n_4 ,\s6_data2_reg[7]_i_1_n_5 ,\s6_data2_reg[7]_i_1_n_6 ,\s6_data2_reg[7]_i_1_n_7 }),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_7 ),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_6 ),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[15] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[25] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[26] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[27] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[28] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[29] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[30] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[16] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[17] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[18] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[19] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[20] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[21] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[22] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[23] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[24] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_13
   (Q,
    A,
    \ddata_out_reg[0] ,
    dac_dds_phase_3_0_reg__0);
  output [15:0]Q;
  input [14:0]A;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_3_0_reg__0;

  wire [14:0]A;
  wire [15:0]Q;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire [15:0]p_0_in;
  wire [15:15]s1_angle;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire [29:13]s1_data_n;
  wire [29:13]s1_data_n0;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire [29:13]s1_data_p;
  wire [29:0]s1_data_s;
  wire [16:0]s2_data_0;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire [16:2]s2_data_1;
  wire [16:0]s3_data;
  wire [16:2]s3_data0;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire [16:1]s4_data1_n;
  wire [16:0]s4_data1_n1;
  wire [16:0]s4_data1_p;
  wire [31:15]s4_data2_n;
  wire [31:15]s4_data2_n0;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire [31:15]s4_data2_p;
  wire [31:0]s4_data2_s;
  wire [16:0]s5_data1;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire [16:0]s5_data2_0;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire [16:1]s5_data2_1;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire [16:0]s6_data20;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_14 i_mul_s1
       (.A(A),
        .P(s1_data_s),
        .\dac_dds_phase_3_0_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_15 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .s4_data1_n1(s4_data1_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_16 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_17 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(s1_angle),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(A[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[13]),
        .Q(s1_data_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[14]),
        .Q(s1_data_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[15]),
        .Q(s1_data_n[15]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s1_data_n0[15:13],\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[16]),
        .Q(s1_data_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[17]),
        .Q(s1_data_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[18]),
        .Q(s1_data_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[19]),
        .Q(s1_data_n[19]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[19:16]),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[20]),
        .Q(s1_data_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[21]),
        .Q(s1_data_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[22]),
        .Q(s1_data_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[23]),
        .Q(s1_data_n[23]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[23:20]),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[24]),
        .Q(s1_data_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[25]),
        .Q(s1_data_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[26]),
        .Q(s1_data_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[27]),
        .Q(s1_data_n[27]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[27:24]),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[28]),
        .Q(s1_data_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[29]),
        .Q(s1_data_n[29]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],s1_data_n0[29:28]}),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(s1_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(s1_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(s1_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(s1_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(s1_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(s1_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(s1_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(s1_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(s1_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(s1_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(s1_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(s1_data_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(s1_data_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(s1_data_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(s1_data_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(s1_data_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(s1_data_p[29]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(s1_data_p[13]),
        .I1(s1_angle),
        .I2(s1_data_n[13]),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(s1_data_p[23]),
        .I1(s1_angle),
        .I2(s1_data_n[23]),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(s1_data_p[24]),
        .I1(s1_angle),
        .I2(s1_data_n[24]),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(s1_data_p[25]),
        .I1(s1_angle),
        .I2(s1_data_n[25]),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(s1_data_p[26]),
        .I1(s1_angle),
        .I2(s1_data_n[26]),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(s1_data_p[27]),
        .I1(s1_angle),
        .I2(s1_data_n[27]),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(s1_data_p[28]),
        .I1(s1_angle),
        .I2(s1_data_n[28]),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(s1_data_p[29]),
        .I1(s1_angle),
        .I2(s1_data_n[29]),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(s1_data_p[14]),
        .I1(s1_angle),
        .I2(s1_data_n[14]),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(s1_data_p[15]),
        .I1(s1_angle),
        .I2(s1_data_n[15]),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(s1_data_p[16]),
        .I1(s1_angle),
        .I2(s1_data_n[16]),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(s1_data_p[17]),
        .I1(s1_angle),
        .I2(s1_data_n[17]),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(s1_data_p[18]),
        .I1(s1_angle),
        .I2(s1_data_n[18]),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(s1_data_p[19]),
        .I1(s1_angle),
        .I2(s1_data_n[19]),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(s1_data_p[20]),
        .I1(s1_angle),
        .I2(s1_data_n[20]),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(s1_data_p[21]),
        .I1(s1_angle),
        .I2(s1_data_n[21]),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(s1_data_p[22]),
        .I1(s1_angle),
        .I2(s1_data_n[22]),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(s2_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(s2_data_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(s2_data_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(s2_data_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(s2_data_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(s2_data_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(s2_data_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(s2_data_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(s2_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(s2_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(s2_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(s2_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(s2_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(s2_data_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(s2_data_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(s2_data_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(s2_data_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(s2_data_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(s2_data_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(s2_data_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(s2_data_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(s2_data_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(s2_data_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(s2_data_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(s2_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(s2_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(s2_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(s2_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(s2_data_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(s2_data_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(s2_data_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(s2_data_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(s2_data_0[13]),
        .I1(s2_data_1[13]),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(s2_data_0[12]),
        .I1(s2_data_1[12]),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(s2_data_0[11]),
        .I1(s2_data_1[11]),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(s2_data_0[10]),
        .I1(s2_data_1[10]),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(s2_data_0[16]),
        .I1(s2_data_1[16]),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(s2_data_0[15]),
        .I1(s2_data_1[15]),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(s2_data_0[14]),
        .I1(s2_data_1[14]),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(s3_data0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(s2_data_0[5]),
        .I1(s2_data_1[5]),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(s2_data_0[4]),
        .I1(s2_data_1[4]),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(s2_data_0[3]),
        .I1(s2_data_1[3]),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(s2_data_0[9]),
        .I1(s2_data_1[9]),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(s2_data_0[8]),
        .I1(s2_data_1[8]),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(s2_data_0[7]),
        .I1(s2_data_1[7]),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(s2_data_0[6]),
        .I1(s2_data_1[6]),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[0]),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[10]),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[11]),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[12]),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[13]),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[13:10]),
        .O(s3_data0[13:10]),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[14]),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[15]),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[16]),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s2_data_0[15:14]}),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],s3_data0[16:14]}),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[1]),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[2]),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[3]),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[4]),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[5]),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[5:2]),
        .O({s3_data0[5:3],\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[6]),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[7]),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[8]),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[9]),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[9:6]),
        .O(s3_data0[9:6]),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2__0 
       (.I0(i_mul_s2_n_36),
        .O(s4_data1_n1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3__0 
       (.I0(i_mul_s2_n_37),
        .O(s4_data1_n1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4__0 
       (.I0(i_mul_s2_n_38),
        .O(s4_data1_n1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5__0 
       (.I0(i_mul_s2_n_39),
        .O(s4_data1_n1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2__0 
       (.I0(i_mul_s2_n_32),
        .O(s4_data1_n1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3__0 
       (.I0(i_mul_s2_n_33),
        .O(s4_data1_n1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4__0 
       (.I0(i_mul_s2_n_34),
        .O(s4_data1_n1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5__0 
       (.I0(i_mul_s2_n_35),
        .O(s4_data1_n1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2__0 
       (.I0(i_mul_s2_n_48),
        .O(s4_data1_n1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3__0 
       (.I0(i_mul_s2_n_44),
        .O(s4_data1_n1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4__0 
       (.I0(i_mul_s2_n_45),
        .O(s4_data1_n1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5__0 
       (.I0(i_mul_s2_n_46),
        .O(s4_data1_n1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6__0 
       (.I0(i_mul_s2_n_47),
        .O(s4_data1_n1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2__0 
       (.I0(i_mul_s2_n_40),
        .O(s4_data1_n1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3__0 
       (.I0(i_mul_s2_n_41),
        .O(s4_data1_n1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4__0 
       (.I0(i_mul_s2_n_42),
        .O(s4_data1_n1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5__0 
       (.I0(i_mul_s2_n_43),
        .O(s4_data1_n1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(s4_data1_n[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(s4_data1_n[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(s4_data1_n[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(s4_data1_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(s4_data1_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(s4_data1_n[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(s4_data1_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(s4_data1_n[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(s4_data1_n[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(s4_data1_n[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(s4_data1_n[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(s4_data1_n[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(s4_data1_n[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(s4_data1_n[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(s4_data1_n[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(s4_data1_n[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(s4_data1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(s4_data1_p[16]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[15]),
        .Q(s4_data2_n[15]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s4_data2_n0[15],\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[16]),
        .Q(s4_data2_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[17]),
        .Q(s4_data2_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[18]),
        .Q(s4_data2_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[19]),
        .Q(s4_data2_n[19]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[19:16]),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[20]),
        .Q(s4_data2_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[21]),
        .Q(s4_data2_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[22]),
        .Q(s4_data2_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[23]),
        .Q(s4_data2_n[23]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[23:20]),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[24]),
        .Q(s4_data2_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[25]),
        .Q(s4_data2_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[26]),
        .Q(s4_data2_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[27]),
        .Q(s4_data2_n[27]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[27:24]),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[28]),
        .Q(s4_data2_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[29]),
        .Q(s4_data2_n[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[30]),
        .Q(s4_data2_n[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[31]),
        .Q(s4_data2_n[31]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[31:28]),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(s4_data2_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(s4_data2_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(s4_data2_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(s4_data2_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(s4_data2_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(s4_data2_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(s4_data2_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(s4_data2_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(s4_data2_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(s4_data2_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(s4_data2_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(s4_data2_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(s4_data2_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(s4_data2_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(s4_data2_p[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(s4_data2_p[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(s4_data2_p[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[0]),
        .Q(s5_data1[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[16]),
        .Q(s5_data1[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(s4_data2_n[15]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[15]),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(s4_data2_n[25]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[25]),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(s4_data2_n[26]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[26]),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(s4_data2_n[27]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[27]),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(s4_data2_n[28]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[28]),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(s4_data2_n[29]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[29]),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(s4_data2_n[30]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[30]),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(s4_data2_n[31]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[31]),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(s4_data2_n[16]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[16]),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(s4_data2_n[17]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[17]),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(s4_data2_n[18]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[18]),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(s4_data2_n[19]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[19]),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(s4_data2_n[20]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[20]),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(s4_data2_n[21]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[21]),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(s4_data2_n[22]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[22]),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(s4_data2_n[23]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[23]),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(s4_data2_n[24]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[24]),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(s5_data2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(s5_data2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(s5_data2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(s5_data2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(s5_data2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(s5_data2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(s5_data2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(s5_data2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(s5_data2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(s5_data2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(s5_data2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(s5_data2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(s5_data2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(s5_data2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(s5_data2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(s5_data2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(s5_data2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[10]),
        .Q(s5_data2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[11]),
        .Q(s5_data2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[12]),
        .Q(s5_data2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[13]),
        .Q(s5_data2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[14]),
        .Q(s5_data2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[15]),
        .Q(s5_data2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[16]),
        .Q(s5_data2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[1]),
        .Q(s5_data2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[2]),
        .Q(s5_data2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[3]),
        .Q(s5_data2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[4]),
        .Q(s5_data2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[5]),
        .Q(s5_data2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[6]),
        .Q(s5_data2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[7]),
        .Q(s5_data2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[8]),
        .Q(s5_data2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[9]),
        .Q(s5_data2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[0]),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[16]),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(s5_data2_0[11]),
        .I1(s5_data2_1[11]),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(s5_data2_0[10]),
        .I1(s5_data2_1[10]),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(s5_data2_0[9]),
        .I1(s5_data2_1[9]),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(s5_data2_0[8]),
        .I1(s5_data2_1[8]),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(s5_data2_0[15]),
        .I1(s5_data2_1[15]),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(s5_data2_0[14]),
        .I1(s5_data2_1[14]),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(s5_data2_0[13]),
        .I1(s5_data2_1[13]),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(s5_data2_0[12]),
        .I1(s5_data2_1[12]),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(s5_data2_0[16]),
        .I1(s5_data2_1[16]),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(s5_data2_0[3]),
        .I1(s5_data2_1[3]),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(s5_data2_0[2]),
        .I1(s5_data2_1[2]),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(s5_data2_0[1]),
        .I1(s5_data2_1[1]),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(s5_data2_0[0]),
        .I1(s5_data1[0]),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(s5_data2_0[7]),
        .I1(s5_data2_1[7]),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(s5_data2_0[6]),
        .I1(s5_data2_1[6]),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(s5_data2_0[5]),
        .I1(s5_data2_1[5]),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(s5_data2_0[4]),
        .I1(s5_data2_1[4]),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[0]),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[10]),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[11]),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[11:8]),
        .O(s6_data20[11:8]),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[12]),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[13]),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[14]),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[15]),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[15:12]),
        .O(s6_data20[15:12]),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[16]),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],s6_data20[16]}),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[1]),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[2]),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[3]),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[3:0]),
        .O(s6_data20[3:0]),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[4]),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[5]),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[6]),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[7]),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[7:4]),
        .O(s6_data20[7:4]),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[8]),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[9]),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_137
   (Q,
    dac_dds_phase_2_0_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_2_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_0_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_2_0_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire [15:0]p_0_in;
  wire [15:15]s1_angle;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire [29:13]s1_data_n;
  wire [29:13]s1_data_n0;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire [29:13]s1_data_p;
  wire [29:0]s1_data_s;
  wire [16:0]s2_data_0;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire [16:2]s2_data_1;
  wire [16:0]s3_data;
  wire [16:2]s3_data0;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire [16:1]s4_data1_n;
  wire [16:0]s4_data1_n1;
  wire [16:0]s4_data1_p;
  wire [31:15]s4_data2_n;
  wire [31:15]s4_data2_n0;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire [31:15]s4_data2_p;
  wire [31:0]s4_data2_s;
  wire [16:0]s5_data1;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire [16:0]s5_data2_0;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire [16:1]s5_data2_1;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire [16:0]s6_data20;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_138 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .\dac_dds_phase_2_0_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_139 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .s4_data1_n1(s4_data1_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_140 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_141 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(s1_angle),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[13]),
        .Q(s1_data_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[14]),
        .Q(s1_data_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[15]),
        .Q(s1_data_n[15]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s1_data_n0[15:13],\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[16]),
        .Q(s1_data_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[17]),
        .Q(s1_data_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[18]),
        .Q(s1_data_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[19]),
        .Q(s1_data_n[19]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[19:16]),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[20]),
        .Q(s1_data_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[21]),
        .Q(s1_data_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[22]),
        .Q(s1_data_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[23]),
        .Q(s1_data_n[23]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[23:20]),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[24]),
        .Q(s1_data_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[25]),
        .Q(s1_data_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[26]),
        .Q(s1_data_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[27]),
        .Q(s1_data_n[27]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[27:24]),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[28]),
        .Q(s1_data_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[29]),
        .Q(s1_data_n[29]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],s1_data_n0[29:28]}),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(s1_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(s1_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(s1_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(s1_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(s1_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(s1_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(s1_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(s1_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(s1_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(s1_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(s1_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(s1_data_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(s1_data_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(s1_data_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(s1_data_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(s1_data_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(s1_data_p[29]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(s1_data_p[13]),
        .I1(s1_angle),
        .I2(s1_data_n[13]),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(s1_data_p[23]),
        .I1(s1_angle),
        .I2(s1_data_n[23]),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(s1_data_p[24]),
        .I1(s1_angle),
        .I2(s1_data_n[24]),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(s1_data_p[25]),
        .I1(s1_angle),
        .I2(s1_data_n[25]),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(s1_data_p[26]),
        .I1(s1_angle),
        .I2(s1_data_n[26]),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(s1_data_p[27]),
        .I1(s1_angle),
        .I2(s1_data_n[27]),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(s1_data_p[28]),
        .I1(s1_angle),
        .I2(s1_data_n[28]),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(s1_data_p[29]),
        .I1(s1_angle),
        .I2(s1_data_n[29]),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(s1_data_p[14]),
        .I1(s1_angle),
        .I2(s1_data_n[14]),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(s1_data_p[15]),
        .I1(s1_angle),
        .I2(s1_data_n[15]),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(s1_data_p[16]),
        .I1(s1_angle),
        .I2(s1_data_n[16]),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(s1_data_p[17]),
        .I1(s1_angle),
        .I2(s1_data_n[17]),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(s1_data_p[18]),
        .I1(s1_angle),
        .I2(s1_data_n[18]),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(s1_data_p[19]),
        .I1(s1_angle),
        .I2(s1_data_n[19]),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(s1_data_p[20]),
        .I1(s1_angle),
        .I2(s1_data_n[20]),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(s1_data_p[21]),
        .I1(s1_angle),
        .I2(s1_data_n[21]),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(s1_data_p[22]),
        .I1(s1_angle),
        .I2(s1_data_n[22]),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(s2_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(s2_data_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(s2_data_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(s2_data_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(s2_data_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(s2_data_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(s2_data_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(s2_data_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(s2_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(s2_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(s2_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(s2_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(s2_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(s2_data_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(s2_data_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(s2_data_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(s2_data_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(s2_data_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(s2_data_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(s2_data_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(s2_data_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(s2_data_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(s2_data_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(s2_data_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(s2_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(s2_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(s2_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(s2_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(s2_data_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(s2_data_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(s2_data_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(s2_data_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(s2_data_0[13]),
        .I1(s2_data_1[13]),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(s2_data_0[12]),
        .I1(s2_data_1[12]),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(s2_data_0[11]),
        .I1(s2_data_1[11]),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(s2_data_0[10]),
        .I1(s2_data_1[10]),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(s2_data_0[16]),
        .I1(s2_data_1[16]),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(s2_data_0[15]),
        .I1(s2_data_1[15]),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(s2_data_0[14]),
        .I1(s2_data_1[14]),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(s3_data0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(s2_data_0[5]),
        .I1(s2_data_1[5]),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(s2_data_0[4]),
        .I1(s2_data_1[4]),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(s2_data_0[3]),
        .I1(s2_data_1[3]),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(s2_data_0[9]),
        .I1(s2_data_1[9]),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(s2_data_0[8]),
        .I1(s2_data_1[8]),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(s2_data_0[7]),
        .I1(s2_data_1[7]),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(s2_data_0[6]),
        .I1(s2_data_1[6]),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[0]),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[10]),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[11]),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[12]),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[13]),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[13:10]),
        .O(s3_data0[13:10]),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[14]),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[15]),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[16]),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s2_data_0[15:14]}),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],s3_data0[16:14]}),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[1]),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[2]),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[3]),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[4]),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[5]),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[5:2]),
        .O({s3_data0[5:3],\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[6]),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[7]),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[8]),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[9]),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[9:6]),
        .O(s3_data0[9:6]),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2 
       (.I0(i_mul_s2_n_36),
        .O(s4_data1_n1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3 
       (.I0(i_mul_s2_n_37),
        .O(s4_data1_n1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4 
       (.I0(i_mul_s2_n_38),
        .O(s4_data1_n1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5 
       (.I0(i_mul_s2_n_39),
        .O(s4_data1_n1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2 
       (.I0(i_mul_s2_n_32),
        .O(s4_data1_n1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3 
       (.I0(i_mul_s2_n_33),
        .O(s4_data1_n1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4 
       (.I0(i_mul_s2_n_34),
        .O(s4_data1_n1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5 
       (.I0(i_mul_s2_n_35),
        .O(s4_data1_n1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2 
       (.I0(i_mul_s2_n_48),
        .O(s4_data1_n1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3 
       (.I0(i_mul_s2_n_44),
        .O(s4_data1_n1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4 
       (.I0(i_mul_s2_n_45),
        .O(s4_data1_n1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5 
       (.I0(i_mul_s2_n_46),
        .O(s4_data1_n1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6 
       (.I0(i_mul_s2_n_47),
        .O(s4_data1_n1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2 
       (.I0(i_mul_s2_n_40),
        .O(s4_data1_n1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3 
       (.I0(i_mul_s2_n_41),
        .O(s4_data1_n1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4 
       (.I0(i_mul_s2_n_42),
        .O(s4_data1_n1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5 
       (.I0(i_mul_s2_n_43),
        .O(s4_data1_n1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(s4_data1_n[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(s4_data1_n[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(s4_data1_n[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(s4_data1_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(s4_data1_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(s4_data1_n[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(s4_data1_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(s4_data1_n[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(s4_data1_n[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(s4_data1_n[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(s4_data1_n[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(s4_data1_n[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(s4_data1_n[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(s4_data1_n[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(s4_data1_n[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(s4_data1_n[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(s4_data1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(s4_data1_p[16]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[15]),
        .Q(s4_data2_n[15]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s4_data2_n0[15],\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[16]),
        .Q(s4_data2_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[17]),
        .Q(s4_data2_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[18]),
        .Q(s4_data2_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[19]),
        .Q(s4_data2_n[19]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[19:16]),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[20]),
        .Q(s4_data2_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[21]),
        .Q(s4_data2_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[22]),
        .Q(s4_data2_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[23]),
        .Q(s4_data2_n[23]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[23:20]),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[24]),
        .Q(s4_data2_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[25]),
        .Q(s4_data2_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[26]),
        .Q(s4_data2_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[27]),
        .Q(s4_data2_n[27]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[27:24]),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[28]),
        .Q(s4_data2_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[29]),
        .Q(s4_data2_n[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[30]),
        .Q(s4_data2_n[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[31]),
        .Q(s4_data2_n[31]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[31:28]),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(s4_data2_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(s4_data2_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(s4_data2_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(s4_data2_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(s4_data2_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(s4_data2_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(s4_data2_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(s4_data2_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(s4_data2_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(s4_data2_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(s4_data2_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(s4_data2_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(s4_data2_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(s4_data2_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(s4_data2_p[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(s4_data2_p[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(s4_data2_p[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[0]),
        .Q(s5_data1[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[16]),
        .Q(s5_data1[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(s4_data2_n[15]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[15]),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(s4_data2_n[25]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[25]),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(s4_data2_n[26]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[26]),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(s4_data2_n[27]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[27]),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(s4_data2_n[28]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[28]),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(s4_data2_n[29]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[29]),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(s4_data2_n[30]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[30]),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(s4_data2_n[31]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[31]),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(s4_data2_n[16]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[16]),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(s4_data2_n[17]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[17]),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(s4_data2_n[18]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[18]),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(s4_data2_n[19]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[19]),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(s4_data2_n[20]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[20]),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(s4_data2_n[21]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[21]),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(s4_data2_n[22]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[22]),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(s4_data2_n[23]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[23]),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(s4_data2_n[24]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[24]),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(s5_data2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(s5_data2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(s5_data2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(s5_data2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(s5_data2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(s5_data2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(s5_data2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(s5_data2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(s5_data2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(s5_data2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(s5_data2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(s5_data2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(s5_data2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(s5_data2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(s5_data2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(s5_data2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(s5_data2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[10]),
        .Q(s5_data2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[11]),
        .Q(s5_data2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[12]),
        .Q(s5_data2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[13]),
        .Q(s5_data2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[14]),
        .Q(s5_data2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[15]),
        .Q(s5_data2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[16]),
        .Q(s5_data2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[1]),
        .Q(s5_data2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[2]),
        .Q(s5_data2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[3]),
        .Q(s5_data2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[4]),
        .Q(s5_data2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[5]),
        .Q(s5_data2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[6]),
        .Q(s5_data2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[7]),
        .Q(s5_data2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[8]),
        .Q(s5_data2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[9]),
        .Q(s5_data2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[0]),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[16]),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(s5_data2_0[11]),
        .I1(s5_data2_1[11]),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(s5_data2_0[10]),
        .I1(s5_data2_1[10]),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(s5_data2_0[9]),
        .I1(s5_data2_1[9]),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(s5_data2_0[8]),
        .I1(s5_data2_1[8]),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(s5_data2_0[15]),
        .I1(s5_data2_1[15]),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(s5_data2_0[14]),
        .I1(s5_data2_1[14]),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(s5_data2_0[13]),
        .I1(s5_data2_1[13]),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(s5_data2_0[12]),
        .I1(s5_data2_1[12]),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(s5_data2_0[16]),
        .I1(s5_data2_1[16]),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(s5_data2_0[3]),
        .I1(s5_data2_1[3]),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(s5_data2_0[2]),
        .I1(s5_data2_1[2]),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(s5_data2_0[1]),
        .I1(s5_data2_1[1]),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(s5_data2_0[0]),
        .I1(s5_data1[0]),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(s5_data2_0[7]),
        .I1(s5_data2_1[7]),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(s5_data2_0[6]),
        .I1(s5_data2_1[6]),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(s5_data2_0[5]),
        .I1(s5_data2_1[5]),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(s5_data2_0[4]),
        .I1(s5_data2_1[4]),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[0]),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[10]),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[11]),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[11:8]),
        .O(s6_data20[11:8]),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[12]),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[13]),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[14]),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[15]),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[15:12]),
        .O(s6_data20[15:12]),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[16]),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],s6_data20[16]}),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[1]),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[2]),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[3]),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[3:0]),
        .O(s6_data20[3:0]),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[4]),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[5]),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[6]),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[7]),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[7:4]),
        .O(s6_data20[7:4]),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[8]),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[9]),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_150
   (Q,
    dac_dds_phase_1_1_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_1_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_1_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_1_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire \s1_angle_reg_n_0_[15] ;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_4 ;
  wire \s1_data_n_reg[15]_i_1_n_5 ;
  wire \s1_data_n_reg[15]_i_1_n_6 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_4 ;
  wire \s1_data_n_reg[19]_i_1_n_5 ;
  wire \s1_data_n_reg[19]_i_1_n_6 ;
  wire \s1_data_n_reg[19]_i_1_n_7 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_4 ;
  wire \s1_data_n_reg[23]_i_1_n_5 ;
  wire \s1_data_n_reg[23]_i_1_n_6 ;
  wire \s1_data_n_reg[23]_i_1_n_7 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_4 ;
  wire \s1_data_n_reg[27]_i_1_n_5 ;
  wire \s1_data_n_reg[27]_i_1_n_6 ;
  wire \s1_data_n_reg[27]_i_1_n_7 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_6 ;
  wire \s1_data_n_reg[29]_i_1_n_7 ;
  wire \s1_data_n_reg_n_0_[13] ;
  wire \s1_data_n_reg_n_0_[14] ;
  wire \s1_data_n_reg_n_0_[15] ;
  wire \s1_data_n_reg_n_0_[16] ;
  wire \s1_data_n_reg_n_0_[17] ;
  wire \s1_data_n_reg_n_0_[18] ;
  wire \s1_data_n_reg_n_0_[19] ;
  wire \s1_data_n_reg_n_0_[20] ;
  wire \s1_data_n_reg_n_0_[21] ;
  wire \s1_data_n_reg_n_0_[22] ;
  wire \s1_data_n_reg_n_0_[23] ;
  wire \s1_data_n_reg_n_0_[24] ;
  wire \s1_data_n_reg_n_0_[25] ;
  wire \s1_data_n_reg_n_0_[26] ;
  wire \s1_data_n_reg_n_0_[27] ;
  wire \s1_data_n_reg_n_0_[28] ;
  wire \s1_data_n_reg_n_0_[29] ;
  wire \s1_data_p_reg_n_0_[13] ;
  wire \s1_data_p_reg_n_0_[14] ;
  wire \s1_data_p_reg_n_0_[15] ;
  wire \s1_data_p_reg_n_0_[16] ;
  wire \s1_data_p_reg_n_0_[17] ;
  wire \s1_data_p_reg_n_0_[18] ;
  wire \s1_data_p_reg_n_0_[19] ;
  wire \s1_data_p_reg_n_0_[20] ;
  wire \s1_data_p_reg_n_0_[21] ;
  wire \s1_data_p_reg_n_0_[22] ;
  wire \s1_data_p_reg_n_0_[23] ;
  wire \s1_data_p_reg_n_0_[24] ;
  wire \s1_data_p_reg_n_0_[25] ;
  wire \s1_data_p_reg_n_0_[26] ;
  wire \s1_data_p_reg_n_0_[27] ;
  wire \s1_data_p_reg_n_0_[28] ;
  wire \s1_data_p_reg_n_0_[29] ;
  wire [29:0]s1_data_s;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire \s2_data_0_reg_n_0_[0] ;
  wire \s2_data_0_reg_n_0_[10] ;
  wire \s2_data_0_reg_n_0_[11] ;
  wire \s2_data_0_reg_n_0_[12] ;
  wire \s2_data_0_reg_n_0_[13] ;
  wire \s2_data_0_reg_n_0_[14] ;
  wire \s2_data_0_reg_n_0_[15] ;
  wire \s2_data_0_reg_n_0_[16] ;
  wire \s2_data_0_reg_n_0_[1] ;
  wire \s2_data_0_reg_n_0_[2] ;
  wire \s2_data_0_reg_n_0_[3] ;
  wire \s2_data_0_reg_n_0_[4] ;
  wire \s2_data_0_reg_n_0_[5] ;
  wire \s2_data_0_reg_n_0_[6] ;
  wire \s2_data_0_reg_n_0_[7] ;
  wire \s2_data_0_reg_n_0_[8] ;
  wire \s2_data_0_reg_n_0_[9] ;
  wire \s2_data_1_reg_n_0_[10] ;
  wire \s2_data_1_reg_n_0_[11] ;
  wire \s2_data_1_reg_n_0_[12] ;
  wire \s2_data_1_reg_n_0_[13] ;
  wire \s2_data_1_reg_n_0_[14] ;
  wire \s2_data_1_reg_n_0_[15] ;
  wire \s2_data_1_reg_n_0_[16] ;
  wire \s2_data_1_reg_n_0_[2] ;
  wire \s2_data_1_reg_n_0_[3] ;
  wire \s2_data_1_reg_n_0_[4] ;
  wire \s2_data_1_reg_n_0_[5] ;
  wire \s2_data_1_reg_n_0_[6] ;
  wire \s2_data_1_reg_n_0_[7] ;
  wire \s2_data_1_reg_n_0_[8] ;
  wire \s2_data_1_reg_n_0_[9] ;
  wire [16:0]s3_data;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[2]_i_1_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[13]_i_1_n_4 ;
  wire \s3_data_reg[13]_i_1_n_5 ;
  wire \s3_data_reg[13]_i_1_n_6 ;
  wire \s3_data_reg[13]_i_1_n_7 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_5 ;
  wire \s3_data_reg[16]_i_1_n_6 ;
  wire \s3_data_reg[16]_i_1_n_7 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_4 ;
  wire \s3_data_reg[5]_i_1_n_5 ;
  wire \s3_data_reg[5]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_4 ;
  wire \s3_data_reg[9]_i_1_n_5 ;
  wire \s3_data_reg[9]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_7 ;
  wire \s4_data1_n[12]_i_2_n_0 ;
  wire \s4_data1_n[12]_i_3_n_0 ;
  wire \s4_data1_n[12]_i_4_n_0 ;
  wire \s4_data1_n[12]_i_5_n_0 ;
  wire \s4_data1_n[16]_i_2_n_0 ;
  wire \s4_data1_n[16]_i_3_n_0 ;
  wire \s4_data1_n[16]_i_4_n_0 ;
  wire \s4_data1_n[16]_i_5_n_0 ;
  wire \s4_data1_n[4]_i_2_n_0 ;
  wire \s4_data1_n[4]_i_3_n_0 ;
  wire \s4_data1_n[4]_i_4_n_0 ;
  wire \s4_data1_n[4]_i_5_n_0 ;
  wire \s4_data1_n[4]_i_6_n_0 ;
  wire \s4_data1_n[8]_i_2_n_0 ;
  wire \s4_data1_n[8]_i_3_n_0 ;
  wire \s4_data1_n[8]_i_4_n_0 ;
  wire \s4_data1_n[8]_i_5_n_0 ;
  wire \s4_data1_n_reg_n_0_[10] ;
  wire \s4_data1_n_reg_n_0_[11] ;
  wire \s4_data1_n_reg_n_0_[12] ;
  wire \s4_data1_n_reg_n_0_[13] ;
  wire \s4_data1_n_reg_n_0_[14] ;
  wire \s4_data1_n_reg_n_0_[15] ;
  wire \s4_data1_n_reg_n_0_[16] ;
  wire \s4_data1_n_reg_n_0_[1] ;
  wire \s4_data1_n_reg_n_0_[2] ;
  wire \s4_data1_n_reg_n_0_[3] ;
  wire \s4_data1_n_reg_n_0_[4] ;
  wire \s4_data1_n_reg_n_0_[5] ;
  wire \s4_data1_n_reg_n_0_[6] ;
  wire \s4_data1_n_reg_n_0_[7] ;
  wire \s4_data1_n_reg_n_0_[8] ;
  wire \s4_data1_n_reg_n_0_[9] ;
  wire \s4_data1_p_reg_n_0_[0] ;
  wire \s4_data1_p_reg_n_0_[16] ;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_4 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_4 ;
  wire \s4_data2_n_reg[19]_i_1_n_5 ;
  wire \s4_data2_n_reg[19]_i_1_n_6 ;
  wire \s4_data2_n_reg[19]_i_1_n_7 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_4 ;
  wire \s4_data2_n_reg[23]_i_1_n_5 ;
  wire \s4_data2_n_reg[23]_i_1_n_6 ;
  wire \s4_data2_n_reg[23]_i_1_n_7 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_4 ;
  wire \s4_data2_n_reg[27]_i_1_n_5 ;
  wire \s4_data2_n_reg[27]_i_1_n_6 ;
  wire \s4_data2_n_reg[27]_i_1_n_7 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_4 ;
  wire \s4_data2_n_reg[31]_i_1_n_5 ;
  wire \s4_data2_n_reg[31]_i_1_n_6 ;
  wire \s4_data2_n_reg[31]_i_1_n_7 ;
  wire \s4_data2_n_reg_n_0_[15] ;
  wire \s4_data2_n_reg_n_0_[16] ;
  wire \s4_data2_n_reg_n_0_[17] ;
  wire \s4_data2_n_reg_n_0_[18] ;
  wire \s4_data2_n_reg_n_0_[19] ;
  wire \s4_data2_n_reg_n_0_[20] ;
  wire \s4_data2_n_reg_n_0_[21] ;
  wire \s4_data2_n_reg_n_0_[22] ;
  wire \s4_data2_n_reg_n_0_[23] ;
  wire \s4_data2_n_reg_n_0_[24] ;
  wire \s4_data2_n_reg_n_0_[25] ;
  wire \s4_data2_n_reg_n_0_[26] ;
  wire \s4_data2_n_reg_n_0_[27] ;
  wire \s4_data2_n_reg_n_0_[28] ;
  wire \s4_data2_n_reg_n_0_[29] ;
  wire \s4_data2_n_reg_n_0_[30] ;
  wire \s4_data2_n_reg_n_0_[31] ;
  wire \s4_data2_p_reg_n_0_[15] ;
  wire \s4_data2_p_reg_n_0_[16] ;
  wire \s4_data2_p_reg_n_0_[17] ;
  wire \s4_data2_p_reg_n_0_[18] ;
  wire \s4_data2_p_reg_n_0_[19] ;
  wire \s4_data2_p_reg_n_0_[20] ;
  wire \s4_data2_p_reg_n_0_[21] ;
  wire \s4_data2_p_reg_n_0_[22] ;
  wire \s4_data2_p_reg_n_0_[23] ;
  wire \s4_data2_p_reg_n_0_[24] ;
  wire \s4_data2_p_reg_n_0_[25] ;
  wire \s4_data2_p_reg_n_0_[26] ;
  wire \s4_data2_p_reg_n_0_[27] ;
  wire \s4_data2_p_reg_n_0_[28] ;
  wire \s4_data2_p_reg_n_0_[29] ;
  wire \s4_data2_p_reg_n_0_[30] ;
  wire \s4_data2_p_reg_n_0_[31] ;
  wire [31:0]s4_data2_s;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire \s5_data1_reg_n_0_[0] ;
  wire \s5_data1_reg_n_0_[16] ;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire \s5_data2_0_reg_n_0_[0] ;
  wire \s5_data2_0_reg_n_0_[10] ;
  wire \s5_data2_0_reg_n_0_[11] ;
  wire \s5_data2_0_reg_n_0_[12] ;
  wire \s5_data2_0_reg_n_0_[13] ;
  wire \s5_data2_0_reg_n_0_[14] ;
  wire \s5_data2_0_reg_n_0_[15] ;
  wire \s5_data2_0_reg_n_0_[16] ;
  wire \s5_data2_0_reg_n_0_[1] ;
  wire \s5_data2_0_reg_n_0_[2] ;
  wire \s5_data2_0_reg_n_0_[3] ;
  wire \s5_data2_0_reg_n_0_[4] ;
  wire \s5_data2_0_reg_n_0_[5] ;
  wire \s5_data2_0_reg_n_0_[6] ;
  wire \s5_data2_0_reg_n_0_[7] ;
  wire \s5_data2_0_reg_n_0_[8] ;
  wire \s5_data2_0_reg_n_0_[9] ;
  wire \s5_data2_1_reg_n_0_[10] ;
  wire \s5_data2_1_reg_n_0_[11] ;
  wire \s5_data2_1_reg_n_0_[12] ;
  wire \s5_data2_1_reg_n_0_[13] ;
  wire \s5_data2_1_reg_n_0_[14] ;
  wire \s5_data2_1_reg_n_0_[15] ;
  wire \s5_data2_1_reg_n_0_[16] ;
  wire \s5_data2_1_reg_n_0_[1] ;
  wire \s5_data2_1_reg_n_0_[2] ;
  wire \s5_data2_1_reg_n_0_[3] ;
  wire \s5_data2_1_reg_n_0_[4] ;
  wire \s5_data2_1_reg_n_0_[5] ;
  wire \s5_data2_1_reg_n_0_[6] ;
  wire \s5_data2_1_reg_n_0_[7] ;
  wire \s5_data2_1_reg_n_0_[8] ;
  wire \s5_data2_1_reg_n_0_[9] ;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[11]_i_1_n_4 ;
  wire \s6_data2_reg[11]_i_1_n_5 ;
  wire \s6_data2_reg[11]_i_1_n_6 ;
  wire \s6_data2_reg[11]_i_1_n_7 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_4 ;
  wire \s6_data2_reg[15]_i_1_n_5 ;
  wire \s6_data2_reg[15]_i_1_n_6 ;
  wire \s6_data2_reg[15]_i_1_n_7 ;
  wire \s6_data2_reg[16]_i_1_n_7 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_4 ;
  wire \s6_data2_reg[3]_i_1_n_5 ;
  wire \s6_data2_reg[3]_i_1_n_6 ;
  wire \s6_data2_reg[3]_i_1_n_7 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_4 ;
  wire \s6_data2_reg[7]_i_1_n_5 ;
  wire \s6_data2_reg[7]_i_1_n_6 ;
  wire \s6_data2_reg[7]_i_1_n_7 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire \s7_data_reg_n_0_[15] ;
  wire \s7_data_reg_n_0_[16] ;
  wire \s7_data_reg_n_0_[17] ;
  wire \s7_data_reg_n_0_[18] ;
  wire \s7_data_reg_n_0_[19] ;
  wire \s7_data_reg_n_0_[20] ;
  wire \s7_data_reg_n_0_[21] ;
  wire \s7_data_reg_n_0_[22] ;
  wire \s7_data_reg_n_0_[23] ;
  wire \s7_data_reg_n_0_[24] ;
  wire \s7_data_reg_n_0_[25] ;
  wire \s7_data_reg_n_0_[26] ;
  wire \s7_data_reg_n_0_[27] ;
  wire \s7_data_reg_n_0_[28] ;
  wire \s7_data_reg_n_0_[29] ;
  wire \s7_data_reg_n_0_[30] ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_151 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .\dac_dds_phase_1_1_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_152 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .S({\s4_data1_n[4]_i_3_n_0 ,\s4_data1_n[4]_i_4_n_0 ,\s4_data1_n[4]_i_5_n_0 ,\s4_data1_n[4]_i_6_n_0 }),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .\s4_data1_n_reg[12] ({\s4_data1_n[12]_i_2_n_0 ,\s4_data1_n[12]_i_3_n_0 ,\s4_data1_n[12]_i_4_n_0 ,\s4_data1_n[12]_i_5_n_0 }),
        .\s4_data1_n_reg[16] ({\s4_data1_n[16]_i_2_n_0 ,\s4_data1_n[16]_i_3_n_0 ,\s4_data1_n[16]_i_4_n_0 ,\s4_data1_n[16]_i_5_n_0 }),
        .\s4_data1_n_reg[4] (\s4_data1_n[4]_i_2_n_0 ),
        .\s4_data1_n_reg[8] ({\s4_data1_n[8]_i_2_n_0 ,\s4_data1_n[8]_i_3_n_0 ,\s4_data1_n[8]_i_4_n_0 ,\s4_data1_n[8]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_153 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_154 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(\s1_angle_reg_n_0_[15] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[15]_i_1_n_4 ,\s1_data_n_reg[15]_i_1_n_5 ,\s1_data_n_reg[15]_i_1_n_6 ,\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[19]_i_1_n_4 ,\s1_data_n_reg[19]_i_1_n_5 ,\s1_data_n_reg[19]_i_1_n_6 ,\s1_data_n_reg[19]_i_1_n_7 }),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[23]_i_1_n_4 ,\s1_data_n_reg[23]_i_1_n_5 ,\s1_data_n_reg[23]_i_1_n_6 ,\s1_data_n_reg[23]_i_1_n_7 }),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[27]_i_1_n_4 ,\s1_data_n_reg[27]_i_1_n_5 ,\s1_data_n_reg[27]_i_1_n_6 ,\s1_data_n_reg[27]_i_1_n_7 }),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],\s1_data_n_reg[29]_i_1_n_6 ,\s1_data_n_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(\s1_data_p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(\s1_data_p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(\s1_data_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(\s1_data_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(\s1_data_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(\s1_data_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(\s1_data_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(\s1_data_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(\s1_data_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(\s1_data_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(\s1_data_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(\s1_data_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(\s1_data_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(\s1_data_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(\s1_data_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(\s1_data_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(\s1_data_p_reg_n_0_[29] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(\s1_data_p_reg_n_0_[13] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[13] ),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(\s1_data_p_reg_n_0_[23] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[23] ),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(\s1_data_p_reg_n_0_[24] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[24] ),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(\s1_data_p_reg_n_0_[25] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[25] ),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(\s1_data_p_reg_n_0_[26] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[26] ),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(\s1_data_p_reg_n_0_[27] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[27] ),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(\s1_data_p_reg_n_0_[28] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[28] ),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(\s1_data_p_reg_n_0_[29] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[29] ),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(\s1_data_p_reg_n_0_[14] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[14] ),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(\s1_data_p_reg_n_0_[15] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[15] ),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(\s1_data_p_reg_n_0_[16] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[16] ),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(\s1_data_p_reg_n_0_[17] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[17] ),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(\s1_data_p_reg_n_0_[18] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[18] ),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(\s1_data_p_reg_n_0_[19] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[19] ),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(\s1_data_p_reg_n_0_[20] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[20] ),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(\s1_data_p_reg_n_0_[21] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[21] ),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(\s1_data_p_reg_n_0_[22] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[22] ),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(\s2_data_0_reg_n_0_[13] ),
        .I1(\s2_data_1_reg_n_0_[13] ),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(\s2_data_0_reg_n_0_[12] ),
        .I1(\s2_data_1_reg_n_0_[12] ),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(\s2_data_0_reg_n_0_[11] ),
        .I1(\s2_data_1_reg_n_0_[11] ),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(\s2_data_0_reg_n_0_[10] ),
        .I1(\s2_data_1_reg_n_0_[10] ),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(\s2_data_0_reg_n_0_[16] ),
        .I1(\s2_data_1_reg_n_0_[16] ),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(\s2_data_0_reg_n_0_[15] ),
        .I1(\s2_data_1_reg_n_0_[15] ),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(\s2_data_0_reg_n_0_[14] ),
        .I1(\s2_data_1_reg_n_0_[14] ),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(\s2_data_0_reg_n_0_[5] ),
        .I1(\s2_data_1_reg_n_0_[5] ),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(\s2_data_0_reg_n_0_[4] ),
        .I1(\s2_data_1_reg_n_0_[4] ),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(\s2_data_0_reg_n_0_[3] ),
        .I1(\s2_data_1_reg_n_0_[3] ),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(\s2_data_0_reg_n_0_[9] ),
        .I1(\s2_data_1_reg_n_0_[9] ),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(\s2_data_0_reg_n_0_[8] ),
        .I1(\s2_data_1_reg_n_0_[8] ),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(\s2_data_0_reg_n_0_[7] ),
        .I1(\s2_data_1_reg_n_0_[7] ),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(\s2_data_0_reg_n_0_[6] ),
        .I1(\s2_data_1_reg_n_0_[6] ),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[0] ),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_7 ),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_6 ),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_5 ),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_4 ),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[13] ,\s2_data_0_reg_n_0_[12] ,\s2_data_0_reg_n_0_[11] ,\s2_data_0_reg_n_0_[10] }),
        .O({\s3_data_reg[13]_i_1_n_4 ,\s3_data_reg[13]_i_1_n_5 ,\s3_data_reg[13]_i_1_n_6 ,\s3_data_reg[13]_i_1_n_7 }),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_7 ),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_6 ),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_5 ),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s2_data_0_reg_n_0_[15] ,\s2_data_0_reg_n_0_[14] }),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],\s3_data_reg[16]_i_1_n_5 ,\s3_data_reg[16]_i_1_n_6 ,\s3_data_reg[16]_i_1_n_7 }),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[1] ),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data[2]_i_1_n_0 ),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_6 ),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_5 ),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_4 ),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[5] ,\s2_data_0_reg_n_0_[4] ,\s2_data_0_reg_n_0_[3] ,\s2_data_0_reg_n_0_[2] }),
        .O({\s3_data_reg[5]_i_1_n_4 ,\s3_data_reg[5]_i_1_n_5 ,\s3_data_reg[5]_i_1_n_6 ,\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_7 ),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_6 ),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_5 ),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_4 ),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[9] ,\s2_data_0_reg_n_0_[8] ,\s2_data_0_reg_n_0_[7] ,\s2_data_0_reg_n_0_[6] }),
        .O({\s3_data_reg[9]_i_1_n_4 ,\s3_data_reg[9]_i_1_n_5 ,\s3_data_reg[9]_i_1_n_6 ,\s3_data_reg[9]_i_1_n_7 }),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2 
       (.I0(i_mul_s2_n_36),
        .O(\s4_data1_n[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3 
       (.I0(i_mul_s2_n_37),
        .O(\s4_data1_n[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4 
       (.I0(i_mul_s2_n_38),
        .O(\s4_data1_n[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5 
       (.I0(i_mul_s2_n_39),
        .O(\s4_data1_n[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2 
       (.I0(i_mul_s2_n_32),
        .O(\s4_data1_n[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3 
       (.I0(i_mul_s2_n_33),
        .O(\s4_data1_n[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4 
       (.I0(i_mul_s2_n_34),
        .O(\s4_data1_n[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5 
       (.I0(i_mul_s2_n_35),
        .O(\s4_data1_n[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2 
       (.I0(i_mul_s2_n_48),
        .O(\s4_data1_n[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3 
       (.I0(i_mul_s2_n_44),
        .O(\s4_data1_n[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4 
       (.I0(i_mul_s2_n_45),
        .O(\s4_data1_n[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5 
       (.I0(i_mul_s2_n_46),
        .O(\s4_data1_n[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6 
       (.I0(i_mul_s2_n_47),
        .O(\s4_data1_n[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2 
       (.I0(i_mul_s2_n_40),
        .O(\s4_data1_n[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3 
       (.I0(i_mul_s2_n_41),
        .O(\s4_data1_n[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4 
       (.I0(i_mul_s2_n_42),
        .O(\s4_data1_n[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5 
       (.I0(i_mul_s2_n_43),
        .O(\s4_data1_n[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(\s4_data1_n_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(\s4_data1_n_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(\s4_data1_n_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(\s4_data1_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(\s4_data1_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(\s4_data1_n_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(\s4_data1_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(\s4_data1_n_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(\s4_data1_n_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(\s4_data1_n_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(\s4_data1_n_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(\s4_data1_n_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(\s4_data1_n_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(\s4_data1_n_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(\s4_data1_n_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(\s4_data1_n_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(\s4_data1_p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(\s4_data1_p_reg_n_0_[16] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[15]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[15]_i_1_n_4 ,\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[19]_i_1_n_4 ,\s4_data2_n_reg[19]_i_1_n_5 ,\s4_data2_n_reg[19]_i_1_n_6 ,\s4_data2_n_reg[19]_i_1_n_7 }),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[23]_i_1_n_4 ,\s4_data2_n_reg[23]_i_1_n_5 ,\s4_data2_n_reg[23]_i_1_n_6 ,\s4_data2_n_reg[23]_i_1_n_7 }),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[27]_i_1_n_4 ,\s4_data2_n_reg[27]_i_1_n_5 ,\s4_data2_n_reg[27]_i_1_n_6 ,\s4_data2_n_reg[27]_i_1_n_7 }),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[31]_i_1_n_4 ,\s4_data2_n_reg[31]_i_1_n_5 ,\s4_data2_n_reg[31]_i_1_n_6 ,\s4_data2_n_reg[31]_i_1_n_7 }),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(\s4_data2_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(\s4_data2_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(\s4_data2_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(\s4_data2_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(\s4_data2_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(\s4_data2_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(\s4_data2_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(\s4_data2_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(\s4_data2_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(\s4_data2_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(\s4_data2_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(\s4_data2_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(\s4_data2_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(\s4_data2_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(\s4_data2_p_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(\s4_data2_p_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(\s4_data2_p_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[0] ),
        .Q(\s5_data1_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[16] ),
        .Q(\s5_data1_reg_n_0_[16] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[15] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[15] ),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[25] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[25] ),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[26] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[26] ),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[27] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[27] ),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[28] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[28] ),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[29] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[29] ),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[30] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[30] ),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[31] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[31] ),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[16] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[16] ),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[17] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[17] ),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[18] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[18] ),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[19] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[19] ),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[20] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[20] ),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[21] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[21] ),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[22] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[22] ),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[23] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[23] ),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[24] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[24] ),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[10] ),
        .Q(\s5_data2_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[11] ),
        .Q(\s5_data2_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[12] ),
        .Q(\s5_data2_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[13] ),
        .Q(\s5_data2_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[14] ),
        .Q(\s5_data2_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[15] ),
        .Q(\s5_data2_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[16] ),
        .Q(\s5_data2_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[1] ),
        .Q(\s5_data2_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[2] ),
        .Q(\s5_data2_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[3] ),
        .Q(\s5_data2_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[4] ),
        .Q(\s5_data2_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[5] ),
        .Q(\s5_data2_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[6] ),
        .Q(\s5_data2_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[7] ),
        .Q(\s5_data2_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[8] ),
        .Q(\s5_data2_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[9] ),
        .Q(\s5_data2_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[0] ),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[16] ),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[11] ),
        .I1(\s5_data2_1_reg_n_0_[11] ),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[10] ),
        .I1(\s5_data2_1_reg_n_0_[10] ),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[9] ),
        .I1(\s5_data2_1_reg_n_0_[9] ),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[8] ),
        .I1(\s5_data2_1_reg_n_0_[8] ),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[15] ),
        .I1(\s5_data2_1_reg_n_0_[15] ),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[14] ),
        .I1(\s5_data2_1_reg_n_0_[14] ),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[13] ),
        .I1(\s5_data2_1_reg_n_0_[13] ),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[12] ),
        .I1(\s5_data2_1_reg_n_0_[12] ),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[16] ),
        .I1(\s5_data2_1_reg_n_0_[16] ),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[3] ),
        .I1(\s5_data2_1_reg_n_0_[3] ),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[2] ),
        .I1(\s5_data2_1_reg_n_0_[2] ),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[1] ),
        .I1(\s5_data2_1_reg_n_0_[1] ),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[0] ),
        .I1(\s5_data1_reg_n_0_[0] ),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[7] ),
        .I1(\s5_data2_1_reg_n_0_[7] ),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[6] ),
        .I1(\s5_data2_1_reg_n_0_[6] ),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[5] ),
        .I1(\s5_data2_1_reg_n_0_[5] ),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[4] ),
        .I1(\s5_data2_1_reg_n_0_[4] ),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_7 ),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_5 ),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_4 ),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[11] ,\s5_data2_0_reg_n_0_[10] ,\s5_data2_0_reg_n_0_[9] ,\s5_data2_0_reg_n_0_[8] }),
        .O({\s6_data2_reg[11]_i_1_n_4 ,\s6_data2_reg[11]_i_1_n_5 ,\s6_data2_reg[11]_i_1_n_6 ,\s6_data2_reg[11]_i_1_n_7 }),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_7 ),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_6 ),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_5 ),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_4 ),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[15] ,\s5_data2_0_reg_n_0_[14] ,\s5_data2_0_reg_n_0_[13] ,\s5_data2_0_reg_n_0_[12] }),
        .O({\s6_data2_reg[15]_i_1_n_4 ,\s6_data2_reg[15]_i_1_n_5 ,\s6_data2_reg[15]_i_1_n_6 ,\s6_data2_reg[15]_i_1_n_7 }),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[16]_i_1_n_7 ),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],\s6_data2_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_6 ),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_5 ),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_4 ),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[3] ,\s5_data2_0_reg_n_0_[2] ,\s5_data2_0_reg_n_0_[1] ,\s5_data2_0_reg_n_0_[0] }),
        .O({\s6_data2_reg[3]_i_1_n_4 ,\s6_data2_reg[3]_i_1_n_5 ,\s6_data2_reg[3]_i_1_n_6 ,\s6_data2_reg[3]_i_1_n_7 }),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_7 ),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_6 ),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_5 ),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_4 ),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[7] ,\s5_data2_0_reg_n_0_[6] ,\s5_data2_0_reg_n_0_[5] ,\s5_data2_0_reg_n_0_[4] }),
        .O({\s6_data2_reg[7]_i_1_n_4 ,\s6_data2_reg[7]_i_1_n_5 ,\s6_data2_reg[7]_i_1_n_6 ,\s6_data2_reg[7]_i_1_n_7 }),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_7 ),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_6 ),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[15] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[25] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[26] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[27] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[28] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[29] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[30] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[16] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[17] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[18] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[19] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[20] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[21] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[22] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[23] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[24] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_161
   (Q,
    dac_dds_phase_1_0_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_1_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_0_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_1_0_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire [15:0]p_0_in;
  wire [15:15]s1_angle;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire [29:13]s1_data_n;
  wire [29:13]s1_data_n0;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire [29:13]s1_data_p;
  wire [29:0]s1_data_s;
  wire [16:0]s2_data_0;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire [16:2]s2_data_1;
  wire [16:0]s3_data;
  wire [16:2]s3_data0;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire [16:1]s4_data1_n;
  wire [16:0]s4_data1_n1;
  wire [16:0]s4_data1_p;
  wire [31:15]s4_data2_n;
  wire [31:15]s4_data2_n0;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire [31:15]s4_data2_p;
  wire [31:0]s4_data2_s;
  wire [16:0]s5_data1;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire [16:0]s5_data2_0;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire [16:1]s5_data2_1;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire [16:0]s6_data20;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_162 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .\dac_dds_phase_1_0_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_163 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .s4_data1_n1(s4_data1_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_164 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_165 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(s1_angle),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[13]),
        .Q(s1_data_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[14]),
        .Q(s1_data_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[15]),
        .Q(s1_data_n[15]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s1_data_n0[15:13],\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[16]),
        .Q(s1_data_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[17]),
        .Q(s1_data_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[18]),
        .Q(s1_data_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[19]),
        .Q(s1_data_n[19]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[19:16]),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[20]),
        .Q(s1_data_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[21]),
        .Q(s1_data_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[22]),
        .Q(s1_data_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[23]),
        .Q(s1_data_n[23]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[23:20]),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[24]),
        .Q(s1_data_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[25]),
        .Q(s1_data_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[26]),
        .Q(s1_data_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[27]),
        .Q(s1_data_n[27]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[27:24]),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[28]),
        .Q(s1_data_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[29]),
        .Q(s1_data_n[29]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],s1_data_n0[29:28]}),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(s1_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(s1_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(s1_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(s1_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(s1_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(s1_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(s1_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(s1_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(s1_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(s1_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(s1_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(s1_data_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(s1_data_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(s1_data_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(s1_data_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(s1_data_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(s1_data_p[29]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(s1_data_p[13]),
        .I1(s1_angle),
        .I2(s1_data_n[13]),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(s1_data_p[23]),
        .I1(s1_angle),
        .I2(s1_data_n[23]),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(s1_data_p[24]),
        .I1(s1_angle),
        .I2(s1_data_n[24]),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(s1_data_p[25]),
        .I1(s1_angle),
        .I2(s1_data_n[25]),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(s1_data_p[26]),
        .I1(s1_angle),
        .I2(s1_data_n[26]),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(s1_data_p[27]),
        .I1(s1_angle),
        .I2(s1_data_n[27]),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(s1_data_p[28]),
        .I1(s1_angle),
        .I2(s1_data_n[28]),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(s1_data_p[29]),
        .I1(s1_angle),
        .I2(s1_data_n[29]),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(s1_data_p[14]),
        .I1(s1_angle),
        .I2(s1_data_n[14]),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(s1_data_p[15]),
        .I1(s1_angle),
        .I2(s1_data_n[15]),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(s1_data_p[16]),
        .I1(s1_angle),
        .I2(s1_data_n[16]),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(s1_data_p[17]),
        .I1(s1_angle),
        .I2(s1_data_n[17]),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(s1_data_p[18]),
        .I1(s1_angle),
        .I2(s1_data_n[18]),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(s1_data_p[19]),
        .I1(s1_angle),
        .I2(s1_data_n[19]),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(s1_data_p[20]),
        .I1(s1_angle),
        .I2(s1_data_n[20]),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(s1_data_p[21]),
        .I1(s1_angle),
        .I2(s1_data_n[21]),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(s1_data_p[22]),
        .I1(s1_angle),
        .I2(s1_data_n[22]),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(s2_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(s2_data_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(s2_data_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(s2_data_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(s2_data_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(s2_data_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(s2_data_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(s2_data_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(s2_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(s2_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(s2_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(s2_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(s2_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(s2_data_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(s2_data_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(s2_data_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(s2_data_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(s2_data_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(s2_data_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(s2_data_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(s2_data_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(s2_data_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(s2_data_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(s2_data_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(s2_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(s2_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(s2_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(s2_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(s2_data_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(s2_data_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(s2_data_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(s2_data_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(s2_data_0[13]),
        .I1(s2_data_1[13]),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(s2_data_0[12]),
        .I1(s2_data_1[12]),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(s2_data_0[11]),
        .I1(s2_data_1[11]),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(s2_data_0[10]),
        .I1(s2_data_1[10]),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(s2_data_0[16]),
        .I1(s2_data_1[16]),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(s2_data_0[15]),
        .I1(s2_data_1[15]),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(s2_data_0[14]),
        .I1(s2_data_1[14]),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(s3_data0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(s2_data_0[5]),
        .I1(s2_data_1[5]),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(s2_data_0[4]),
        .I1(s2_data_1[4]),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(s2_data_0[3]),
        .I1(s2_data_1[3]),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(s2_data_0[9]),
        .I1(s2_data_1[9]),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(s2_data_0[8]),
        .I1(s2_data_1[8]),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(s2_data_0[7]),
        .I1(s2_data_1[7]),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(s2_data_0[6]),
        .I1(s2_data_1[6]),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[0]),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[10]),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[11]),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[12]),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[13]),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[13:10]),
        .O(s3_data0[13:10]),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[14]),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[15]),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[16]),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s2_data_0[15:14]}),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],s3_data0[16:14]}),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[1]),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[2]),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[3]),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[4]),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[5]),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[5:2]),
        .O({s3_data0[5:3],\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[6]),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[7]),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[8]),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[9]),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[9:6]),
        .O(s3_data0[9:6]),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2 
       (.I0(i_mul_s2_n_36),
        .O(s4_data1_n1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3 
       (.I0(i_mul_s2_n_37),
        .O(s4_data1_n1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4 
       (.I0(i_mul_s2_n_38),
        .O(s4_data1_n1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5 
       (.I0(i_mul_s2_n_39),
        .O(s4_data1_n1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2 
       (.I0(i_mul_s2_n_32),
        .O(s4_data1_n1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3 
       (.I0(i_mul_s2_n_33),
        .O(s4_data1_n1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4 
       (.I0(i_mul_s2_n_34),
        .O(s4_data1_n1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5 
       (.I0(i_mul_s2_n_35),
        .O(s4_data1_n1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2 
       (.I0(i_mul_s2_n_48),
        .O(s4_data1_n1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3 
       (.I0(i_mul_s2_n_44),
        .O(s4_data1_n1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4 
       (.I0(i_mul_s2_n_45),
        .O(s4_data1_n1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5 
       (.I0(i_mul_s2_n_46),
        .O(s4_data1_n1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6 
       (.I0(i_mul_s2_n_47),
        .O(s4_data1_n1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2 
       (.I0(i_mul_s2_n_40),
        .O(s4_data1_n1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3 
       (.I0(i_mul_s2_n_41),
        .O(s4_data1_n1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4 
       (.I0(i_mul_s2_n_42),
        .O(s4_data1_n1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5 
       (.I0(i_mul_s2_n_43),
        .O(s4_data1_n1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(s4_data1_n[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(s4_data1_n[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(s4_data1_n[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(s4_data1_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(s4_data1_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(s4_data1_n[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(s4_data1_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(s4_data1_n[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(s4_data1_n[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(s4_data1_n[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(s4_data1_n[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(s4_data1_n[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(s4_data1_n[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(s4_data1_n[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(s4_data1_n[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(s4_data1_n[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(s4_data1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(s4_data1_p[16]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[15]),
        .Q(s4_data2_n[15]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s4_data2_n0[15],\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[16]),
        .Q(s4_data2_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[17]),
        .Q(s4_data2_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[18]),
        .Q(s4_data2_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[19]),
        .Q(s4_data2_n[19]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[19:16]),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[20]),
        .Q(s4_data2_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[21]),
        .Q(s4_data2_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[22]),
        .Q(s4_data2_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[23]),
        .Q(s4_data2_n[23]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[23:20]),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[24]),
        .Q(s4_data2_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[25]),
        .Q(s4_data2_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[26]),
        .Q(s4_data2_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[27]),
        .Q(s4_data2_n[27]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[27:24]),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[28]),
        .Q(s4_data2_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[29]),
        .Q(s4_data2_n[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[30]),
        .Q(s4_data2_n[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[31]),
        .Q(s4_data2_n[31]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[31:28]),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(s4_data2_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(s4_data2_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(s4_data2_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(s4_data2_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(s4_data2_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(s4_data2_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(s4_data2_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(s4_data2_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(s4_data2_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(s4_data2_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(s4_data2_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(s4_data2_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(s4_data2_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(s4_data2_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(s4_data2_p[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(s4_data2_p[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(s4_data2_p[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[0]),
        .Q(s5_data1[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[16]),
        .Q(s5_data1[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(s4_data2_n[15]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[15]),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(s4_data2_n[25]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[25]),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(s4_data2_n[26]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[26]),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(s4_data2_n[27]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[27]),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(s4_data2_n[28]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[28]),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(s4_data2_n[29]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[29]),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(s4_data2_n[30]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[30]),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(s4_data2_n[31]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[31]),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(s4_data2_n[16]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[16]),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(s4_data2_n[17]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[17]),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(s4_data2_n[18]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[18]),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(s4_data2_n[19]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[19]),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(s4_data2_n[20]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[20]),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(s4_data2_n[21]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[21]),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(s4_data2_n[22]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[22]),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(s4_data2_n[23]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[23]),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(s4_data2_n[24]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[24]),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(s5_data2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(s5_data2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(s5_data2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(s5_data2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(s5_data2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(s5_data2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(s5_data2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(s5_data2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(s5_data2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(s5_data2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(s5_data2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(s5_data2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(s5_data2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(s5_data2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(s5_data2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(s5_data2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(s5_data2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[10]),
        .Q(s5_data2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[11]),
        .Q(s5_data2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[12]),
        .Q(s5_data2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[13]),
        .Q(s5_data2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[14]),
        .Q(s5_data2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[15]),
        .Q(s5_data2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[16]),
        .Q(s5_data2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[1]),
        .Q(s5_data2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[2]),
        .Q(s5_data2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[3]),
        .Q(s5_data2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[4]),
        .Q(s5_data2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[5]),
        .Q(s5_data2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[6]),
        .Q(s5_data2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[7]),
        .Q(s5_data2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[8]),
        .Q(s5_data2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[9]),
        .Q(s5_data2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[0]),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[16]),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(s5_data2_0[11]),
        .I1(s5_data2_1[11]),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(s5_data2_0[10]),
        .I1(s5_data2_1[10]),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(s5_data2_0[9]),
        .I1(s5_data2_1[9]),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(s5_data2_0[8]),
        .I1(s5_data2_1[8]),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(s5_data2_0[15]),
        .I1(s5_data2_1[15]),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(s5_data2_0[14]),
        .I1(s5_data2_1[14]),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(s5_data2_0[13]),
        .I1(s5_data2_1[13]),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(s5_data2_0[12]),
        .I1(s5_data2_1[12]),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(s5_data2_0[16]),
        .I1(s5_data2_1[16]),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(s5_data2_0[3]),
        .I1(s5_data2_1[3]),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(s5_data2_0[2]),
        .I1(s5_data2_1[2]),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(s5_data2_0[1]),
        .I1(s5_data2_1[1]),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(s5_data2_0[0]),
        .I1(s5_data1[0]),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(s5_data2_0[7]),
        .I1(s5_data2_1[7]),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(s5_data2_0[6]),
        .I1(s5_data2_1[6]),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(s5_data2_0[5]),
        .I1(s5_data2_1[5]),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(s5_data2_0[4]),
        .I1(s5_data2_1[4]),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[0]),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[10]),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[11]),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[11:8]),
        .O(s6_data20[11:8]),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[12]),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[13]),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[14]),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[15]),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[15:12]),
        .O(s6_data20[15:12]),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[16]),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],s6_data20[16]}),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[1]),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[2]),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[3]),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[3:0]),
        .O(s6_data20[3:0]),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[4]),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[5]),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[6]),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[7]),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[7:4]),
        .O(s6_data20[7:4]),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[8]),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[9]),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_174
   (Q,
    dac_dds_phase_0_1_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_0_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_0_1_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_0_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire \s1_angle_reg_n_0_[15] ;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_4 ;
  wire \s1_data_n_reg[15]_i_1_n_5 ;
  wire \s1_data_n_reg[15]_i_1_n_6 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_4 ;
  wire \s1_data_n_reg[19]_i_1_n_5 ;
  wire \s1_data_n_reg[19]_i_1_n_6 ;
  wire \s1_data_n_reg[19]_i_1_n_7 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_4 ;
  wire \s1_data_n_reg[23]_i_1_n_5 ;
  wire \s1_data_n_reg[23]_i_1_n_6 ;
  wire \s1_data_n_reg[23]_i_1_n_7 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_4 ;
  wire \s1_data_n_reg[27]_i_1_n_5 ;
  wire \s1_data_n_reg[27]_i_1_n_6 ;
  wire \s1_data_n_reg[27]_i_1_n_7 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_6 ;
  wire \s1_data_n_reg[29]_i_1_n_7 ;
  wire \s1_data_n_reg_n_0_[13] ;
  wire \s1_data_n_reg_n_0_[14] ;
  wire \s1_data_n_reg_n_0_[15] ;
  wire \s1_data_n_reg_n_0_[16] ;
  wire \s1_data_n_reg_n_0_[17] ;
  wire \s1_data_n_reg_n_0_[18] ;
  wire \s1_data_n_reg_n_0_[19] ;
  wire \s1_data_n_reg_n_0_[20] ;
  wire \s1_data_n_reg_n_0_[21] ;
  wire \s1_data_n_reg_n_0_[22] ;
  wire \s1_data_n_reg_n_0_[23] ;
  wire \s1_data_n_reg_n_0_[24] ;
  wire \s1_data_n_reg_n_0_[25] ;
  wire \s1_data_n_reg_n_0_[26] ;
  wire \s1_data_n_reg_n_0_[27] ;
  wire \s1_data_n_reg_n_0_[28] ;
  wire \s1_data_n_reg_n_0_[29] ;
  wire \s1_data_p_reg_n_0_[13] ;
  wire \s1_data_p_reg_n_0_[14] ;
  wire \s1_data_p_reg_n_0_[15] ;
  wire \s1_data_p_reg_n_0_[16] ;
  wire \s1_data_p_reg_n_0_[17] ;
  wire \s1_data_p_reg_n_0_[18] ;
  wire \s1_data_p_reg_n_0_[19] ;
  wire \s1_data_p_reg_n_0_[20] ;
  wire \s1_data_p_reg_n_0_[21] ;
  wire \s1_data_p_reg_n_0_[22] ;
  wire \s1_data_p_reg_n_0_[23] ;
  wire \s1_data_p_reg_n_0_[24] ;
  wire \s1_data_p_reg_n_0_[25] ;
  wire \s1_data_p_reg_n_0_[26] ;
  wire \s1_data_p_reg_n_0_[27] ;
  wire \s1_data_p_reg_n_0_[28] ;
  wire \s1_data_p_reg_n_0_[29] ;
  wire [29:0]s1_data_s;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire \s2_data_0_reg_n_0_[0] ;
  wire \s2_data_0_reg_n_0_[10] ;
  wire \s2_data_0_reg_n_0_[11] ;
  wire \s2_data_0_reg_n_0_[12] ;
  wire \s2_data_0_reg_n_0_[13] ;
  wire \s2_data_0_reg_n_0_[14] ;
  wire \s2_data_0_reg_n_0_[15] ;
  wire \s2_data_0_reg_n_0_[16] ;
  wire \s2_data_0_reg_n_0_[1] ;
  wire \s2_data_0_reg_n_0_[2] ;
  wire \s2_data_0_reg_n_0_[3] ;
  wire \s2_data_0_reg_n_0_[4] ;
  wire \s2_data_0_reg_n_0_[5] ;
  wire \s2_data_0_reg_n_0_[6] ;
  wire \s2_data_0_reg_n_0_[7] ;
  wire \s2_data_0_reg_n_0_[8] ;
  wire \s2_data_0_reg_n_0_[9] ;
  wire \s2_data_1_reg_n_0_[10] ;
  wire \s2_data_1_reg_n_0_[11] ;
  wire \s2_data_1_reg_n_0_[12] ;
  wire \s2_data_1_reg_n_0_[13] ;
  wire \s2_data_1_reg_n_0_[14] ;
  wire \s2_data_1_reg_n_0_[15] ;
  wire \s2_data_1_reg_n_0_[16] ;
  wire \s2_data_1_reg_n_0_[2] ;
  wire \s2_data_1_reg_n_0_[3] ;
  wire \s2_data_1_reg_n_0_[4] ;
  wire \s2_data_1_reg_n_0_[5] ;
  wire \s2_data_1_reg_n_0_[6] ;
  wire \s2_data_1_reg_n_0_[7] ;
  wire \s2_data_1_reg_n_0_[8] ;
  wire \s2_data_1_reg_n_0_[9] ;
  wire [16:0]s3_data;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[2]_i_1_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[13]_i_1_n_4 ;
  wire \s3_data_reg[13]_i_1_n_5 ;
  wire \s3_data_reg[13]_i_1_n_6 ;
  wire \s3_data_reg[13]_i_1_n_7 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_5 ;
  wire \s3_data_reg[16]_i_1_n_6 ;
  wire \s3_data_reg[16]_i_1_n_7 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_4 ;
  wire \s3_data_reg[5]_i_1_n_5 ;
  wire \s3_data_reg[5]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_4 ;
  wire \s3_data_reg[9]_i_1_n_5 ;
  wire \s3_data_reg[9]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_7 ;
  wire \s4_data1_n[12]_i_2_n_0 ;
  wire \s4_data1_n[12]_i_3_n_0 ;
  wire \s4_data1_n[12]_i_4_n_0 ;
  wire \s4_data1_n[12]_i_5_n_0 ;
  wire \s4_data1_n[16]_i_2_n_0 ;
  wire \s4_data1_n[16]_i_3_n_0 ;
  wire \s4_data1_n[16]_i_4_n_0 ;
  wire \s4_data1_n[16]_i_5_n_0 ;
  wire \s4_data1_n[4]_i_2_n_0 ;
  wire \s4_data1_n[4]_i_3_n_0 ;
  wire \s4_data1_n[4]_i_4_n_0 ;
  wire \s4_data1_n[4]_i_5_n_0 ;
  wire \s4_data1_n[4]_i_6_n_0 ;
  wire \s4_data1_n[8]_i_2_n_0 ;
  wire \s4_data1_n[8]_i_3_n_0 ;
  wire \s4_data1_n[8]_i_4_n_0 ;
  wire \s4_data1_n[8]_i_5_n_0 ;
  wire \s4_data1_n_reg_n_0_[10] ;
  wire \s4_data1_n_reg_n_0_[11] ;
  wire \s4_data1_n_reg_n_0_[12] ;
  wire \s4_data1_n_reg_n_0_[13] ;
  wire \s4_data1_n_reg_n_0_[14] ;
  wire \s4_data1_n_reg_n_0_[15] ;
  wire \s4_data1_n_reg_n_0_[16] ;
  wire \s4_data1_n_reg_n_0_[1] ;
  wire \s4_data1_n_reg_n_0_[2] ;
  wire \s4_data1_n_reg_n_0_[3] ;
  wire \s4_data1_n_reg_n_0_[4] ;
  wire \s4_data1_n_reg_n_0_[5] ;
  wire \s4_data1_n_reg_n_0_[6] ;
  wire \s4_data1_n_reg_n_0_[7] ;
  wire \s4_data1_n_reg_n_0_[8] ;
  wire \s4_data1_n_reg_n_0_[9] ;
  wire \s4_data1_p_reg_n_0_[0] ;
  wire \s4_data1_p_reg_n_0_[16] ;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_4 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_4 ;
  wire \s4_data2_n_reg[19]_i_1_n_5 ;
  wire \s4_data2_n_reg[19]_i_1_n_6 ;
  wire \s4_data2_n_reg[19]_i_1_n_7 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_4 ;
  wire \s4_data2_n_reg[23]_i_1_n_5 ;
  wire \s4_data2_n_reg[23]_i_1_n_6 ;
  wire \s4_data2_n_reg[23]_i_1_n_7 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_4 ;
  wire \s4_data2_n_reg[27]_i_1_n_5 ;
  wire \s4_data2_n_reg[27]_i_1_n_6 ;
  wire \s4_data2_n_reg[27]_i_1_n_7 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_4 ;
  wire \s4_data2_n_reg[31]_i_1_n_5 ;
  wire \s4_data2_n_reg[31]_i_1_n_6 ;
  wire \s4_data2_n_reg[31]_i_1_n_7 ;
  wire \s4_data2_n_reg_n_0_[15] ;
  wire \s4_data2_n_reg_n_0_[16] ;
  wire \s4_data2_n_reg_n_0_[17] ;
  wire \s4_data2_n_reg_n_0_[18] ;
  wire \s4_data2_n_reg_n_0_[19] ;
  wire \s4_data2_n_reg_n_0_[20] ;
  wire \s4_data2_n_reg_n_0_[21] ;
  wire \s4_data2_n_reg_n_0_[22] ;
  wire \s4_data2_n_reg_n_0_[23] ;
  wire \s4_data2_n_reg_n_0_[24] ;
  wire \s4_data2_n_reg_n_0_[25] ;
  wire \s4_data2_n_reg_n_0_[26] ;
  wire \s4_data2_n_reg_n_0_[27] ;
  wire \s4_data2_n_reg_n_0_[28] ;
  wire \s4_data2_n_reg_n_0_[29] ;
  wire \s4_data2_n_reg_n_0_[30] ;
  wire \s4_data2_n_reg_n_0_[31] ;
  wire \s4_data2_p_reg_n_0_[15] ;
  wire \s4_data2_p_reg_n_0_[16] ;
  wire \s4_data2_p_reg_n_0_[17] ;
  wire \s4_data2_p_reg_n_0_[18] ;
  wire \s4_data2_p_reg_n_0_[19] ;
  wire \s4_data2_p_reg_n_0_[20] ;
  wire \s4_data2_p_reg_n_0_[21] ;
  wire \s4_data2_p_reg_n_0_[22] ;
  wire \s4_data2_p_reg_n_0_[23] ;
  wire \s4_data2_p_reg_n_0_[24] ;
  wire \s4_data2_p_reg_n_0_[25] ;
  wire \s4_data2_p_reg_n_0_[26] ;
  wire \s4_data2_p_reg_n_0_[27] ;
  wire \s4_data2_p_reg_n_0_[28] ;
  wire \s4_data2_p_reg_n_0_[29] ;
  wire \s4_data2_p_reg_n_0_[30] ;
  wire \s4_data2_p_reg_n_0_[31] ;
  wire [31:0]s4_data2_s;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire \s5_data1_reg_n_0_[0] ;
  wire \s5_data1_reg_n_0_[16] ;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire \s5_data2_0_reg_n_0_[0] ;
  wire \s5_data2_0_reg_n_0_[10] ;
  wire \s5_data2_0_reg_n_0_[11] ;
  wire \s5_data2_0_reg_n_0_[12] ;
  wire \s5_data2_0_reg_n_0_[13] ;
  wire \s5_data2_0_reg_n_0_[14] ;
  wire \s5_data2_0_reg_n_0_[15] ;
  wire \s5_data2_0_reg_n_0_[16] ;
  wire \s5_data2_0_reg_n_0_[1] ;
  wire \s5_data2_0_reg_n_0_[2] ;
  wire \s5_data2_0_reg_n_0_[3] ;
  wire \s5_data2_0_reg_n_0_[4] ;
  wire \s5_data2_0_reg_n_0_[5] ;
  wire \s5_data2_0_reg_n_0_[6] ;
  wire \s5_data2_0_reg_n_0_[7] ;
  wire \s5_data2_0_reg_n_0_[8] ;
  wire \s5_data2_0_reg_n_0_[9] ;
  wire \s5_data2_1_reg_n_0_[10] ;
  wire \s5_data2_1_reg_n_0_[11] ;
  wire \s5_data2_1_reg_n_0_[12] ;
  wire \s5_data2_1_reg_n_0_[13] ;
  wire \s5_data2_1_reg_n_0_[14] ;
  wire \s5_data2_1_reg_n_0_[15] ;
  wire \s5_data2_1_reg_n_0_[16] ;
  wire \s5_data2_1_reg_n_0_[1] ;
  wire \s5_data2_1_reg_n_0_[2] ;
  wire \s5_data2_1_reg_n_0_[3] ;
  wire \s5_data2_1_reg_n_0_[4] ;
  wire \s5_data2_1_reg_n_0_[5] ;
  wire \s5_data2_1_reg_n_0_[6] ;
  wire \s5_data2_1_reg_n_0_[7] ;
  wire \s5_data2_1_reg_n_0_[8] ;
  wire \s5_data2_1_reg_n_0_[9] ;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[11]_i_1_n_4 ;
  wire \s6_data2_reg[11]_i_1_n_5 ;
  wire \s6_data2_reg[11]_i_1_n_6 ;
  wire \s6_data2_reg[11]_i_1_n_7 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_4 ;
  wire \s6_data2_reg[15]_i_1_n_5 ;
  wire \s6_data2_reg[15]_i_1_n_6 ;
  wire \s6_data2_reg[15]_i_1_n_7 ;
  wire \s6_data2_reg[16]_i_1_n_7 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_4 ;
  wire \s6_data2_reg[3]_i_1_n_5 ;
  wire \s6_data2_reg[3]_i_1_n_6 ;
  wire \s6_data2_reg[3]_i_1_n_7 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_4 ;
  wire \s6_data2_reg[7]_i_1_n_5 ;
  wire \s6_data2_reg[7]_i_1_n_6 ;
  wire \s6_data2_reg[7]_i_1_n_7 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire \s7_data_reg_n_0_[15] ;
  wire \s7_data_reg_n_0_[16] ;
  wire \s7_data_reg_n_0_[17] ;
  wire \s7_data_reg_n_0_[18] ;
  wire \s7_data_reg_n_0_[19] ;
  wire \s7_data_reg_n_0_[20] ;
  wire \s7_data_reg_n_0_[21] ;
  wire \s7_data_reg_n_0_[22] ;
  wire \s7_data_reg_n_0_[23] ;
  wire \s7_data_reg_n_0_[24] ;
  wire \s7_data_reg_n_0_[25] ;
  wire \s7_data_reg_n_0_[26] ;
  wire \s7_data_reg_n_0_[27] ;
  wire \s7_data_reg_n_0_[28] ;
  wire \s7_data_reg_n_0_[29] ;
  wire \s7_data_reg_n_0_[30] ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_175 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .\dac_dds_phase_0_1_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_176 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .S({\s4_data1_n[4]_i_3_n_0 ,\s4_data1_n[4]_i_4_n_0 ,\s4_data1_n[4]_i_5_n_0 ,\s4_data1_n[4]_i_6_n_0 }),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .\s4_data1_n_reg[12] ({\s4_data1_n[12]_i_2_n_0 ,\s4_data1_n[12]_i_3_n_0 ,\s4_data1_n[12]_i_4_n_0 ,\s4_data1_n[12]_i_5_n_0 }),
        .\s4_data1_n_reg[16] ({\s4_data1_n[16]_i_2_n_0 ,\s4_data1_n[16]_i_3_n_0 ,\s4_data1_n[16]_i_4_n_0 ,\s4_data1_n[16]_i_5_n_0 }),
        .\s4_data1_n_reg[4] (\s4_data1_n[4]_i_2_n_0 ),
        .\s4_data1_n_reg[8] ({\s4_data1_n[8]_i_2_n_0 ,\s4_data1_n[8]_i_3_n_0 ,\s4_data1_n[8]_i_4_n_0 ,\s4_data1_n[8]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_177 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_178 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(\s1_angle_reg_n_0_[15] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[15]_i_1_n_4 ,\s1_data_n_reg[15]_i_1_n_5 ,\s1_data_n_reg[15]_i_1_n_6 ,\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[19]_i_1_n_4 ,\s1_data_n_reg[19]_i_1_n_5 ,\s1_data_n_reg[19]_i_1_n_6 ,\s1_data_n_reg[19]_i_1_n_7 }),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[23]_i_1_n_4 ,\s1_data_n_reg[23]_i_1_n_5 ,\s1_data_n_reg[23]_i_1_n_6 ,\s1_data_n_reg[23]_i_1_n_7 }),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[27]_i_1_n_4 ,\s1_data_n_reg[27]_i_1_n_5 ,\s1_data_n_reg[27]_i_1_n_6 ,\s1_data_n_reg[27]_i_1_n_7 }),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],\s1_data_n_reg[29]_i_1_n_6 ,\s1_data_n_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(\s1_data_p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(\s1_data_p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(\s1_data_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(\s1_data_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(\s1_data_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(\s1_data_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(\s1_data_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(\s1_data_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(\s1_data_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(\s1_data_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(\s1_data_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(\s1_data_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(\s1_data_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(\s1_data_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(\s1_data_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(\s1_data_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(\s1_data_p_reg_n_0_[29] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(\s1_data_p_reg_n_0_[13] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[13] ),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(\s1_data_p_reg_n_0_[23] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[23] ),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(\s1_data_p_reg_n_0_[24] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[24] ),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(\s1_data_p_reg_n_0_[25] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[25] ),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(\s1_data_p_reg_n_0_[26] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[26] ),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(\s1_data_p_reg_n_0_[27] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[27] ),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(\s1_data_p_reg_n_0_[28] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[28] ),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(\s1_data_p_reg_n_0_[29] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[29] ),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(\s1_data_p_reg_n_0_[14] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[14] ),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(\s1_data_p_reg_n_0_[15] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[15] ),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(\s1_data_p_reg_n_0_[16] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[16] ),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(\s1_data_p_reg_n_0_[17] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[17] ),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(\s1_data_p_reg_n_0_[18] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[18] ),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(\s1_data_p_reg_n_0_[19] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[19] ),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(\s1_data_p_reg_n_0_[20] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[20] ),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(\s1_data_p_reg_n_0_[21] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[21] ),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(\s1_data_p_reg_n_0_[22] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[22] ),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(\s2_data_0_reg_n_0_[13] ),
        .I1(\s2_data_1_reg_n_0_[13] ),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(\s2_data_0_reg_n_0_[12] ),
        .I1(\s2_data_1_reg_n_0_[12] ),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(\s2_data_0_reg_n_0_[11] ),
        .I1(\s2_data_1_reg_n_0_[11] ),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(\s2_data_0_reg_n_0_[10] ),
        .I1(\s2_data_1_reg_n_0_[10] ),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(\s2_data_0_reg_n_0_[16] ),
        .I1(\s2_data_1_reg_n_0_[16] ),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(\s2_data_0_reg_n_0_[15] ),
        .I1(\s2_data_1_reg_n_0_[15] ),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(\s2_data_0_reg_n_0_[14] ),
        .I1(\s2_data_1_reg_n_0_[14] ),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(\s2_data_0_reg_n_0_[5] ),
        .I1(\s2_data_1_reg_n_0_[5] ),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(\s2_data_0_reg_n_0_[4] ),
        .I1(\s2_data_1_reg_n_0_[4] ),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(\s2_data_0_reg_n_0_[3] ),
        .I1(\s2_data_1_reg_n_0_[3] ),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(\s2_data_0_reg_n_0_[9] ),
        .I1(\s2_data_1_reg_n_0_[9] ),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(\s2_data_0_reg_n_0_[8] ),
        .I1(\s2_data_1_reg_n_0_[8] ),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(\s2_data_0_reg_n_0_[7] ),
        .I1(\s2_data_1_reg_n_0_[7] ),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(\s2_data_0_reg_n_0_[6] ),
        .I1(\s2_data_1_reg_n_0_[6] ),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[0] ),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_7 ),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_6 ),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_5 ),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_4 ),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[13] ,\s2_data_0_reg_n_0_[12] ,\s2_data_0_reg_n_0_[11] ,\s2_data_0_reg_n_0_[10] }),
        .O({\s3_data_reg[13]_i_1_n_4 ,\s3_data_reg[13]_i_1_n_5 ,\s3_data_reg[13]_i_1_n_6 ,\s3_data_reg[13]_i_1_n_7 }),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_7 ),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_6 ),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_5 ),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s2_data_0_reg_n_0_[15] ,\s2_data_0_reg_n_0_[14] }),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],\s3_data_reg[16]_i_1_n_5 ,\s3_data_reg[16]_i_1_n_6 ,\s3_data_reg[16]_i_1_n_7 }),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[1] ),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data[2]_i_1_n_0 ),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_6 ),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_5 ),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_4 ),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[5] ,\s2_data_0_reg_n_0_[4] ,\s2_data_0_reg_n_0_[3] ,\s2_data_0_reg_n_0_[2] }),
        .O({\s3_data_reg[5]_i_1_n_4 ,\s3_data_reg[5]_i_1_n_5 ,\s3_data_reg[5]_i_1_n_6 ,\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_7 ),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_6 ),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_5 ),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_4 ),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[9] ,\s2_data_0_reg_n_0_[8] ,\s2_data_0_reg_n_0_[7] ,\s2_data_0_reg_n_0_[6] }),
        .O({\s3_data_reg[9]_i_1_n_4 ,\s3_data_reg[9]_i_1_n_5 ,\s3_data_reg[9]_i_1_n_6 ,\s3_data_reg[9]_i_1_n_7 }),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2 
       (.I0(i_mul_s2_n_36),
        .O(\s4_data1_n[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3 
       (.I0(i_mul_s2_n_37),
        .O(\s4_data1_n[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4 
       (.I0(i_mul_s2_n_38),
        .O(\s4_data1_n[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5 
       (.I0(i_mul_s2_n_39),
        .O(\s4_data1_n[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2 
       (.I0(i_mul_s2_n_32),
        .O(\s4_data1_n[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3 
       (.I0(i_mul_s2_n_33),
        .O(\s4_data1_n[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4 
       (.I0(i_mul_s2_n_34),
        .O(\s4_data1_n[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5 
       (.I0(i_mul_s2_n_35),
        .O(\s4_data1_n[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2 
       (.I0(i_mul_s2_n_48),
        .O(\s4_data1_n[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3 
       (.I0(i_mul_s2_n_44),
        .O(\s4_data1_n[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4 
       (.I0(i_mul_s2_n_45),
        .O(\s4_data1_n[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5 
       (.I0(i_mul_s2_n_46),
        .O(\s4_data1_n[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6 
       (.I0(i_mul_s2_n_47),
        .O(\s4_data1_n[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2 
       (.I0(i_mul_s2_n_40),
        .O(\s4_data1_n[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3 
       (.I0(i_mul_s2_n_41),
        .O(\s4_data1_n[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4 
       (.I0(i_mul_s2_n_42),
        .O(\s4_data1_n[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5 
       (.I0(i_mul_s2_n_43),
        .O(\s4_data1_n[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(\s4_data1_n_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(\s4_data1_n_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(\s4_data1_n_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(\s4_data1_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(\s4_data1_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(\s4_data1_n_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(\s4_data1_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(\s4_data1_n_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(\s4_data1_n_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(\s4_data1_n_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(\s4_data1_n_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(\s4_data1_n_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(\s4_data1_n_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(\s4_data1_n_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(\s4_data1_n_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(\s4_data1_n_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(\s4_data1_p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(\s4_data1_p_reg_n_0_[16] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[15]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[15]_i_1_n_4 ,\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[19]_i_1_n_4 ,\s4_data2_n_reg[19]_i_1_n_5 ,\s4_data2_n_reg[19]_i_1_n_6 ,\s4_data2_n_reg[19]_i_1_n_7 }),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[23]_i_1_n_4 ,\s4_data2_n_reg[23]_i_1_n_5 ,\s4_data2_n_reg[23]_i_1_n_6 ,\s4_data2_n_reg[23]_i_1_n_7 }),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[27]_i_1_n_4 ,\s4_data2_n_reg[27]_i_1_n_5 ,\s4_data2_n_reg[27]_i_1_n_6 ,\s4_data2_n_reg[27]_i_1_n_7 }),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[31]_i_1_n_4 ,\s4_data2_n_reg[31]_i_1_n_5 ,\s4_data2_n_reg[31]_i_1_n_6 ,\s4_data2_n_reg[31]_i_1_n_7 }),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(\s4_data2_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(\s4_data2_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(\s4_data2_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(\s4_data2_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(\s4_data2_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(\s4_data2_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(\s4_data2_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(\s4_data2_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(\s4_data2_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(\s4_data2_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(\s4_data2_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(\s4_data2_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(\s4_data2_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(\s4_data2_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(\s4_data2_p_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(\s4_data2_p_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(\s4_data2_p_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[0] ),
        .Q(\s5_data1_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[16] ),
        .Q(\s5_data1_reg_n_0_[16] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[15] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[15] ),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[25] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[25] ),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[26] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[26] ),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[27] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[27] ),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[28] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[28] ),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[29] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[29] ),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[30] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[30] ),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[31] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[31] ),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[16] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[16] ),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[17] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[17] ),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[18] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[18] ),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[19] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[19] ),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[20] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[20] ),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[21] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[21] ),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[22] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[22] ),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[23] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[23] ),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[24] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[24] ),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[10] ),
        .Q(\s5_data2_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[11] ),
        .Q(\s5_data2_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[12] ),
        .Q(\s5_data2_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[13] ),
        .Q(\s5_data2_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[14] ),
        .Q(\s5_data2_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[15] ),
        .Q(\s5_data2_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[16] ),
        .Q(\s5_data2_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[1] ),
        .Q(\s5_data2_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[2] ),
        .Q(\s5_data2_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[3] ),
        .Q(\s5_data2_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[4] ),
        .Q(\s5_data2_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[5] ),
        .Q(\s5_data2_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[6] ),
        .Q(\s5_data2_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[7] ),
        .Q(\s5_data2_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[8] ),
        .Q(\s5_data2_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[9] ),
        .Q(\s5_data2_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[0] ),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[16] ),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[11] ),
        .I1(\s5_data2_1_reg_n_0_[11] ),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[10] ),
        .I1(\s5_data2_1_reg_n_0_[10] ),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[9] ),
        .I1(\s5_data2_1_reg_n_0_[9] ),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[8] ),
        .I1(\s5_data2_1_reg_n_0_[8] ),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[15] ),
        .I1(\s5_data2_1_reg_n_0_[15] ),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[14] ),
        .I1(\s5_data2_1_reg_n_0_[14] ),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[13] ),
        .I1(\s5_data2_1_reg_n_0_[13] ),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[12] ),
        .I1(\s5_data2_1_reg_n_0_[12] ),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[16] ),
        .I1(\s5_data2_1_reg_n_0_[16] ),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[3] ),
        .I1(\s5_data2_1_reg_n_0_[3] ),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[2] ),
        .I1(\s5_data2_1_reg_n_0_[2] ),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[1] ),
        .I1(\s5_data2_1_reg_n_0_[1] ),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[0] ),
        .I1(\s5_data1_reg_n_0_[0] ),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[7] ),
        .I1(\s5_data2_1_reg_n_0_[7] ),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[6] ),
        .I1(\s5_data2_1_reg_n_0_[6] ),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[5] ),
        .I1(\s5_data2_1_reg_n_0_[5] ),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[4] ),
        .I1(\s5_data2_1_reg_n_0_[4] ),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_7 ),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_5 ),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_4 ),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[11] ,\s5_data2_0_reg_n_0_[10] ,\s5_data2_0_reg_n_0_[9] ,\s5_data2_0_reg_n_0_[8] }),
        .O({\s6_data2_reg[11]_i_1_n_4 ,\s6_data2_reg[11]_i_1_n_5 ,\s6_data2_reg[11]_i_1_n_6 ,\s6_data2_reg[11]_i_1_n_7 }),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_7 ),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_6 ),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_5 ),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_4 ),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[15] ,\s5_data2_0_reg_n_0_[14] ,\s5_data2_0_reg_n_0_[13] ,\s5_data2_0_reg_n_0_[12] }),
        .O({\s6_data2_reg[15]_i_1_n_4 ,\s6_data2_reg[15]_i_1_n_5 ,\s6_data2_reg[15]_i_1_n_6 ,\s6_data2_reg[15]_i_1_n_7 }),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[16]_i_1_n_7 ),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],\s6_data2_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_6 ),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_5 ),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_4 ),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[3] ,\s5_data2_0_reg_n_0_[2] ,\s5_data2_0_reg_n_0_[1] ,\s5_data2_0_reg_n_0_[0] }),
        .O({\s6_data2_reg[3]_i_1_n_4 ,\s6_data2_reg[3]_i_1_n_5 ,\s6_data2_reg[3]_i_1_n_6 ,\s6_data2_reg[3]_i_1_n_7 }),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_7 ),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_6 ),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_5 ),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_4 ),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[7] ,\s5_data2_0_reg_n_0_[6] ,\s5_data2_0_reg_n_0_[5] ,\s5_data2_0_reg_n_0_[4] }),
        .O({\s6_data2_reg[7]_i_1_n_4 ,\s6_data2_reg[7]_i_1_n_5 ,\s6_data2_reg[7]_i_1_n_6 ,\s6_data2_reg[7]_i_1_n_7 }),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_7 ),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_6 ),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[15] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[25] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[26] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[27] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[28] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[29] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[30] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[16] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[17] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[18] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[19] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[20] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[21] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[22] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[23] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[24] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_185
   (Q,
    dac_dds_phase_0_0_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_0_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_0_0_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_0_0_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire [15:0]p_0_in;
  wire [15:15]s1_angle;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire [29:13]s1_data_n;
  wire [29:13]s1_data_n0;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire [29:13]s1_data_p;
  wire [29:0]s1_data_s;
  wire [16:0]s2_data_0;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire [16:2]s2_data_1;
  wire [16:0]s3_data;
  wire [16:2]s3_data0;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire [16:1]s4_data1_n;
  wire [16:0]s4_data1_n1;
  wire [16:0]s4_data1_p;
  wire [31:15]s4_data2_n;
  wire [31:15]s4_data2_n0;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire [31:15]s4_data2_p;
  wire [31:0]s4_data2_s;
  wire [16:0]s5_data1;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire [16:0]s5_data2_0;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire [16:1]s5_data2_1;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire [16:0]s6_data20;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_186 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .\dac_dds_phase_0_0_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_187 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .s4_data1_n1(s4_data1_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_188 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_189 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(s1_angle),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[13]),
        .Q(s1_data_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[14]),
        .Q(s1_data_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[15]),
        .Q(s1_data_n[15]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s1_data_n0[15:13],\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[16]),
        .Q(s1_data_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[17]),
        .Q(s1_data_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[18]),
        .Q(s1_data_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[19]),
        .Q(s1_data_n[19]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[19:16]),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[20]),
        .Q(s1_data_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[21]),
        .Q(s1_data_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[22]),
        .Q(s1_data_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[23]),
        .Q(s1_data_n[23]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[23:20]),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[24]),
        .Q(s1_data_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[25]),
        .Q(s1_data_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[26]),
        .Q(s1_data_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[27]),
        .Q(s1_data_n[27]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[27:24]),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[28]),
        .Q(s1_data_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[29]),
        .Q(s1_data_n[29]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],s1_data_n0[29:28]}),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(s1_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(s1_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(s1_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(s1_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(s1_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(s1_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(s1_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(s1_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(s1_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(s1_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(s1_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(s1_data_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(s1_data_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(s1_data_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(s1_data_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(s1_data_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(s1_data_p[29]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(s1_data_p[13]),
        .I1(s1_angle),
        .I2(s1_data_n[13]),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(s1_data_p[23]),
        .I1(s1_angle),
        .I2(s1_data_n[23]),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(s1_data_p[24]),
        .I1(s1_angle),
        .I2(s1_data_n[24]),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(s1_data_p[25]),
        .I1(s1_angle),
        .I2(s1_data_n[25]),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(s1_data_p[26]),
        .I1(s1_angle),
        .I2(s1_data_n[26]),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(s1_data_p[27]),
        .I1(s1_angle),
        .I2(s1_data_n[27]),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(s1_data_p[28]),
        .I1(s1_angle),
        .I2(s1_data_n[28]),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(s1_data_p[29]),
        .I1(s1_angle),
        .I2(s1_data_n[29]),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(s1_data_p[14]),
        .I1(s1_angle),
        .I2(s1_data_n[14]),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(s1_data_p[15]),
        .I1(s1_angle),
        .I2(s1_data_n[15]),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(s1_data_p[16]),
        .I1(s1_angle),
        .I2(s1_data_n[16]),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(s1_data_p[17]),
        .I1(s1_angle),
        .I2(s1_data_n[17]),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(s1_data_p[18]),
        .I1(s1_angle),
        .I2(s1_data_n[18]),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(s1_data_p[19]),
        .I1(s1_angle),
        .I2(s1_data_n[19]),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(s1_data_p[20]),
        .I1(s1_angle),
        .I2(s1_data_n[20]),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(s1_data_p[21]),
        .I1(s1_angle),
        .I2(s1_data_n[21]),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(s1_data_p[22]),
        .I1(s1_angle),
        .I2(s1_data_n[22]),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(s2_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(s2_data_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(s2_data_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(s2_data_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(s2_data_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(s2_data_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(s2_data_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(s2_data_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(s2_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(s2_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(s2_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(s2_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(s2_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(s2_data_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(s2_data_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(s2_data_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(s2_data_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(s2_data_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(s2_data_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(s2_data_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(s2_data_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(s2_data_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(s2_data_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(s2_data_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(s2_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(s2_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(s2_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(s2_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(s2_data_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(s2_data_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(s2_data_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(s2_data_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(s2_data_0[13]),
        .I1(s2_data_1[13]),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(s2_data_0[12]),
        .I1(s2_data_1[12]),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(s2_data_0[11]),
        .I1(s2_data_1[11]),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(s2_data_0[10]),
        .I1(s2_data_1[10]),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(s2_data_0[16]),
        .I1(s2_data_1[16]),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(s2_data_0[15]),
        .I1(s2_data_1[15]),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(s2_data_0[14]),
        .I1(s2_data_1[14]),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(s3_data0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(s2_data_0[5]),
        .I1(s2_data_1[5]),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(s2_data_0[4]),
        .I1(s2_data_1[4]),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(s2_data_0[3]),
        .I1(s2_data_1[3]),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(s2_data_0[9]),
        .I1(s2_data_1[9]),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(s2_data_0[8]),
        .I1(s2_data_1[8]),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(s2_data_0[7]),
        .I1(s2_data_1[7]),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(s2_data_0[6]),
        .I1(s2_data_1[6]),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[0]),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[10]),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[11]),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[12]),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[13]),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[13:10]),
        .O(s3_data0[13:10]),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[14]),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[15]),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[16]),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s2_data_0[15:14]}),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],s3_data0[16:14]}),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[1]),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[2]),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[3]),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[4]),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[5]),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[5:2]),
        .O({s3_data0[5:3],\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[6]),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[7]),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[8]),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[9]),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[9:6]),
        .O(s3_data0[9:6]),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2 
       (.I0(i_mul_s2_n_36),
        .O(s4_data1_n1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3 
       (.I0(i_mul_s2_n_37),
        .O(s4_data1_n1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4 
       (.I0(i_mul_s2_n_38),
        .O(s4_data1_n1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5 
       (.I0(i_mul_s2_n_39),
        .O(s4_data1_n1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2 
       (.I0(i_mul_s2_n_32),
        .O(s4_data1_n1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3 
       (.I0(i_mul_s2_n_33),
        .O(s4_data1_n1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4 
       (.I0(i_mul_s2_n_34),
        .O(s4_data1_n1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5 
       (.I0(i_mul_s2_n_35),
        .O(s4_data1_n1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2 
       (.I0(i_mul_s2_n_48),
        .O(s4_data1_n1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3 
       (.I0(i_mul_s2_n_44),
        .O(s4_data1_n1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4 
       (.I0(i_mul_s2_n_45),
        .O(s4_data1_n1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5 
       (.I0(i_mul_s2_n_46),
        .O(s4_data1_n1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6 
       (.I0(i_mul_s2_n_47),
        .O(s4_data1_n1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2 
       (.I0(i_mul_s2_n_40),
        .O(s4_data1_n1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3 
       (.I0(i_mul_s2_n_41),
        .O(s4_data1_n1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4 
       (.I0(i_mul_s2_n_42),
        .O(s4_data1_n1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5 
       (.I0(i_mul_s2_n_43),
        .O(s4_data1_n1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(s4_data1_n[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(s4_data1_n[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(s4_data1_n[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(s4_data1_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(s4_data1_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(s4_data1_n[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(s4_data1_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(s4_data1_n[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(s4_data1_n[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(s4_data1_n[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(s4_data1_n[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(s4_data1_n[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(s4_data1_n[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(s4_data1_n[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(s4_data1_n[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(s4_data1_n[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(s4_data1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(s4_data1_p[16]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[15]),
        .Q(s4_data2_n[15]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s4_data2_n0[15],\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[16]),
        .Q(s4_data2_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[17]),
        .Q(s4_data2_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[18]),
        .Q(s4_data2_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[19]),
        .Q(s4_data2_n[19]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[19:16]),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[20]),
        .Q(s4_data2_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[21]),
        .Q(s4_data2_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[22]),
        .Q(s4_data2_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[23]),
        .Q(s4_data2_n[23]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[23:20]),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[24]),
        .Q(s4_data2_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[25]),
        .Q(s4_data2_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[26]),
        .Q(s4_data2_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[27]),
        .Q(s4_data2_n[27]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[27:24]),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[28]),
        .Q(s4_data2_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[29]),
        .Q(s4_data2_n[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[30]),
        .Q(s4_data2_n[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[31]),
        .Q(s4_data2_n[31]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[31:28]),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(s4_data2_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(s4_data2_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(s4_data2_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(s4_data2_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(s4_data2_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(s4_data2_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(s4_data2_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(s4_data2_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(s4_data2_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(s4_data2_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(s4_data2_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(s4_data2_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(s4_data2_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(s4_data2_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(s4_data2_p[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(s4_data2_p[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(s4_data2_p[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[0]),
        .Q(s5_data1[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[16]),
        .Q(s5_data1[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(s4_data2_n[15]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[15]),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(s4_data2_n[25]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[25]),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(s4_data2_n[26]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[26]),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(s4_data2_n[27]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[27]),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(s4_data2_n[28]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[28]),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(s4_data2_n[29]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[29]),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(s4_data2_n[30]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[30]),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(s4_data2_n[31]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[31]),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(s4_data2_n[16]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[16]),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(s4_data2_n[17]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[17]),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(s4_data2_n[18]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[18]),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(s4_data2_n[19]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[19]),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(s4_data2_n[20]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[20]),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(s4_data2_n[21]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[21]),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(s4_data2_n[22]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[22]),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(s4_data2_n[23]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[23]),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(s4_data2_n[24]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[24]),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(s5_data2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(s5_data2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(s5_data2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(s5_data2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(s5_data2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(s5_data2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(s5_data2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(s5_data2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(s5_data2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(s5_data2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(s5_data2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(s5_data2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(s5_data2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(s5_data2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(s5_data2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(s5_data2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(s5_data2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[10]),
        .Q(s5_data2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[11]),
        .Q(s5_data2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[12]),
        .Q(s5_data2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[13]),
        .Q(s5_data2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[14]),
        .Q(s5_data2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[15]),
        .Q(s5_data2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[16]),
        .Q(s5_data2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[1]),
        .Q(s5_data2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[2]),
        .Q(s5_data2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[3]),
        .Q(s5_data2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[4]),
        .Q(s5_data2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[5]),
        .Q(s5_data2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[6]),
        .Q(s5_data2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[7]),
        .Q(s5_data2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[8]),
        .Q(s5_data2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[9]),
        .Q(s5_data2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[0]),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[16]),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(s5_data2_0[11]),
        .I1(s5_data2_1[11]),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(s5_data2_0[10]),
        .I1(s5_data2_1[10]),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(s5_data2_0[9]),
        .I1(s5_data2_1[9]),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(s5_data2_0[8]),
        .I1(s5_data2_1[8]),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(s5_data2_0[15]),
        .I1(s5_data2_1[15]),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(s5_data2_0[14]),
        .I1(s5_data2_1[14]),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(s5_data2_0[13]),
        .I1(s5_data2_1[13]),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(s5_data2_0[12]),
        .I1(s5_data2_1[12]),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(s5_data2_0[16]),
        .I1(s5_data2_1[16]),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(s5_data2_0[3]),
        .I1(s5_data2_1[3]),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(s5_data2_0[2]),
        .I1(s5_data2_1[2]),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(s5_data2_0[1]),
        .I1(s5_data2_1[1]),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(s5_data2_0[0]),
        .I1(s5_data1[0]),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(s5_data2_0[7]),
        .I1(s5_data2_1[7]),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(s5_data2_0[6]),
        .I1(s5_data2_1[6]),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(s5_data2_0[5]),
        .I1(s5_data2_1[5]),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(s5_data2_0[4]),
        .I1(s5_data2_1[4]),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[0]),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[10]),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[11]),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[11:8]),
        .O(s6_data20[11:8]),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[12]),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[13]),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[14]),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[15]),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[15:12]),
        .O(s6_data20[15:12]),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[16]),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],s6_data20[16]}),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[1]),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[2]),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[3]),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[3:0]),
        .O(s6_data20[3:0]),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[4]),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[5]),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[6]),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[7]),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[7:4]),
        .O(s6_data20[7:4]),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[8]),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[9]),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_26
   (Q,
    dac_dds_phase_2_1_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_2_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_1_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_2_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire \s1_angle_reg_n_0_[15] ;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_4 ;
  wire \s1_data_n_reg[15]_i_1_n_5 ;
  wire \s1_data_n_reg[15]_i_1_n_6 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_4 ;
  wire \s1_data_n_reg[19]_i_1_n_5 ;
  wire \s1_data_n_reg[19]_i_1_n_6 ;
  wire \s1_data_n_reg[19]_i_1_n_7 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_4 ;
  wire \s1_data_n_reg[23]_i_1_n_5 ;
  wire \s1_data_n_reg[23]_i_1_n_6 ;
  wire \s1_data_n_reg[23]_i_1_n_7 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_4 ;
  wire \s1_data_n_reg[27]_i_1_n_5 ;
  wire \s1_data_n_reg[27]_i_1_n_6 ;
  wire \s1_data_n_reg[27]_i_1_n_7 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_6 ;
  wire \s1_data_n_reg[29]_i_1_n_7 ;
  wire \s1_data_n_reg_n_0_[13] ;
  wire \s1_data_n_reg_n_0_[14] ;
  wire \s1_data_n_reg_n_0_[15] ;
  wire \s1_data_n_reg_n_0_[16] ;
  wire \s1_data_n_reg_n_0_[17] ;
  wire \s1_data_n_reg_n_0_[18] ;
  wire \s1_data_n_reg_n_0_[19] ;
  wire \s1_data_n_reg_n_0_[20] ;
  wire \s1_data_n_reg_n_0_[21] ;
  wire \s1_data_n_reg_n_0_[22] ;
  wire \s1_data_n_reg_n_0_[23] ;
  wire \s1_data_n_reg_n_0_[24] ;
  wire \s1_data_n_reg_n_0_[25] ;
  wire \s1_data_n_reg_n_0_[26] ;
  wire \s1_data_n_reg_n_0_[27] ;
  wire \s1_data_n_reg_n_0_[28] ;
  wire \s1_data_n_reg_n_0_[29] ;
  wire \s1_data_p_reg_n_0_[13] ;
  wire \s1_data_p_reg_n_0_[14] ;
  wire \s1_data_p_reg_n_0_[15] ;
  wire \s1_data_p_reg_n_0_[16] ;
  wire \s1_data_p_reg_n_0_[17] ;
  wire \s1_data_p_reg_n_0_[18] ;
  wire \s1_data_p_reg_n_0_[19] ;
  wire \s1_data_p_reg_n_0_[20] ;
  wire \s1_data_p_reg_n_0_[21] ;
  wire \s1_data_p_reg_n_0_[22] ;
  wire \s1_data_p_reg_n_0_[23] ;
  wire \s1_data_p_reg_n_0_[24] ;
  wire \s1_data_p_reg_n_0_[25] ;
  wire \s1_data_p_reg_n_0_[26] ;
  wire \s1_data_p_reg_n_0_[27] ;
  wire \s1_data_p_reg_n_0_[28] ;
  wire \s1_data_p_reg_n_0_[29] ;
  wire [29:0]s1_data_s;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire \s2_data_0_reg_n_0_[0] ;
  wire \s2_data_0_reg_n_0_[10] ;
  wire \s2_data_0_reg_n_0_[11] ;
  wire \s2_data_0_reg_n_0_[12] ;
  wire \s2_data_0_reg_n_0_[13] ;
  wire \s2_data_0_reg_n_0_[14] ;
  wire \s2_data_0_reg_n_0_[15] ;
  wire \s2_data_0_reg_n_0_[16] ;
  wire \s2_data_0_reg_n_0_[1] ;
  wire \s2_data_0_reg_n_0_[2] ;
  wire \s2_data_0_reg_n_0_[3] ;
  wire \s2_data_0_reg_n_0_[4] ;
  wire \s2_data_0_reg_n_0_[5] ;
  wire \s2_data_0_reg_n_0_[6] ;
  wire \s2_data_0_reg_n_0_[7] ;
  wire \s2_data_0_reg_n_0_[8] ;
  wire \s2_data_0_reg_n_0_[9] ;
  wire \s2_data_1_reg_n_0_[10] ;
  wire \s2_data_1_reg_n_0_[11] ;
  wire \s2_data_1_reg_n_0_[12] ;
  wire \s2_data_1_reg_n_0_[13] ;
  wire \s2_data_1_reg_n_0_[14] ;
  wire \s2_data_1_reg_n_0_[15] ;
  wire \s2_data_1_reg_n_0_[16] ;
  wire \s2_data_1_reg_n_0_[2] ;
  wire \s2_data_1_reg_n_0_[3] ;
  wire \s2_data_1_reg_n_0_[4] ;
  wire \s2_data_1_reg_n_0_[5] ;
  wire \s2_data_1_reg_n_0_[6] ;
  wire \s2_data_1_reg_n_0_[7] ;
  wire \s2_data_1_reg_n_0_[8] ;
  wire \s2_data_1_reg_n_0_[9] ;
  wire [16:0]s3_data;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[2]_i_1_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[13]_i_1_n_4 ;
  wire \s3_data_reg[13]_i_1_n_5 ;
  wire \s3_data_reg[13]_i_1_n_6 ;
  wire \s3_data_reg[13]_i_1_n_7 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_5 ;
  wire \s3_data_reg[16]_i_1_n_6 ;
  wire \s3_data_reg[16]_i_1_n_7 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_4 ;
  wire \s3_data_reg[5]_i_1_n_5 ;
  wire \s3_data_reg[5]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_4 ;
  wire \s3_data_reg[9]_i_1_n_5 ;
  wire \s3_data_reg[9]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_7 ;
  wire \s4_data1_n[12]_i_2__0_n_0 ;
  wire \s4_data1_n[12]_i_3__0_n_0 ;
  wire \s4_data1_n[12]_i_4__0_n_0 ;
  wire \s4_data1_n[12]_i_5__0_n_0 ;
  wire \s4_data1_n[16]_i_2__0_n_0 ;
  wire \s4_data1_n[16]_i_3__0_n_0 ;
  wire \s4_data1_n[16]_i_4__0_n_0 ;
  wire \s4_data1_n[16]_i_5__0_n_0 ;
  wire \s4_data1_n[4]_i_2__0_n_0 ;
  wire \s4_data1_n[4]_i_3__0_n_0 ;
  wire \s4_data1_n[4]_i_4__0_n_0 ;
  wire \s4_data1_n[4]_i_5__0_n_0 ;
  wire \s4_data1_n[4]_i_6__0_n_0 ;
  wire \s4_data1_n[8]_i_2__0_n_0 ;
  wire \s4_data1_n[8]_i_3__0_n_0 ;
  wire \s4_data1_n[8]_i_4__0_n_0 ;
  wire \s4_data1_n[8]_i_5__0_n_0 ;
  wire \s4_data1_n_reg_n_0_[10] ;
  wire \s4_data1_n_reg_n_0_[11] ;
  wire \s4_data1_n_reg_n_0_[12] ;
  wire \s4_data1_n_reg_n_0_[13] ;
  wire \s4_data1_n_reg_n_0_[14] ;
  wire \s4_data1_n_reg_n_0_[15] ;
  wire \s4_data1_n_reg_n_0_[16] ;
  wire \s4_data1_n_reg_n_0_[1] ;
  wire \s4_data1_n_reg_n_0_[2] ;
  wire \s4_data1_n_reg_n_0_[3] ;
  wire \s4_data1_n_reg_n_0_[4] ;
  wire \s4_data1_n_reg_n_0_[5] ;
  wire \s4_data1_n_reg_n_0_[6] ;
  wire \s4_data1_n_reg_n_0_[7] ;
  wire \s4_data1_n_reg_n_0_[8] ;
  wire \s4_data1_n_reg_n_0_[9] ;
  wire \s4_data1_p_reg_n_0_[0] ;
  wire \s4_data1_p_reg_n_0_[16] ;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_4 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_4 ;
  wire \s4_data2_n_reg[19]_i_1_n_5 ;
  wire \s4_data2_n_reg[19]_i_1_n_6 ;
  wire \s4_data2_n_reg[19]_i_1_n_7 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_4 ;
  wire \s4_data2_n_reg[23]_i_1_n_5 ;
  wire \s4_data2_n_reg[23]_i_1_n_6 ;
  wire \s4_data2_n_reg[23]_i_1_n_7 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_4 ;
  wire \s4_data2_n_reg[27]_i_1_n_5 ;
  wire \s4_data2_n_reg[27]_i_1_n_6 ;
  wire \s4_data2_n_reg[27]_i_1_n_7 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_4 ;
  wire \s4_data2_n_reg[31]_i_1_n_5 ;
  wire \s4_data2_n_reg[31]_i_1_n_6 ;
  wire \s4_data2_n_reg[31]_i_1_n_7 ;
  wire \s4_data2_n_reg_n_0_[15] ;
  wire \s4_data2_n_reg_n_0_[16] ;
  wire \s4_data2_n_reg_n_0_[17] ;
  wire \s4_data2_n_reg_n_0_[18] ;
  wire \s4_data2_n_reg_n_0_[19] ;
  wire \s4_data2_n_reg_n_0_[20] ;
  wire \s4_data2_n_reg_n_0_[21] ;
  wire \s4_data2_n_reg_n_0_[22] ;
  wire \s4_data2_n_reg_n_0_[23] ;
  wire \s4_data2_n_reg_n_0_[24] ;
  wire \s4_data2_n_reg_n_0_[25] ;
  wire \s4_data2_n_reg_n_0_[26] ;
  wire \s4_data2_n_reg_n_0_[27] ;
  wire \s4_data2_n_reg_n_0_[28] ;
  wire \s4_data2_n_reg_n_0_[29] ;
  wire \s4_data2_n_reg_n_0_[30] ;
  wire \s4_data2_n_reg_n_0_[31] ;
  wire \s4_data2_p_reg_n_0_[15] ;
  wire \s4_data2_p_reg_n_0_[16] ;
  wire \s4_data2_p_reg_n_0_[17] ;
  wire \s4_data2_p_reg_n_0_[18] ;
  wire \s4_data2_p_reg_n_0_[19] ;
  wire \s4_data2_p_reg_n_0_[20] ;
  wire \s4_data2_p_reg_n_0_[21] ;
  wire \s4_data2_p_reg_n_0_[22] ;
  wire \s4_data2_p_reg_n_0_[23] ;
  wire \s4_data2_p_reg_n_0_[24] ;
  wire \s4_data2_p_reg_n_0_[25] ;
  wire \s4_data2_p_reg_n_0_[26] ;
  wire \s4_data2_p_reg_n_0_[27] ;
  wire \s4_data2_p_reg_n_0_[28] ;
  wire \s4_data2_p_reg_n_0_[29] ;
  wire \s4_data2_p_reg_n_0_[30] ;
  wire \s4_data2_p_reg_n_0_[31] ;
  wire [31:0]s4_data2_s;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire \s5_data1_reg_n_0_[0] ;
  wire \s5_data1_reg_n_0_[16] ;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire \s5_data2_0_reg_n_0_[0] ;
  wire \s5_data2_0_reg_n_0_[10] ;
  wire \s5_data2_0_reg_n_0_[11] ;
  wire \s5_data2_0_reg_n_0_[12] ;
  wire \s5_data2_0_reg_n_0_[13] ;
  wire \s5_data2_0_reg_n_0_[14] ;
  wire \s5_data2_0_reg_n_0_[15] ;
  wire \s5_data2_0_reg_n_0_[16] ;
  wire \s5_data2_0_reg_n_0_[1] ;
  wire \s5_data2_0_reg_n_0_[2] ;
  wire \s5_data2_0_reg_n_0_[3] ;
  wire \s5_data2_0_reg_n_0_[4] ;
  wire \s5_data2_0_reg_n_0_[5] ;
  wire \s5_data2_0_reg_n_0_[6] ;
  wire \s5_data2_0_reg_n_0_[7] ;
  wire \s5_data2_0_reg_n_0_[8] ;
  wire \s5_data2_0_reg_n_0_[9] ;
  wire \s5_data2_1_reg_n_0_[10] ;
  wire \s5_data2_1_reg_n_0_[11] ;
  wire \s5_data2_1_reg_n_0_[12] ;
  wire \s5_data2_1_reg_n_0_[13] ;
  wire \s5_data2_1_reg_n_0_[14] ;
  wire \s5_data2_1_reg_n_0_[15] ;
  wire \s5_data2_1_reg_n_0_[16] ;
  wire \s5_data2_1_reg_n_0_[1] ;
  wire \s5_data2_1_reg_n_0_[2] ;
  wire \s5_data2_1_reg_n_0_[3] ;
  wire \s5_data2_1_reg_n_0_[4] ;
  wire \s5_data2_1_reg_n_0_[5] ;
  wire \s5_data2_1_reg_n_0_[6] ;
  wire \s5_data2_1_reg_n_0_[7] ;
  wire \s5_data2_1_reg_n_0_[8] ;
  wire \s5_data2_1_reg_n_0_[9] ;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[11]_i_1_n_4 ;
  wire \s6_data2_reg[11]_i_1_n_5 ;
  wire \s6_data2_reg[11]_i_1_n_6 ;
  wire \s6_data2_reg[11]_i_1_n_7 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_4 ;
  wire \s6_data2_reg[15]_i_1_n_5 ;
  wire \s6_data2_reg[15]_i_1_n_6 ;
  wire \s6_data2_reg[15]_i_1_n_7 ;
  wire \s6_data2_reg[16]_i_1_n_7 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_4 ;
  wire \s6_data2_reg[3]_i_1_n_5 ;
  wire \s6_data2_reg[3]_i_1_n_6 ;
  wire \s6_data2_reg[3]_i_1_n_7 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_4 ;
  wire \s6_data2_reg[7]_i_1_n_5 ;
  wire \s6_data2_reg[7]_i_1_n_6 ;
  wire \s6_data2_reg[7]_i_1_n_7 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire \s7_data_reg_n_0_[15] ;
  wire \s7_data_reg_n_0_[16] ;
  wire \s7_data_reg_n_0_[17] ;
  wire \s7_data_reg_n_0_[18] ;
  wire \s7_data_reg_n_0_[19] ;
  wire \s7_data_reg_n_0_[20] ;
  wire \s7_data_reg_n_0_[21] ;
  wire \s7_data_reg_n_0_[22] ;
  wire \s7_data_reg_n_0_[23] ;
  wire \s7_data_reg_n_0_[24] ;
  wire \s7_data_reg_n_0_[25] ;
  wire \s7_data_reg_n_0_[26] ;
  wire \s7_data_reg_n_0_[27] ;
  wire \s7_data_reg_n_0_[28] ;
  wire \s7_data_reg_n_0_[29] ;
  wire \s7_data_reg_n_0_[30] ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_27 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .\dac_dds_phase_2_1_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_28 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .S({\s4_data1_n[4]_i_3__0_n_0 ,\s4_data1_n[4]_i_4__0_n_0 ,\s4_data1_n[4]_i_5__0_n_0 ,\s4_data1_n[4]_i_6__0_n_0 }),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .\s4_data1_n_reg[12] ({\s4_data1_n[12]_i_2__0_n_0 ,\s4_data1_n[12]_i_3__0_n_0 ,\s4_data1_n[12]_i_4__0_n_0 ,\s4_data1_n[12]_i_5__0_n_0 }),
        .\s4_data1_n_reg[16] ({\s4_data1_n[16]_i_2__0_n_0 ,\s4_data1_n[16]_i_3__0_n_0 ,\s4_data1_n[16]_i_4__0_n_0 ,\s4_data1_n[16]_i_5__0_n_0 }),
        .\s4_data1_n_reg[4] (\s4_data1_n[4]_i_2__0_n_0 ),
        .\s4_data1_n_reg[8] ({\s4_data1_n[8]_i_2__0_n_0 ,\s4_data1_n[8]_i_3__0_n_0 ,\s4_data1_n[8]_i_4__0_n_0 ,\s4_data1_n[8]_i_5__0_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_29 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_30 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(\s1_angle_reg_n_0_[15] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_1_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[15]_i_1_n_4 ,\s1_data_n_reg[15]_i_1_n_5 ,\s1_data_n_reg[15]_i_1_n_6 ,\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[19]_i_1_n_4 ,\s1_data_n_reg[19]_i_1_n_5 ,\s1_data_n_reg[19]_i_1_n_6 ,\s1_data_n_reg[19]_i_1_n_7 }),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[23]_i_1_n_4 ,\s1_data_n_reg[23]_i_1_n_5 ,\s1_data_n_reg[23]_i_1_n_6 ,\s1_data_n_reg[23]_i_1_n_7 }),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[27]_i_1_n_4 ,\s1_data_n_reg[27]_i_1_n_5 ,\s1_data_n_reg[27]_i_1_n_6 ,\s1_data_n_reg[27]_i_1_n_7 }),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],\s1_data_n_reg[29]_i_1_n_6 ,\s1_data_n_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(\s1_data_p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(\s1_data_p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(\s1_data_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(\s1_data_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(\s1_data_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(\s1_data_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(\s1_data_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(\s1_data_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(\s1_data_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(\s1_data_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(\s1_data_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(\s1_data_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(\s1_data_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(\s1_data_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(\s1_data_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(\s1_data_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(\s1_data_p_reg_n_0_[29] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(\s1_data_p_reg_n_0_[13] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[13] ),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(\s1_data_p_reg_n_0_[23] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[23] ),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(\s1_data_p_reg_n_0_[24] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[24] ),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(\s1_data_p_reg_n_0_[25] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[25] ),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(\s1_data_p_reg_n_0_[26] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[26] ),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(\s1_data_p_reg_n_0_[27] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[27] ),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(\s1_data_p_reg_n_0_[28] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[28] ),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(\s1_data_p_reg_n_0_[29] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[29] ),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(\s1_data_p_reg_n_0_[14] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[14] ),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(\s1_data_p_reg_n_0_[15] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[15] ),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(\s1_data_p_reg_n_0_[16] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[16] ),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(\s1_data_p_reg_n_0_[17] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[17] ),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(\s1_data_p_reg_n_0_[18] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[18] ),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(\s1_data_p_reg_n_0_[19] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[19] ),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(\s1_data_p_reg_n_0_[20] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[20] ),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(\s1_data_p_reg_n_0_[21] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[21] ),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(\s1_data_p_reg_n_0_[22] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[22] ),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(\s2_data_0_reg_n_0_[13] ),
        .I1(\s2_data_1_reg_n_0_[13] ),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(\s2_data_0_reg_n_0_[12] ),
        .I1(\s2_data_1_reg_n_0_[12] ),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(\s2_data_0_reg_n_0_[11] ),
        .I1(\s2_data_1_reg_n_0_[11] ),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(\s2_data_0_reg_n_0_[10] ),
        .I1(\s2_data_1_reg_n_0_[10] ),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(\s2_data_0_reg_n_0_[16] ),
        .I1(\s2_data_1_reg_n_0_[16] ),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(\s2_data_0_reg_n_0_[15] ),
        .I1(\s2_data_1_reg_n_0_[15] ),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(\s2_data_0_reg_n_0_[14] ),
        .I1(\s2_data_1_reg_n_0_[14] ),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(\s2_data_0_reg_n_0_[5] ),
        .I1(\s2_data_1_reg_n_0_[5] ),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(\s2_data_0_reg_n_0_[4] ),
        .I1(\s2_data_1_reg_n_0_[4] ),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(\s2_data_0_reg_n_0_[3] ),
        .I1(\s2_data_1_reg_n_0_[3] ),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(\s2_data_0_reg_n_0_[9] ),
        .I1(\s2_data_1_reg_n_0_[9] ),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(\s2_data_0_reg_n_0_[8] ),
        .I1(\s2_data_1_reg_n_0_[8] ),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(\s2_data_0_reg_n_0_[7] ),
        .I1(\s2_data_1_reg_n_0_[7] ),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(\s2_data_0_reg_n_0_[6] ),
        .I1(\s2_data_1_reg_n_0_[6] ),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[0] ),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_7 ),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_6 ),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_5 ),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_4 ),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[13] ,\s2_data_0_reg_n_0_[12] ,\s2_data_0_reg_n_0_[11] ,\s2_data_0_reg_n_0_[10] }),
        .O({\s3_data_reg[13]_i_1_n_4 ,\s3_data_reg[13]_i_1_n_5 ,\s3_data_reg[13]_i_1_n_6 ,\s3_data_reg[13]_i_1_n_7 }),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_7 ),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_6 ),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_5 ),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s2_data_0_reg_n_0_[15] ,\s2_data_0_reg_n_0_[14] }),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],\s3_data_reg[16]_i_1_n_5 ,\s3_data_reg[16]_i_1_n_6 ,\s3_data_reg[16]_i_1_n_7 }),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[1] ),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data[2]_i_1_n_0 ),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_6 ),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_5 ),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_4 ),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[5] ,\s2_data_0_reg_n_0_[4] ,\s2_data_0_reg_n_0_[3] ,\s2_data_0_reg_n_0_[2] }),
        .O({\s3_data_reg[5]_i_1_n_4 ,\s3_data_reg[5]_i_1_n_5 ,\s3_data_reg[5]_i_1_n_6 ,\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_7 ),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_6 ),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_5 ),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_4 ),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[9] ,\s2_data_0_reg_n_0_[8] ,\s2_data_0_reg_n_0_[7] ,\s2_data_0_reg_n_0_[6] }),
        .O({\s3_data_reg[9]_i_1_n_4 ,\s3_data_reg[9]_i_1_n_5 ,\s3_data_reg[9]_i_1_n_6 ,\s3_data_reg[9]_i_1_n_7 }),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2__0 
       (.I0(i_mul_s2_n_36),
        .O(\s4_data1_n[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3__0 
       (.I0(i_mul_s2_n_37),
        .O(\s4_data1_n[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4__0 
       (.I0(i_mul_s2_n_38),
        .O(\s4_data1_n[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5__0 
       (.I0(i_mul_s2_n_39),
        .O(\s4_data1_n[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2__0 
       (.I0(i_mul_s2_n_32),
        .O(\s4_data1_n[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3__0 
       (.I0(i_mul_s2_n_33),
        .O(\s4_data1_n[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4__0 
       (.I0(i_mul_s2_n_34),
        .O(\s4_data1_n[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5__0 
       (.I0(i_mul_s2_n_35),
        .O(\s4_data1_n[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2__0 
       (.I0(i_mul_s2_n_48),
        .O(\s4_data1_n[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3__0 
       (.I0(i_mul_s2_n_44),
        .O(\s4_data1_n[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4__0 
       (.I0(i_mul_s2_n_45),
        .O(\s4_data1_n[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5__0 
       (.I0(i_mul_s2_n_46),
        .O(\s4_data1_n[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6__0 
       (.I0(i_mul_s2_n_47),
        .O(\s4_data1_n[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2__0 
       (.I0(i_mul_s2_n_40),
        .O(\s4_data1_n[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3__0 
       (.I0(i_mul_s2_n_41),
        .O(\s4_data1_n[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4__0 
       (.I0(i_mul_s2_n_42),
        .O(\s4_data1_n[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5__0 
       (.I0(i_mul_s2_n_43),
        .O(\s4_data1_n[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(\s4_data1_n_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(\s4_data1_n_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(\s4_data1_n_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(\s4_data1_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(\s4_data1_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(\s4_data1_n_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(\s4_data1_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(\s4_data1_n_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(\s4_data1_n_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(\s4_data1_n_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(\s4_data1_n_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(\s4_data1_n_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(\s4_data1_n_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(\s4_data1_n_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(\s4_data1_n_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(\s4_data1_n_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(\s4_data1_p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(\s4_data1_p_reg_n_0_[16] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[15]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[15]_i_1_n_4 ,\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[19]_i_1_n_4 ,\s4_data2_n_reg[19]_i_1_n_5 ,\s4_data2_n_reg[19]_i_1_n_6 ,\s4_data2_n_reg[19]_i_1_n_7 }),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[23]_i_1_n_4 ,\s4_data2_n_reg[23]_i_1_n_5 ,\s4_data2_n_reg[23]_i_1_n_6 ,\s4_data2_n_reg[23]_i_1_n_7 }),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[27]_i_1_n_4 ,\s4_data2_n_reg[27]_i_1_n_5 ,\s4_data2_n_reg[27]_i_1_n_6 ,\s4_data2_n_reg[27]_i_1_n_7 }),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[31]_i_1_n_4 ,\s4_data2_n_reg[31]_i_1_n_5 ,\s4_data2_n_reg[31]_i_1_n_6 ,\s4_data2_n_reg[31]_i_1_n_7 }),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(\s4_data2_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(\s4_data2_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(\s4_data2_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(\s4_data2_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(\s4_data2_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(\s4_data2_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(\s4_data2_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(\s4_data2_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(\s4_data2_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(\s4_data2_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(\s4_data2_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(\s4_data2_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(\s4_data2_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(\s4_data2_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(\s4_data2_p_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(\s4_data2_p_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(\s4_data2_p_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[0] ),
        .Q(\s5_data1_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[16] ),
        .Q(\s5_data1_reg_n_0_[16] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[15] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[15] ),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[25] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[25] ),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[26] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[26] ),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[27] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[27] ),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[28] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[28] ),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[29] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[29] ),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[30] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[30] ),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[31] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[31] ),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[16] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[16] ),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[17] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[17] ),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[18] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[18] ),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[19] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[19] ),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[20] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[20] ),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[21] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[21] ),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[22] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[22] ),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[23] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[23] ),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[24] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[24] ),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[10] ),
        .Q(\s5_data2_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[11] ),
        .Q(\s5_data2_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[12] ),
        .Q(\s5_data2_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[13] ),
        .Q(\s5_data2_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[14] ),
        .Q(\s5_data2_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[15] ),
        .Q(\s5_data2_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[16] ),
        .Q(\s5_data2_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[1] ),
        .Q(\s5_data2_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[2] ),
        .Q(\s5_data2_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[3] ),
        .Q(\s5_data2_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[4] ),
        .Q(\s5_data2_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[5] ),
        .Q(\s5_data2_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[6] ),
        .Q(\s5_data2_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[7] ),
        .Q(\s5_data2_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[8] ),
        .Q(\s5_data2_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[9] ),
        .Q(\s5_data2_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[0] ),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[16] ),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[11] ),
        .I1(\s5_data2_1_reg_n_0_[11] ),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[10] ),
        .I1(\s5_data2_1_reg_n_0_[10] ),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[9] ),
        .I1(\s5_data2_1_reg_n_0_[9] ),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[8] ),
        .I1(\s5_data2_1_reg_n_0_[8] ),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[15] ),
        .I1(\s5_data2_1_reg_n_0_[15] ),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[14] ),
        .I1(\s5_data2_1_reg_n_0_[14] ),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[13] ),
        .I1(\s5_data2_1_reg_n_0_[13] ),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[12] ),
        .I1(\s5_data2_1_reg_n_0_[12] ),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[16] ),
        .I1(\s5_data2_1_reg_n_0_[16] ),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[3] ),
        .I1(\s5_data2_1_reg_n_0_[3] ),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[2] ),
        .I1(\s5_data2_1_reg_n_0_[2] ),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[1] ),
        .I1(\s5_data2_1_reg_n_0_[1] ),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[0] ),
        .I1(\s5_data1_reg_n_0_[0] ),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[7] ),
        .I1(\s5_data2_1_reg_n_0_[7] ),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[6] ),
        .I1(\s5_data2_1_reg_n_0_[6] ),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[5] ),
        .I1(\s5_data2_1_reg_n_0_[5] ),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[4] ),
        .I1(\s5_data2_1_reg_n_0_[4] ),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_7 ),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_5 ),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_4 ),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[11] ,\s5_data2_0_reg_n_0_[10] ,\s5_data2_0_reg_n_0_[9] ,\s5_data2_0_reg_n_0_[8] }),
        .O({\s6_data2_reg[11]_i_1_n_4 ,\s6_data2_reg[11]_i_1_n_5 ,\s6_data2_reg[11]_i_1_n_6 ,\s6_data2_reg[11]_i_1_n_7 }),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_7 ),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_6 ),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_5 ),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_4 ),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[15] ,\s5_data2_0_reg_n_0_[14] ,\s5_data2_0_reg_n_0_[13] ,\s5_data2_0_reg_n_0_[12] }),
        .O({\s6_data2_reg[15]_i_1_n_4 ,\s6_data2_reg[15]_i_1_n_5 ,\s6_data2_reg[15]_i_1_n_6 ,\s6_data2_reg[15]_i_1_n_7 }),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[16]_i_1_n_7 ),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],\s6_data2_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_6 ),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_5 ),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_4 ),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[3] ,\s5_data2_0_reg_n_0_[2] ,\s5_data2_0_reg_n_0_[1] ,\s5_data2_0_reg_n_0_[0] }),
        .O({\s6_data2_reg[3]_i_1_n_4 ,\s6_data2_reg[3]_i_1_n_5 ,\s6_data2_reg[3]_i_1_n_6 ,\s6_data2_reg[3]_i_1_n_7 }),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_7 ),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_6 ),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_5 ),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_4 ),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[7] ,\s5_data2_0_reg_n_0_[6] ,\s5_data2_0_reg_n_0_[5] ,\s5_data2_0_reg_n_0_[4] }),
        .O({\s6_data2_reg[7]_i_1_n_4 ,\s6_data2_reg[7]_i_1_n_5 ,\s6_data2_reg[7]_i_1_n_6 ,\s6_data2_reg[7]_i_1_n_7 }),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_7 ),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_6 ),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[15] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[25] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[26] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[27] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[28] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[29] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[30] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[16] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[17] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[18] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[19] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[20] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[21] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[22] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[23] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[24] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_37
   (Q,
    dac_dds_phase_2_0_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_2_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_2_0_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_2_0_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire [15:0]p_0_in;
  wire [15:15]s1_angle;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire [29:13]s1_data_n;
  wire [29:13]s1_data_n0;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire [29:13]s1_data_p;
  wire [29:0]s1_data_s;
  wire [16:0]s2_data_0;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire [16:2]s2_data_1;
  wire [16:0]s3_data;
  wire [16:2]s3_data0;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire [16:1]s4_data1_n;
  wire [16:0]s4_data1_n1;
  wire [16:0]s4_data1_p;
  wire [31:15]s4_data2_n;
  wire [31:15]s4_data2_n0;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire [31:15]s4_data2_p;
  wire [31:0]s4_data2_s;
  wire [16:0]s5_data1;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire [16:0]s5_data2_0;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire [16:1]s5_data2_1;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire [16:0]s6_data20;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_38 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .\dac_dds_phase_2_0_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_39 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .s4_data1_n1(s4_data1_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_40 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_41 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(s1_angle),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_2_0_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[13]),
        .Q(s1_data_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[14]),
        .Q(s1_data_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[15]),
        .Q(s1_data_n[15]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s1_data_n0[15:13],\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[16]),
        .Q(s1_data_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[17]),
        .Q(s1_data_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[18]),
        .Q(s1_data_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[19]),
        .Q(s1_data_n[19]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[19:16]),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[20]),
        .Q(s1_data_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[21]),
        .Q(s1_data_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[22]),
        .Q(s1_data_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[23]),
        .Q(s1_data_n[23]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[23:20]),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[24]),
        .Q(s1_data_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[25]),
        .Q(s1_data_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[26]),
        .Q(s1_data_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[27]),
        .Q(s1_data_n[27]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[27:24]),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[28]),
        .Q(s1_data_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[29]),
        .Q(s1_data_n[29]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],s1_data_n0[29:28]}),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(s1_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(s1_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(s1_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(s1_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(s1_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(s1_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(s1_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(s1_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(s1_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(s1_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(s1_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(s1_data_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(s1_data_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(s1_data_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(s1_data_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(s1_data_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(s1_data_p[29]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(s1_data_p[13]),
        .I1(s1_angle),
        .I2(s1_data_n[13]),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(s1_data_p[23]),
        .I1(s1_angle),
        .I2(s1_data_n[23]),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(s1_data_p[24]),
        .I1(s1_angle),
        .I2(s1_data_n[24]),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(s1_data_p[25]),
        .I1(s1_angle),
        .I2(s1_data_n[25]),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(s1_data_p[26]),
        .I1(s1_angle),
        .I2(s1_data_n[26]),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(s1_data_p[27]),
        .I1(s1_angle),
        .I2(s1_data_n[27]),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(s1_data_p[28]),
        .I1(s1_angle),
        .I2(s1_data_n[28]),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(s1_data_p[29]),
        .I1(s1_angle),
        .I2(s1_data_n[29]),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(s1_data_p[14]),
        .I1(s1_angle),
        .I2(s1_data_n[14]),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(s1_data_p[15]),
        .I1(s1_angle),
        .I2(s1_data_n[15]),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(s1_data_p[16]),
        .I1(s1_angle),
        .I2(s1_data_n[16]),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(s1_data_p[17]),
        .I1(s1_angle),
        .I2(s1_data_n[17]),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(s1_data_p[18]),
        .I1(s1_angle),
        .I2(s1_data_n[18]),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(s1_data_p[19]),
        .I1(s1_angle),
        .I2(s1_data_n[19]),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(s1_data_p[20]),
        .I1(s1_angle),
        .I2(s1_data_n[20]),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(s1_data_p[21]),
        .I1(s1_angle),
        .I2(s1_data_n[21]),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(s1_data_p[22]),
        .I1(s1_angle),
        .I2(s1_data_n[22]),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(s2_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(s2_data_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(s2_data_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(s2_data_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(s2_data_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(s2_data_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(s2_data_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(s2_data_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(s2_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(s2_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(s2_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(s2_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(s2_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(s2_data_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(s2_data_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(s2_data_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(s2_data_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(s2_data_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(s2_data_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(s2_data_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(s2_data_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(s2_data_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(s2_data_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(s2_data_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(s2_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(s2_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(s2_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(s2_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(s2_data_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(s2_data_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(s2_data_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(s2_data_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(s2_data_0[13]),
        .I1(s2_data_1[13]),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(s2_data_0[12]),
        .I1(s2_data_1[12]),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(s2_data_0[11]),
        .I1(s2_data_1[11]),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(s2_data_0[10]),
        .I1(s2_data_1[10]),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(s2_data_0[16]),
        .I1(s2_data_1[16]),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(s2_data_0[15]),
        .I1(s2_data_1[15]),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(s2_data_0[14]),
        .I1(s2_data_1[14]),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(s3_data0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(s2_data_0[5]),
        .I1(s2_data_1[5]),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(s2_data_0[4]),
        .I1(s2_data_1[4]),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(s2_data_0[3]),
        .I1(s2_data_1[3]),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(s2_data_0[9]),
        .I1(s2_data_1[9]),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(s2_data_0[8]),
        .I1(s2_data_1[8]),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(s2_data_0[7]),
        .I1(s2_data_1[7]),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(s2_data_0[6]),
        .I1(s2_data_1[6]),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[0]),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[10]),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[11]),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[12]),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[13]),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[13:10]),
        .O(s3_data0[13:10]),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[14]),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[15]),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[16]),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s2_data_0[15:14]}),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],s3_data0[16:14]}),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[1]),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[2]),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[3]),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[4]),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[5]),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[5:2]),
        .O({s3_data0[5:3],\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[6]),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[7]),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[8]),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[9]),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[9:6]),
        .O(s3_data0[9:6]),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2__0 
       (.I0(i_mul_s2_n_36),
        .O(s4_data1_n1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3__0 
       (.I0(i_mul_s2_n_37),
        .O(s4_data1_n1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4__0 
       (.I0(i_mul_s2_n_38),
        .O(s4_data1_n1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5__0 
       (.I0(i_mul_s2_n_39),
        .O(s4_data1_n1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2__0 
       (.I0(i_mul_s2_n_32),
        .O(s4_data1_n1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3__0 
       (.I0(i_mul_s2_n_33),
        .O(s4_data1_n1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4__0 
       (.I0(i_mul_s2_n_34),
        .O(s4_data1_n1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5__0 
       (.I0(i_mul_s2_n_35),
        .O(s4_data1_n1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2__0 
       (.I0(i_mul_s2_n_48),
        .O(s4_data1_n1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3__0 
       (.I0(i_mul_s2_n_44),
        .O(s4_data1_n1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4__0 
       (.I0(i_mul_s2_n_45),
        .O(s4_data1_n1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5__0 
       (.I0(i_mul_s2_n_46),
        .O(s4_data1_n1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6__0 
       (.I0(i_mul_s2_n_47),
        .O(s4_data1_n1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2__0 
       (.I0(i_mul_s2_n_40),
        .O(s4_data1_n1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3__0 
       (.I0(i_mul_s2_n_41),
        .O(s4_data1_n1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4__0 
       (.I0(i_mul_s2_n_42),
        .O(s4_data1_n1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5__0 
       (.I0(i_mul_s2_n_43),
        .O(s4_data1_n1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(s4_data1_n[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(s4_data1_n[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(s4_data1_n[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(s4_data1_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(s4_data1_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(s4_data1_n[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(s4_data1_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(s4_data1_n[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(s4_data1_n[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(s4_data1_n[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(s4_data1_n[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(s4_data1_n[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(s4_data1_n[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(s4_data1_n[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(s4_data1_n[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(s4_data1_n[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(s4_data1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(s4_data1_p[16]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[15]),
        .Q(s4_data2_n[15]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s4_data2_n0[15],\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[16]),
        .Q(s4_data2_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[17]),
        .Q(s4_data2_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[18]),
        .Q(s4_data2_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[19]),
        .Q(s4_data2_n[19]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[19:16]),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[20]),
        .Q(s4_data2_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[21]),
        .Q(s4_data2_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[22]),
        .Q(s4_data2_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[23]),
        .Q(s4_data2_n[23]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[23:20]),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[24]),
        .Q(s4_data2_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[25]),
        .Q(s4_data2_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[26]),
        .Q(s4_data2_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[27]),
        .Q(s4_data2_n[27]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[27:24]),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[28]),
        .Q(s4_data2_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[29]),
        .Q(s4_data2_n[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[30]),
        .Q(s4_data2_n[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[31]),
        .Q(s4_data2_n[31]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[31:28]),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(s4_data2_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(s4_data2_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(s4_data2_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(s4_data2_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(s4_data2_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(s4_data2_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(s4_data2_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(s4_data2_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(s4_data2_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(s4_data2_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(s4_data2_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(s4_data2_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(s4_data2_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(s4_data2_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(s4_data2_p[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(s4_data2_p[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(s4_data2_p[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[0]),
        .Q(s5_data1[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[16]),
        .Q(s5_data1[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(s4_data2_n[15]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[15]),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(s4_data2_n[25]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[25]),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(s4_data2_n[26]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[26]),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(s4_data2_n[27]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[27]),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(s4_data2_n[28]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[28]),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(s4_data2_n[29]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[29]),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(s4_data2_n[30]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[30]),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(s4_data2_n[31]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[31]),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(s4_data2_n[16]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[16]),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(s4_data2_n[17]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[17]),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(s4_data2_n[18]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[18]),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(s4_data2_n[19]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[19]),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(s4_data2_n[20]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[20]),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(s4_data2_n[21]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[21]),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(s4_data2_n[22]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[22]),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(s4_data2_n[23]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[23]),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(s4_data2_n[24]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[24]),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(s5_data2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(s5_data2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(s5_data2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(s5_data2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(s5_data2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(s5_data2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(s5_data2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(s5_data2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(s5_data2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(s5_data2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(s5_data2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(s5_data2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(s5_data2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(s5_data2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(s5_data2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(s5_data2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(s5_data2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[10]),
        .Q(s5_data2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[11]),
        .Q(s5_data2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[12]),
        .Q(s5_data2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[13]),
        .Q(s5_data2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[14]),
        .Q(s5_data2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[15]),
        .Q(s5_data2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[16]),
        .Q(s5_data2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[1]),
        .Q(s5_data2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[2]),
        .Q(s5_data2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[3]),
        .Q(s5_data2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[4]),
        .Q(s5_data2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[5]),
        .Q(s5_data2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[6]),
        .Q(s5_data2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[7]),
        .Q(s5_data2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[8]),
        .Q(s5_data2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[9]),
        .Q(s5_data2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[0]),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[16]),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(s5_data2_0[11]),
        .I1(s5_data2_1[11]),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(s5_data2_0[10]),
        .I1(s5_data2_1[10]),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(s5_data2_0[9]),
        .I1(s5_data2_1[9]),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(s5_data2_0[8]),
        .I1(s5_data2_1[8]),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(s5_data2_0[15]),
        .I1(s5_data2_1[15]),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(s5_data2_0[14]),
        .I1(s5_data2_1[14]),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(s5_data2_0[13]),
        .I1(s5_data2_1[13]),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(s5_data2_0[12]),
        .I1(s5_data2_1[12]),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(s5_data2_0[16]),
        .I1(s5_data2_1[16]),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(s5_data2_0[3]),
        .I1(s5_data2_1[3]),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(s5_data2_0[2]),
        .I1(s5_data2_1[2]),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(s5_data2_0[1]),
        .I1(s5_data2_1[1]),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(s5_data2_0[0]),
        .I1(s5_data1[0]),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(s5_data2_0[7]),
        .I1(s5_data2_1[7]),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(s5_data2_0[6]),
        .I1(s5_data2_1[6]),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(s5_data2_0[5]),
        .I1(s5_data2_1[5]),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(s5_data2_0[4]),
        .I1(s5_data2_1[4]),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[0]),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[10]),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[11]),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[11:8]),
        .O(s6_data20[11:8]),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[12]),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[13]),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[14]),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[15]),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[15:12]),
        .O(s6_data20[15:12]),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[16]),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],s6_data20[16]}),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[1]),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[2]),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[3]),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[3:0]),
        .O(s6_data20[3:0]),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[4]),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[5]),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[6]),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[7]),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[7:4]),
        .O(s6_data20[7:4]),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[8]),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[9]),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_50
   (Q,
    dac_dds_phase_1_1_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_1_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_1_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_1_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire \s1_angle_reg_n_0_[15] ;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_4 ;
  wire \s1_data_n_reg[15]_i_1_n_5 ;
  wire \s1_data_n_reg[15]_i_1_n_6 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_4 ;
  wire \s1_data_n_reg[19]_i_1_n_5 ;
  wire \s1_data_n_reg[19]_i_1_n_6 ;
  wire \s1_data_n_reg[19]_i_1_n_7 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_4 ;
  wire \s1_data_n_reg[23]_i_1_n_5 ;
  wire \s1_data_n_reg[23]_i_1_n_6 ;
  wire \s1_data_n_reg[23]_i_1_n_7 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_4 ;
  wire \s1_data_n_reg[27]_i_1_n_5 ;
  wire \s1_data_n_reg[27]_i_1_n_6 ;
  wire \s1_data_n_reg[27]_i_1_n_7 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_6 ;
  wire \s1_data_n_reg[29]_i_1_n_7 ;
  wire \s1_data_n_reg_n_0_[13] ;
  wire \s1_data_n_reg_n_0_[14] ;
  wire \s1_data_n_reg_n_0_[15] ;
  wire \s1_data_n_reg_n_0_[16] ;
  wire \s1_data_n_reg_n_0_[17] ;
  wire \s1_data_n_reg_n_0_[18] ;
  wire \s1_data_n_reg_n_0_[19] ;
  wire \s1_data_n_reg_n_0_[20] ;
  wire \s1_data_n_reg_n_0_[21] ;
  wire \s1_data_n_reg_n_0_[22] ;
  wire \s1_data_n_reg_n_0_[23] ;
  wire \s1_data_n_reg_n_0_[24] ;
  wire \s1_data_n_reg_n_0_[25] ;
  wire \s1_data_n_reg_n_0_[26] ;
  wire \s1_data_n_reg_n_0_[27] ;
  wire \s1_data_n_reg_n_0_[28] ;
  wire \s1_data_n_reg_n_0_[29] ;
  wire \s1_data_p_reg_n_0_[13] ;
  wire \s1_data_p_reg_n_0_[14] ;
  wire \s1_data_p_reg_n_0_[15] ;
  wire \s1_data_p_reg_n_0_[16] ;
  wire \s1_data_p_reg_n_0_[17] ;
  wire \s1_data_p_reg_n_0_[18] ;
  wire \s1_data_p_reg_n_0_[19] ;
  wire \s1_data_p_reg_n_0_[20] ;
  wire \s1_data_p_reg_n_0_[21] ;
  wire \s1_data_p_reg_n_0_[22] ;
  wire \s1_data_p_reg_n_0_[23] ;
  wire \s1_data_p_reg_n_0_[24] ;
  wire \s1_data_p_reg_n_0_[25] ;
  wire \s1_data_p_reg_n_0_[26] ;
  wire \s1_data_p_reg_n_0_[27] ;
  wire \s1_data_p_reg_n_0_[28] ;
  wire \s1_data_p_reg_n_0_[29] ;
  wire [29:0]s1_data_s;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire \s2_data_0_reg_n_0_[0] ;
  wire \s2_data_0_reg_n_0_[10] ;
  wire \s2_data_0_reg_n_0_[11] ;
  wire \s2_data_0_reg_n_0_[12] ;
  wire \s2_data_0_reg_n_0_[13] ;
  wire \s2_data_0_reg_n_0_[14] ;
  wire \s2_data_0_reg_n_0_[15] ;
  wire \s2_data_0_reg_n_0_[16] ;
  wire \s2_data_0_reg_n_0_[1] ;
  wire \s2_data_0_reg_n_0_[2] ;
  wire \s2_data_0_reg_n_0_[3] ;
  wire \s2_data_0_reg_n_0_[4] ;
  wire \s2_data_0_reg_n_0_[5] ;
  wire \s2_data_0_reg_n_0_[6] ;
  wire \s2_data_0_reg_n_0_[7] ;
  wire \s2_data_0_reg_n_0_[8] ;
  wire \s2_data_0_reg_n_0_[9] ;
  wire \s2_data_1_reg_n_0_[10] ;
  wire \s2_data_1_reg_n_0_[11] ;
  wire \s2_data_1_reg_n_0_[12] ;
  wire \s2_data_1_reg_n_0_[13] ;
  wire \s2_data_1_reg_n_0_[14] ;
  wire \s2_data_1_reg_n_0_[15] ;
  wire \s2_data_1_reg_n_0_[16] ;
  wire \s2_data_1_reg_n_0_[2] ;
  wire \s2_data_1_reg_n_0_[3] ;
  wire \s2_data_1_reg_n_0_[4] ;
  wire \s2_data_1_reg_n_0_[5] ;
  wire \s2_data_1_reg_n_0_[6] ;
  wire \s2_data_1_reg_n_0_[7] ;
  wire \s2_data_1_reg_n_0_[8] ;
  wire \s2_data_1_reg_n_0_[9] ;
  wire [16:0]s3_data;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[2]_i_1_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[13]_i_1_n_4 ;
  wire \s3_data_reg[13]_i_1_n_5 ;
  wire \s3_data_reg[13]_i_1_n_6 ;
  wire \s3_data_reg[13]_i_1_n_7 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_5 ;
  wire \s3_data_reg[16]_i_1_n_6 ;
  wire \s3_data_reg[16]_i_1_n_7 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_4 ;
  wire \s3_data_reg[5]_i_1_n_5 ;
  wire \s3_data_reg[5]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_4 ;
  wire \s3_data_reg[9]_i_1_n_5 ;
  wire \s3_data_reg[9]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_7 ;
  wire \s4_data1_n[12]_i_2__0_n_0 ;
  wire \s4_data1_n[12]_i_3__0_n_0 ;
  wire \s4_data1_n[12]_i_4__0_n_0 ;
  wire \s4_data1_n[12]_i_5__0_n_0 ;
  wire \s4_data1_n[16]_i_2__0_n_0 ;
  wire \s4_data1_n[16]_i_3__0_n_0 ;
  wire \s4_data1_n[16]_i_4__0_n_0 ;
  wire \s4_data1_n[16]_i_5__0_n_0 ;
  wire \s4_data1_n[4]_i_2__0_n_0 ;
  wire \s4_data1_n[4]_i_3__0_n_0 ;
  wire \s4_data1_n[4]_i_4__0_n_0 ;
  wire \s4_data1_n[4]_i_5__0_n_0 ;
  wire \s4_data1_n[4]_i_6__0_n_0 ;
  wire \s4_data1_n[8]_i_2__0_n_0 ;
  wire \s4_data1_n[8]_i_3__0_n_0 ;
  wire \s4_data1_n[8]_i_4__0_n_0 ;
  wire \s4_data1_n[8]_i_5__0_n_0 ;
  wire \s4_data1_n_reg_n_0_[10] ;
  wire \s4_data1_n_reg_n_0_[11] ;
  wire \s4_data1_n_reg_n_0_[12] ;
  wire \s4_data1_n_reg_n_0_[13] ;
  wire \s4_data1_n_reg_n_0_[14] ;
  wire \s4_data1_n_reg_n_0_[15] ;
  wire \s4_data1_n_reg_n_0_[16] ;
  wire \s4_data1_n_reg_n_0_[1] ;
  wire \s4_data1_n_reg_n_0_[2] ;
  wire \s4_data1_n_reg_n_0_[3] ;
  wire \s4_data1_n_reg_n_0_[4] ;
  wire \s4_data1_n_reg_n_0_[5] ;
  wire \s4_data1_n_reg_n_0_[6] ;
  wire \s4_data1_n_reg_n_0_[7] ;
  wire \s4_data1_n_reg_n_0_[8] ;
  wire \s4_data1_n_reg_n_0_[9] ;
  wire \s4_data1_p_reg_n_0_[0] ;
  wire \s4_data1_p_reg_n_0_[16] ;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_4 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_4 ;
  wire \s4_data2_n_reg[19]_i_1_n_5 ;
  wire \s4_data2_n_reg[19]_i_1_n_6 ;
  wire \s4_data2_n_reg[19]_i_1_n_7 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_4 ;
  wire \s4_data2_n_reg[23]_i_1_n_5 ;
  wire \s4_data2_n_reg[23]_i_1_n_6 ;
  wire \s4_data2_n_reg[23]_i_1_n_7 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_4 ;
  wire \s4_data2_n_reg[27]_i_1_n_5 ;
  wire \s4_data2_n_reg[27]_i_1_n_6 ;
  wire \s4_data2_n_reg[27]_i_1_n_7 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_4 ;
  wire \s4_data2_n_reg[31]_i_1_n_5 ;
  wire \s4_data2_n_reg[31]_i_1_n_6 ;
  wire \s4_data2_n_reg[31]_i_1_n_7 ;
  wire \s4_data2_n_reg_n_0_[15] ;
  wire \s4_data2_n_reg_n_0_[16] ;
  wire \s4_data2_n_reg_n_0_[17] ;
  wire \s4_data2_n_reg_n_0_[18] ;
  wire \s4_data2_n_reg_n_0_[19] ;
  wire \s4_data2_n_reg_n_0_[20] ;
  wire \s4_data2_n_reg_n_0_[21] ;
  wire \s4_data2_n_reg_n_0_[22] ;
  wire \s4_data2_n_reg_n_0_[23] ;
  wire \s4_data2_n_reg_n_0_[24] ;
  wire \s4_data2_n_reg_n_0_[25] ;
  wire \s4_data2_n_reg_n_0_[26] ;
  wire \s4_data2_n_reg_n_0_[27] ;
  wire \s4_data2_n_reg_n_0_[28] ;
  wire \s4_data2_n_reg_n_0_[29] ;
  wire \s4_data2_n_reg_n_0_[30] ;
  wire \s4_data2_n_reg_n_0_[31] ;
  wire \s4_data2_p_reg_n_0_[15] ;
  wire \s4_data2_p_reg_n_0_[16] ;
  wire \s4_data2_p_reg_n_0_[17] ;
  wire \s4_data2_p_reg_n_0_[18] ;
  wire \s4_data2_p_reg_n_0_[19] ;
  wire \s4_data2_p_reg_n_0_[20] ;
  wire \s4_data2_p_reg_n_0_[21] ;
  wire \s4_data2_p_reg_n_0_[22] ;
  wire \s4_data2_p_reg_n_0_[23] ;
  wire \s4_data2_p_reg_n_0_[24] ;
  wire \s4_data2_p_reg_n_0_[25] ;
  wire \s4_data2_p_reg_n_0_[26] ;
  wire \s4_data2_p_reg_n_0_[27] ;
  wire \s4_data2_p_reg_n_0_[28] ;
  wire \s4_data2_p_reg_n_0_[29] ;
  wire \s4_data2_p_reg_n_0_[30] ;
  wire \s4_data2_p_reg_n_0_[31] ;
  wire [31:0]s4_data2_s;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire \s5_data1_reg_n_0_[0] ;
  wire \s5_data1_reg_n_0_[16] ;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire \s5_data2_0_reg_n_0_[0] ;
  wire \s5_data2_0_reg_n_0_[10] ;
  wire \s5_data2_0_reg_n_0_[11] ;
  wire \s5_data2_0_reg_n_0_[12] ;
  wire \s5_data2_0_reg_n_0_[13] ;
  wire \s5_data2_0_reg_n_0_[14] ;
  wire \s5_data2_0_reg_n_0_[15] ;
  wire \s5_data2_0_reg_n_0_[16] ;
  wire \s5_data2_0_reg_n_0_[1] ;
  wire \s5_data2_0_reg_n_0_[2] ;
  wire \s5_data2_0_reg_n_0_[3] ;
  wire \s5_data2_0_reg_n_0_[4] ;
  wire \s5_data2_0_reg_n_0_[5] ;
  wire \s5_data2_0_reg_n_0_[6] ;
  wire \s5_data2_0_reg_n_0_[7] ;
  wire \s5_data2_0_reg_n_0_[8] ;
  wire \s5_data2_0_reg_n_0_[9] ;
  wire \s5_data2_1_reg_n_0_[10] ;
  wire \s5_data2_1_reg_n_0_[11] ;
  wire \s5_data2_1_reg_n_0_[12] ;
  wire \s5_data2_1_reg_n_0_[13] ;
  wire \s5_data2_1_reg_n_0_[14] ;
  wire \s5_data2_1_reg_n_0_[15] ;
  wire \s5_data2_1_reg_n_0_[16] ;
  wire \s5_data2_1_reg_n_0_[1] ;
  wire \s5_data2_1_reg_n_0_[2] ;
  wire \s5_data2_1_reg_n_0_[3] ;
  wire \s5_data2_1_reg_n_0_[4] ;
  wire \s5_data2_1_reg_n_0_[5] ;
  wire \s5_data2_1_reg_n_0_[6] ;
  wire \s5_data2_1_reg_n_0_[7] ;
  wire \s5_data2_1_reg_n_0_[8] ;
  wire \s5_data2_1_reg_n_0_[9] ;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[11]_i_1_n_4 ;
  wire \s6_data2_reg[11]_i_1_n_5 ;
  wire \s6_data2_reg[11]_i_1_n_6 ;
  wire \s6_data2_reg[11]_i_1_n_7 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_4 ;
  wire \s6_data2_reg[15]_i_1_n_5 ;
  wire \s6_data2_reg[15]_i_1_n_6 ;
  wire \s6_data2_reg[15]_i_1_n_7 ;
  wire \s6_data2_reg[16]_i_1_n_7 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_4 ;
  wire \s6_data2_reg[3]_i_1_n_5 ;
  wire \s6_data2_reg[3]_i_1_n_6 ;
  wire \s6_data2_reg[3]_i_1_n_7 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_4 ;
  wire \s6_data2_reg[7]_i_1_n_5 ;
  wire \s6_data2_reg[7]_i_1_n_6 ;
  wire \s6_data2_reg[7]_i_1_n_7 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire \s7_data_reg_n_0_[15] ;
  wire \s7_data_reg_n_0_[16] ;
  wire \s7_data_reg_n_0_[17] ;
  wire \s7_data_reg_n_0_[18] ;
  wire \s7_data_reg_n_0_[19] ;
  wire \s7_data_reg_n_0_[20] ;
  wire \s7_data_reg_n_0_[21] ;
  wire \s7_data_reg_n_0_[22] ;
  wire \s7_data_reg_n_0_[23] ;
  wire \s7_data_reg_n_0_[24] ;
  wire \s7_data_reg_n_0_[25] ;
  wire \s7_data_reg_n_0_[26] ;
  wire \s7_data_reg_n_0_[27] ;
  wire \s7_data_reg_n_0_[28] ;
  wire \s7_data_reg_n_0_[29] ;
  wire \s7_data_reg_n_0_[30] ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_51 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .\dac_dds_phase_1_1_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_52 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .S({\s4_data1_n[4]_i_3__0_n_0 ,\s4_data1_n[4]_i_4__0_n_0 ,\s4_data1_n[4]_i_5__0_n_0 ,\s4_data1_n[4]_i_6__0_n_0 }),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .\s4_data1_n_reg[12] ({\s4_data1_n[12]_i_2__0_n_0 ,\s4_data1_n[12]_i_3__0_n_0 ,\s4_data1_n[12]_i_4__0_n_0 ,\s4_data1_n[12]_i_5__0_n_0 }),
        .\s4_data1_n_reg[16] ({\s4_data1_n[16]_i_2__0_n_0 ,\s4_data1_n[16]_i_3__0_n_0 ,\s4_data1_n[16]_i_4__0_n_0 ,\s4_data1_n[16]_i_5__0_n_0 }),
        .\s4_data1_n_reg[4] (\s4_data1_n[4]_i_2__0_n_0 ),
        .\s4_data1_n_reg[8] ({\s4_data1_n[8]_i_2__0_n_0 ,\s4_data1_n[8]_i_3__0_n_0 ,\s4_data1_n[8]_i_4__0_n_0 ,\s4_data1_n[8]_i_5__0_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_53 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_54 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(\s1_angle_reg_n_0_[15] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_1_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[15]_i_1_n_4 ,\s1_data_n_reg[15]_i_1_n_5 ,\s1_data_n_reg[15]_i_1_n_6 ,\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[19]_i_1_n_4 ,\s1_data_n_reg[19]_i_1_n_5 ,\s1_data_n_reg[19]_i_1_n_6 ,\s1_data_n_reg[19]_i_1_n_7 }),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[23]_i_1_n_4 ,\s1_data_n_reg[23]_i_1_n_5 ,\s1_data_n_reg[23]_i_1_n_6 ,\s1_data_n_reg[23]_i_1_n_7 }),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[27]_i_1_n_4 ,\s1_data_n_reg[27]_i_1_n_5 ,\s1_data_n_reg[27]_i_1_n_6 ,\s1_data_n_reg[27]_i_1_n_7 }),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],\s1_data_n_reg[29]_i_1_n_6 ,\s1_data_n_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(\s1_data_p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(\s1_data_p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(\s1_data_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(\s1_data_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(\s1_data_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(\s1_data_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(\s1_data_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(\s1_data_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(\s1_data_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(\s1_data_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(\s1_data_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(\s1_data_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(\s1_data_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(\s1_data_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(\s1_data_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(\s1_data_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(\s1_data_p_reg_n_0_[29] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(\s1_data_p_reg_n_0_[13] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[13] ),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(\s1_data_p_reg_n_0_[23] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[23] ),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(\s1_data_p_reg_n_0_[24] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[24] ),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(\s1_data_p_reg_n_0_[25] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[25] ),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(\s1_data_p_reg_n_0_[26] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[26] ),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(\s1_data_p_reg_n_0_[27] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[27] ),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(\s1_data_p_reg_n_0_[28] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[28] ),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(\s1_data_p_reg_n_0_[29] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[29] ),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(\s1_data_p_reg_n_0_[14] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[14] ),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(\s1_data_p_reg_n_0_[15] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[15] ),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(\s1_data_p_reg_n_0_[16] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[16] ),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(\s1_data_p_reg_n_0_[17] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[17] ),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(\s1_data_p_reg_n_0_[18] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[18] ),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(\s1_data_p_reg_n_0_[19] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[19] ),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(\s1_data_p_reg_n_0_[20] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[20] ),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(\s1_data_p_reg_n_0_[21] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[21] ),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(\s1_data_p_reg_n_0_[22] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[22] ),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(\s2_data_0_reg_n_0_[13] ),
        .I1(\s2_data_1_reg_n_0_[13] ),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(\s2_data_0_reg_n_0_[12] ),
        .I1(\s2_data_1_reg_n_0_[12] ),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(\s2_data_0_reg_n_0_[11] ),
        .I1(\s2_data_1_reg_n_0_[11] ),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(\s2_data_0_reg_n_0_[10] ),
        .I1(\s2_data_1_reg_n_0_[10] ),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(\s2_data_0_reg_n_0_[16] ),
        .I1(\s2_data_1_reg_n_0_[16] ),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(\s2_data_0_reg_n_0_[15] ),
        .I1(\s2_data_1_reg_n_0_[15] ),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(\s2_data_0_reg_n_0_[14] ),
        .I1(\s2_data_1_reg_n_0_[14] ),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(\s2_data_0_reg_n_0_[5] ),
        .I1(\s2_data_1_reg_n_0_[5] ),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(\s2_data_0_reg_n_0_[4] ),
        .I1(\s2_data_1_reg_n_0_[4] ),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(\s2_data_0_reg_n_0_[3] ),
        .I1(\s2_data_1_reg_n_0_[3] ),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(\s2_data_0_reg_n_0_[9] ),
        .I1(\s2_data_1_reg_n_0_[9] ),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(\s2_data_0_reg_n_0_[8] ),
        .I1(\s2_data_1_reg_n_0_[8] ),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(\s2_data_0_reg_n_0_[7] ),
        .I1(\s2_data_1_reg_n_0_[7] ),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(\s2_data_0_reg_n_0_[6] ),
        .I1(\s2_data_1_reg_n_0_[6] ),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[0] ),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_7 ),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_6 ),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_5 ),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_4 ),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[13] ,\s2_data_0_reg_n_0_[12] ,\s2_data_0_reg_n_0_[11] ,\s2_data_0_reg_n_0_[10] }),
        .O({\s3_data_reg[13]_i_1_n_4 ,\s3_data_reg[13]_i_1_n_5 ,\s3_data_reg[13]_i_1_n_6 ,\s3_data_reg[13]_i_1_n_7 }),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_7 ),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_6 ),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_5 ),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s2_data_0_reg_n_0_[15] ,\s2_data_0_reg_n_0_[14] }),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],\s3_data_reg[16]_i_1_n_5 ,\s3_data_reg[16]_i_1_n_6 ,\s3_data_reg[16]_i_1_n_7 }),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[1] ),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data[2]_i_1_n_0 ),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_6 ),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_5 ),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_4 ),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[5] ,\s2_data_0_reg_n_0_[4] ,\s2_data_0_reg_n_0_[3] ,\s2_data_0_reg_n_0_[2] }),
        .O({\s3_data_reg[5]_i_1_n_4 ,\s3_data_reg[5]_i_1_n_5 ,\s3_data_reg[5]_i_1_n_6 ,\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_7 ),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_6 ),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_5 ),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_4 ),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[9] ,\s2_data_0_reg_n_0_[8] ,\s2_data_0_reg_n_0_[7] ,\s2_data_0_reg_n_0_[6] }),
        .O({\s3_data_reg[9]_i_1_n_4 ,\s3_data_reg[9]_i_1_n_5 ,\s3_data_reg[9]_i_1_n_6 ,\s3_data_reg[9]_i_1_n_7 }),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2__0 
       (.I0(i_mul_s2_n_36),
        .O(\s4_data1_n[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3__0 
       (.I0(i_mul_s2_n_37),
        .O(\s4_data1_n[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4__0 
       (.I0(i_mul_s2_n_38),
        .O(\s4_data1_n[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5__0 
       (.I0(i_mul_s2_n_39),
        .O(\s4_data1_n[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2__0 
       (.I0(i_mul_s2_n_32),
        .O(\s4_data1_n[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3__0 
       (.I0(i_mul_s2_n_33),
        .O(\s4_data1_n[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4__0 
       (.I0(i_mul_s2_n_34),
        .O(\s4_data1_n[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5__0 
       (.I0(i_mul_s2_n_35),
        .O(\s4_data1_n[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2__0 
       (.I0(i_mul_s2_n_48),
        .O(\s4_data1_n[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3__0 
       (.I0(i_mul_s2_n_44),
        .O(\s4_data1_n[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4__0 
       (.I0(i_mul_s2_n_45),
        .O(\s4_data1_n[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5__0 
       (.I0(i_mul_s2_n_46),
        .O(\s4_data1_n[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6__0 
       (.I0(i_mul_s2_n_47),
        .O(\s4_data1_n[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2__0 
       (.I0(i_mul_s2_n_40),
        .O(\s4_data1_n[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3__0 
       (.I0(i_mul_s2_n_41),
        .O(\s4_data1_n[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4__0 
       (.I0(i_mul_s2_n_42),
        .O(\s4_data1_n[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5__0 
       (.I0(i_mul_s2_n_43),
        .O(\s4_data1_n[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(\s4_data1_n_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(\s4_data1_n_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(\s4_data1_n_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(\s4_data1_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(\s4_data1_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(\s4_data1_n_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(\s4_data1_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(\s4_data1_n_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(\s4_data1_n_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(\s4_data1_n_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(\s4_data1_n_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(\s4_data1_n_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(\s4_data1_n_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(\s4_data1_n_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(\s4_data1_n_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(\s4_data1_n_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(\s4_data1_p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(\s4_data1_p_reg_n_0_[16] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[15]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[15]_i_1_n_4 ,\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[19]_i_1_n_4 ,\s4_data2_n_reg[19]_i_1_n_5 ,\s4_data2_n_reg[19]_i_1_n_6 ,\s4_data2_n_reg[19]_i_1_n_7 }),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[23]_i_1_n_4 ,\s4_data2_n_reg[23]_i_1_n_5 ,\s4_data2_n_reg[23]_i_1_n_6 ,\s4_data2_n_reg[23]_i_1_n_7 }),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[27]_i_1_n_4 ,\s4_data2_n_reg[27]_i_1_n_5 ,\s4_data2_n_reg[27]_i_1_n_6 ,\s4_data2_n_reg[27]_i_1_n_7 }),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[31]_i_1_n_4 ,\s4_data2_n_reg[31]_i_1_n_5 ,\s4_data2_n_reg[31]_i_1_n_6 ,\s4_data2_n_reg[31]_i_1_n_7 }),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(\s4_data2_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(\s4_data2_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(\s4_data2_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(\s4_data2_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(\s4_data2_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(\s4_data2_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(\s4_data2_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(\s4_data2_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(\s4_data2_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(\s4_data2_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(\s4_data2_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(\s4_data2_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(\s4_data2_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(\s4_data2_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(\s4_data2_p_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(\s4_data2_p_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(\s4_data2_p_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[0] ),
        .Q(\s5_data1_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[16] ),
        .Q(\s5_data1_reg_n_0_[16] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[15] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[15] ),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[25] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[25] ),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[26] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[26] ),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[27] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[27] ),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[28] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[28] ),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[29] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[29] ),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[30] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[30] ),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[31] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[31] ),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[16] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[16] ),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[17] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[17] ),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[18] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[18] ),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[19] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[19] ),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[20] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[20] ),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[21] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[21] ),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[22] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[22] ),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[23] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[23] ),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[24] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[24] ),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[10] ),
        .Q(\s5_data2_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[11] ),
        .Q(\s5_data2_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[12] ),
        .Q(\s5_data2_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[13] ),
        .Q(\s5_data2_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[14] ),
        .Q(\s5_data2_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[15] ),
        .Q(\s5_data2_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[16] ),
        .Q(\s5_data2_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[1] ),
        .Q(\s5_data2_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[2] ),
        .Q(\s5_data2_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[3] ),
        .Q(\s5_data2_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[4] ),
        .Q(\s5_data2_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[5] ),
        .Q(\s5_data2_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[6] ),
        .Q(\s5_data2_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[7] ),
        .Q(\s5_data2_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[8] ),
        .Q(\s5_data2_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[9] ),
        .Q(\s5_data2_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[0] ),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[16] ),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[11] ),
        .I1(\s5_data2_1_reg_n_0_[11] ),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[10] ),
        .I1(\s5_data2_1_reg_n_0_[10] ),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[9] ),
        .I1(\s5_data2_1_reg_n_0_[9] ),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[8] ),
        .I1(\s5_data2_1_reg_n_0_[8] ),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[15] ),
        .I1(\s5_data2_1_reg_n_0_[15] ),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[14] ),
        .I1(\s5_data2_1_reg_n_0_[14] ),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[13] ),
        .I1(\s5_data2_1_reg_n_0_[13] ),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[12] ),
        .I1(\s5_data2_1_reg_n_0_[12] ),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[16] ),
        .I1(\s5_data2_1_reg_n_0_[16] ),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[3] ),
        .I1(\s5_data2_1_reg_n_0_[3] ),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[2] ),
        .I1(\s5_data2_1_reg_n_0_[2] ),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[1] ),
        .I1(\s5_data2_1_reg_n_0_[1] ),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[0] ),
        .I1(\s5_data1_reg_n_0_[0] ),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[7] ),
        .I1(\s5_data2_1_reg_n_0_[7] ),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[6] ),
        .I1(\s5_data2_1_reg_n_0_[6] ),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[5] ),
        .I1(\s5_data2_1_reg_n_0_[5] ),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[4] ),
        .I1(\s5_data2_1_reg_n_0_[4] ),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_7 ),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_5 ),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_4 ),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[11] ,\s5_data2_0_reg_n_0_[10] ,\s5_data2_0_reg_n_0_[9] ,\s5_data2_0_reg_n_0_[8] }),
        .O({\s6_data2_reg[11]_i_1_n_4 ,\s6_data2_reg[11]_i_1_n_5 ,\s6_data2_reg[11]_i_1_n_6 ,\s6_data2_reg[11]_i_1_n_7 }),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_7 ),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_6 ),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_5 ),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_4 ),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[15] ,\s5_data2_0_reg_n_0_[14] ,\s5_data2_0_reg_n_0_[13] ,\s5_data2_0_reg_n_0_[12] }),
        .O({\s6_data2_reg[15]_i_1_n_4 ,\s6_data2_reg[15]_i_1_n_5 ,\s6_data2_reg[15]_i_1_n_6 ,\s6_data2_reg[15]_i_1_n_7 }),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[16]_i_1_n_7 ),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],\s6_data2_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_6 ),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_5 ),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_4 ),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[3] ,\s5_data2_0_reg_n_0_[2] ,\s5_data2_0_reg_n_0_[1] ,\s5_data2_0_reg_n_0_[0] }),
        .O({\s6_data2_reg[3]_i_1_n_4 ,\s6_data2_reg[3]_i_1_n_5 ,\s6_data2_reg[3]_i_1_n_6 ,\s6_data2_reg[3]_i_1_n_7 }),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_7 ),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_6 ),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_5 ),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_4 ),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[7] ,\s5_data2_0_reg_n_0_[6] ,\s5_data2_0_reg_n_0_[5] ,\s5_data2_0_reg_n_0_[4] }),
        .O({\s6_data2_reg[7]_i_1_n_4 ,\s6_data2_reg[7]_i_1_n_5 ,\s6_data2_reg[7]_i_1_n_6 ,\s6_data2_reg[7]_i_1_n_7 }),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_7 ),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_6 ),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[15] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[25] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[26] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[27] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[28] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[29] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[30] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[16] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[17] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[18] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[19] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[20] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[21] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[22] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[23] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[24] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_61
   (Q,
    dac_dds_phase_1_0_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_1_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_1_0_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_1_0_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire [15:0]p_0_in;
  wire [15:15]s1_angle;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire [29:13]s1_data_n;
  wire [29:13]s1_data_n0;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire [29:13]s1_data_p;
  wire [29:0]s1_data_s;
  wire [16:0]s2_data_0;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire [16:2]s2_data_1;
  wire [16:0]s3_data;
  wire [16:2]s3_data0;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire [16:1]s4_data1_n;
  wire [16:0]s4_data1_n1;
  wire [16:0]s4_data1_p;
  wire [31:15]s4_data2_n;
  wire [31:15]s4_data2_n0;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire [31:15]s4_data2_p;
  wire [31:0]s4_data2_s;
  wire [16:0]s5_data1;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire [16:0]s5_data2_0;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire [16:1]s5_data2_1;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire [16:0]s6_data20;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_62 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .\dac_dds_phase_1_0_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_63 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .s4_data1_n1(s4_data1_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_64 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_65 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(s1_angle),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_1_0_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[13]),
        .Q(s1_data_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[14]),
        .Q(s1_data_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[15]),
        .Q(s1_data_n[15]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s1_data_n0[15:13],\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[16]),
        .Q(s1_data_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[17]),
        .Q(s1_data_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[18]),
        .Q(s1_data_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[19]),
        .Q(s1_data_n[19]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[19:16]),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[20]),
        .Q(s1_data_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[21]),
        .Q(s1_data_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[22]),
        .Q(s1_data_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[23]),
        .Q(s1_data_n[23]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[23:20]),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[24]),
        .Q(s1_data_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[25]),
        .Q(s1_data_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[26]),
        .Q(s1_data_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[27]),
        .Q(s1_data_n[27]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[27:24]),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[28]),
        .Q(s1_data_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[29]),
        .Q(s1_data_n[29]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],s1_data_n0[29:28]}),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(s1_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(s1_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(s1_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(s1_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(s1_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(s1_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(s1_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(s1_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(s1_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(s1_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(s1_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(s1_data_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(s1_data_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(s1_data_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(s1_data_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(s1_data_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(s1_data_p[29]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(s1_data_p[13]),
        .I1(s1_angle),
        .I2(s1_data_n[13]),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(s1_data_p[23]),
        .I1(s1_angle),
        .I2(s1_data_n[23]),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(s1_data_p[24]),
        .I1(s1_angle),
        .I2(s1_data_n[24]),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(s1_data_p[25]),
        .I1(s1_angle),
        .I2(s1_data_n[25]),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(s1_data_p[26]),
        .I1(s1_angle),
        .I2(s1_data_n[26]),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(s1_data_p[27]),
        .I1(s1_angle),
        .I2(s1_data_n[27]),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(s1_data_p[28]),
        .I1(s1_angle),
        .I2(s1_data_n[28]),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(s1_data_p[29]),
        .I1(s1_angle),
        .I2(s1_data_n[29]),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(s1_data_p[14]),
        .I1(s1_angle),
        .I2(s1_data_n[14]),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(s1_data_p[15]),
        .I1(s1_angle),
        .I2(s1_data_n[15]),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(s1_data_p[16]),
        .I1(s1_angle),
        .I2(s1_data_n[16]),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(s1_data_p[17]),
        .I1(s1_angle),
        .I2(s1_data_n[17]),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(s1_data_p[18]),
        .I1(s1_angle),
        .I2(s1_data_n[18]),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(s1_data_p[19]),
        .I1(s1_angle),
        .I2(s1_data_n[19]),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(s1_data_p[20]),
        .I1(s1_angle),
        .I2(s1_data_n[20]),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(s1_data_p[21]),
        .I1(s1_angle),
        .I2(s1_data_n[21]),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(s1_data_p[22]),
        .I1(s1_angle),
        .I2(s1_data_n[22]),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(s2_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(s2_data_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(s2_data_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(s2_data_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(s2_data_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(s2_data_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(s2_data_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(s2_data_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(s2_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(s2_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(s2_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(s2_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(s2_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(s2_data_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(s2_data_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(s2_data_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(s2_data_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(s2_data_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(s2_data_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(s2_data_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(s2_data_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(s2_data_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(s2_data_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(s2_data_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(s2_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(s2_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(s2_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(s2_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(s2_data_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(s2_data_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(s2_data_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(s2_data_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(s2_data_0[13]),
        .I1(s2_data_1[13]),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(s2_data_0[12]),
        .I1(s2_data_1[12]),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(s2_data_0[11]),
        .I1(s2_data_1[11]),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(s2_data_0[10]),
        .I1(s2_data_1[10]),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(s2_data_0[16]),
        .I1(s2_data_1[16]),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(s2_data_0[15]),
        .I1(s2_data_1[15]),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(s2_data_0[14]),
        .I1(s2_data_1[14]),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(s3_data0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(s2_data_0[5]),
        .I1(s2_data_1[5]),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(s2_data_0[4]),
        .I1(s2_data_1[4]),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(s2_data_0[3]),
        .I1(s2_data_1[3]),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(s2_data_0[9]),
        .I1(s2_data_1[9]),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(s2_data_0[8]),
        .I1(s2_data_1[8]),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(s2_data_0[7]),
        .I1(s2_data_1[7]),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(s2_data_0[6]),
        .I1(s2_data_1[6]),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[0]),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[10]),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[11]),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[12]),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[13]),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[13:10]),
        .O(s3_data0[13:10]),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[14]),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[15]),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[16]),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s2_data_0[15:14]}),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],s3_data0[16:14]}),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[1]),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[2]),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[3]),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[4]),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[5]),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[5:2]),
        .O({s3_data0[5:3],\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[6]),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[7]),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[8]),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[9]),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[9:6]),
        .O(s3_data0[9:6]),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2__0 
       (.I0(i_mul_s2_n_36),
        .O(s4_data1_n1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3__0 
       (.I0(i_mul_s2_n_37),
        .O(s4_data1_n1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4__0 
       (.I0(i_mul_s2_n_38),
        .O(s4_data1_n1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5__0 
       (.I0(i_mul_s2_n_39),
        .O(s4_data1_n1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2__0 
       (.I0(i_mul_s2_n_32),
        .O(s4_data1_n1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3__0 
       (.I0(i_mul_s2_n_33),
        .O(s4_data1_n1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4__0 
       (.I0(i_mul_s2_n_34),
        .O(s4_data1_n1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5__0 
       (.I0(i_mul_s2_n_35),
        .O(s4_data1_n1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2__0 
       (.I0(i_mul_s2_n_48),
        .O(s4_data1_n1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3__0 
       (.I0(i_mul_s2_n_44),
        .O(s4_data1_n1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4__0 
       (.I0(i_mul_s2_n_45),
        .O(s4_data1_n1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5__0 
       (.I0(i_mul_s2_n_46),
        .O(s4_data1_n1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6__0 
       (.I0(i_mul_s2_n_47),
        .O(s4_data1_n1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2__0 
       (.I0(i_mul_s2_n_40),
        .O(s4_data1_n1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3__0 
       (.I0(i_mul_s2_n_41),
        .O(s4_data1_n1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4__0 
       (.I0(i_mul_s2_n_42),
        .O(s4_data1_n1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5__0 
       (.I0(i_mul_s2_n_43),
        .O(s4_data1_n1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(s4_data1_n[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(s4_data1_n[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(s4_data1_n[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(s4_data1_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(s4_data1_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(s4_data1_n[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(s4_data1_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(s4_data1_n[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(s4_data1_n[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(s4_data1_n[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(s4_data1_n[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(s4_data1_n[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(s4_data1_n[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(s4_data1_n[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(s4_data1_n[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(s4_data1_n[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(s4_data1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(s4_data1_p[16]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[15]),
        .Q(s4_data2_n[15]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s4_data2_n0[15],\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[16]),
        .Q(s4_data2_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[17]),
        .Q(s4_data2_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[18]),
        .Q(s4_data2_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[19]),
        .Q(s4_data2_n[19]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[19:16]),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[20]),
        .Q(s4_data2_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[21]),
        .Q(s4_data2_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[22]),
        .Q(s4_data2_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[23]),
        .Q(s4_data2_n[23]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[23:20]),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[24]),
        .Q(s4_data2_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[25]),
        .Q(s4_data2_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[26]),
        .Q(s4_data2_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[27]),
        .Q(s4_data2_n[27]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[27:24]),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[28]),
        .Q(s4_data2_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[29]),
        .Q(s4_data2_n[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[30]),
        .Q(s4_data2_n[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[31]),
        .Q(s4_data2_n[31]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[31:28]),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(s4_data2_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(s4_data2_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(s4_data2_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(s4_data2_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(s4_data2_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(s4_data2_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(s4_data2_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(s4_data2_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(s4_data2_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(s4_data2_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(s4_data2_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(s4_data2_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(s4_data2_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(s4_data2_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(s4_data2_p[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(s4_data2_p[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(s4_data2_p[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[0]),
        .Q(s5_data1[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[16]),
        .Q(s5_data1[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(s4_data2_n[15]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[15]),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(s4_data2_n[25]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[25]),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(s4_data2_n[26]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[26]),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(s4_data2_n[27]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[27]),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(s4_data2_n[28]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[28]),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(s4_data2_n[29]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[29]),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(s4_data2_n[30]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[30]),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(s4_data2_n[31]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[31]),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(s4_data2_n[16]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[16]),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(s4_data2_n[17]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[17]),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(s4_data2_n[18]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[18]),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(s4_data2_n[19]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[19]),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(s4_data2_n[20]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[20]),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(s4_data2_n[21]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[21]),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(s4_data2_n[22]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[22]),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(s4_data2_n[23]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[23]),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(s4_data2_n[24]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[24]),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(s5_data2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(s5_data2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(s5_data2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(s5_data2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(s5_data2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(s5_data2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(s5_data2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(s5_data2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(s5_data2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(s5_data2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(s5_data2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(s5_data2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(s5_data2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(s5_data2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(s5_data2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(s5_data2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(s5_data2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[10]),
        .Q(s5_data2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[11]),
        .Q(s5_data2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[12]),
        .Q(s5_data2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[13]),
        .Q(s5_data2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[14]),
        .Q(s5_data2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[15]),
        .Q(s5_data2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[16]),
        .Q(s5_data2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[1]),
        .Q(s5_data2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[2]),
        .Q(s5_data2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[3]),
        .Q(s5_data2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[4]),
        .Q(s5_data2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[5]),
        .Q(s5_data2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[6]),
        .Q(s5_data2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[7]),
        .Q(s5_data2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[8]),
        .Q(s5_data2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[9]),
        .Q(s5_data2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[0]),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[16]),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(s5_data2_0[11]),
        .I1(s5_data2_1[11]),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(s5_data2_0[10]),
        .I1(s5_data2_1[10]),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(s5_data2_0[9]),
        .I1(s5_data2_1[9]),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(s5_data2_0[8]),
        .I1(s5_data2_1[8]),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(s5_data2_0[15]),
        .I1(s5_data2_1[15]),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(s5_data2_0[14]),
        .I1(s5_data2_1[14]),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(s5_data2_0[13]),
        .I1(s5_data2_1[13]),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(s5_data2_0[12]),
        .I1(s5_data2_1[12]),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(s5_data2_0[16]),
        .I1(s5_data2_1[16]),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(s5_data2_0[3]),
        .I1(s5_data2_1[3]),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(s5_data2_0[2]),
        .I1(s5_data2_1[2]),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(s5_data2_0[1]),
        .I1(s5_data2_1[1]),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(s5_data2_0[0]),
        .I1(s5_data1[0]),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(s5_data2_0[7]),
        .I1(s5_data2_1[7]),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(s5_data2_0[6]),
        .I1(s5_data2_1[6]),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(s5_data2_0[5]),
        .I1(s5_data2_1[5]),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(s5_data2_0[4]),
        .I1(s5_data2_1[4]),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[0]),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[10]),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[11]),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[11:8]),
        .O(s6_data20[11:8]),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[12]),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[13]),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[14]),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[15]),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[15:12]),
        .O(s6_data20[15:12]),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[16]),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],s6_data20[16]}),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[1]),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[2]),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[3]),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[3:0]),
        .O(s6_data20[3:0]),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[4]),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[5]),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[6]),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[7]),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[7:4]),
        .O(s6_data20[7:4]),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[8]),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[9]),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_74
   (Q,
    dac_dds_phase_0_1_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_0_1_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_0_1_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_0_1_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire \s1_angle_reg_n_0_[15] ;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_4 ;
  wire \s1_data_n_reg[15]_i_1_n_5 ;
  wire \s1_data_n_reg[15]_i_1_n_6 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_4 ;
  wire \s1_data_n_reg[19]_i_1_n_5 ;
  wire \s1_data_n_reg[19]_i_1_n_6 ;
  wire \s1_data_n_reg[19]_i_1_n_7 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_4 ;
  wire \s1_data_n_reg[23]_i_1_n_5 ;
  wire \s1_data_n_reg[23]_i_1_n_6 ;
  wire \s1_data_n_reg[23]_i_1_n_7 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_4 ;
  wire \s1_data_n_reg[27]_i_1_n_5 ;
  wire \s1_data_n_reg[27]_i_1_n_6 ;
  wire \s1_data_n_reg[27]_i_1_n_7 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_6 ;
  wire \s1_data_n_reg[29]_i_1_n_7 ;
  wire \s1_data_n_reg_n_0_[13] ;
  wire \s1_data_n_reg_n_0_[14] ;
  wire \s1_data_n_reg_n_0_[15] ;
  wire \s1_data_n_reg_n_0_[16] ;
  wire \s1_data_n_reg_n_0_[17] ;
  wire \s1_data_n_reg_n_0_[18] ;
  wire \s1_data_n_reg_n_0_[19] ;
  wire \s1_data_n_reg_n_0_[20] ;
  wire \s1_data_n_reg_n_0_[21] ;
  wire \s1_data_n_reg_n_0_[22] ;
  wire \s1_data_n_reg_n_0_[23] ;
  wire \s1_data_n_reg_n_0_[24] ;
  wire \s1_data_n_reg_n_0_[25] ;
  wire \s1_data_n_reg_n_0_[26] ;
  wire \s1_data_n_reg_n_0_[27] ;
  wire \s1_data_n_reg_n_0_[28] ;
  wire \s1_data_n_reg_n_0_[29] ;
  wire \s1_data_p_reg_n_0_[13] ;
  wire \s1_data_p_reg_n_0_[14] ;
  wire \s1_data_p_reg_n_0_[15] ;
  wire \s1_data_p_reg_n_0_[16] ;
  wire \s1_data_p_reg_n_0_[17] ;
  wire \s1_data_p_reg_n_0_[18] ;
  wire \s1_data_p_reg_n_0_[19] ;
  wire \s1_data_p_reg_n_0_[20] ;
  wire \s1_data_p_reg_n_0_[21] ;
  wire \s1_data_p_reg_n_0_[22] ;
  wire \s1_data_p_reg_n_0_[23] ;
  wire \s1_data_p_reg_n_0_[24] ;
  wire \s1_data_p_reg_n_0_[25] ;
  wire \s1_data_p_reg_n_0_[26] ;
  wire \s1_data_p_reg_n_0_[27] ;
  wire \s1_data_p_reg_n_0_[28] ;
  wire \s1_data_p_reg_n_0_[29] ;
  wire [29:0]s1_data_s;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire \s2_data_0_reg_n_0_[0] ;
  wire \s2_data_0_reg_n_0_[10] ;
  wire \s2_data_0_reg_n_0_[11] ;
  wire \s2_data_0_reg_n_0_[12] ;
  wire \s2_data_0_reg_n_0_[13] ;
  wire \s2_data_0_reg_n_0_[14] ;
  wire \s2_data_0_reg_n_0_[15] ;
  wire \s2_data_0_reg_n_0_[16] ;
  wire \s2_data_0_reg_n_0_[1] ;
  wire \s2_data_0_reg_n_0_[2] ;
  wire \s2_data_0_reg_n_0_[3] ;
  wire \s2_data_0_reg_n_0_[4] ;
  wire \s2_data_0_reg_n_0_[5] ;
  wire \s2_data_0_reg_n_0_[6] ;
  wire \s2_data_0_reg_n_0_[7] ;
  wire \s2_data_0_reg_n_0_[8] ;
  wire \s2_data_0_reg_n_0_[9] ;
  wire \s2_data_1_reg_n_0_[10] ;
  wire \s2_data_1_reg_n_0_[11] ;
  wire \s2_data_1_reg_n_0_[12] ;
  wire \s2_data_1_reg_n_0_[13] ;
  wire \s2_data_1_reg_n_0_[14] ;
  wire \s2_data_1_reg_n_0_[15] ;
  wire \s2_data_1_reg_n_0_[16] ;
  wire \s2_data_1_reg_n_0_[2] ;
  wire \s2_data_1_reg_n_0_[3] ;
  wire \s2_data_1_reg_n_0_[4] ;
  wire \s2_data_1_reg_n_0_[5] ;
  wire \s2_data_1_reg_n_0_[6] ;
  wire \s2_data_1_reg_n_0_[7] ;
  wire \s2_data_1_reg_n_0_[8] ;
  wire \s2_data_1_reg_n_0_[9] ;
  wire [16:0]s3_data;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[2]_i_1_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[13]_i_1_n_4 ;
  wire \s3_data_reg[13]_i_1_n_5 ;
  wire \s3_data_reg[13]_i_1_n_6 ;
  wire \s3_data_reg[13]_i_1_n_7 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_5 ;
  wire \s3_data_reg[16]_i_1_n_6 ;
  wire \s3_data_reg[16]_i_1_n_7 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_4 ;
  wire \s3_data_reg[5]_i_1_n_5 ;
  wire \s3_data_reg[5]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_4 ;
  wire \s3_data_reg[9]_i_1_n_5 ;
  wire \s3_data_reg[9]_i_1_n_6 ;
  wire \s3_data_reg[9]_i_1_n_7 ;
  wire \s4_data1_n[12]_i_2__0_n_0 ;
  wire \s4_data1_n[12]_i_3__0_n_0 ;
  wire \s4_data1_n[12]_i_4__0_n_0 ;
  wire \s4_data1_n[12]_i_5__0_n_0 ;
  wire \s4_data1_n[16]_i_2__0_n_0 ;
  wire \s4_data1_n[16]_i_3__0_n_0 ;
  wire \s4_data1_n[16]_i_4__0_n_0 ;
  wire \s4_data1_n[16]_i_5__0_n_0 ;
  wire \s4_data1_n[4]_i_2__0_n_0 ;
  wire \s4_data1_n[4]_i_3__0_n_0 ;
  wire \s4_data1_n[4]_i_4__0_n_0 ;
  wire \s4_data1_n[4]_i_5__0_n_0 ;
  wire \s4_data1_n[4]_i_6__0_n_0 ;
  wire \s4_data1_n[8]_i_2__0_n_0 ;
  wire \s4_data1_n[8]_i_3__0_n_0 ;
  wire \s4_data1_n[8]_i_4__0_n_0 ;
  wire \s4_data1_n[8]_i_5__0_n_0 ;
  wire \s4_data1_n_reg_n_0_[10] ;
  wire \s4_data1_n_reg_n_0_[11] ;
  wire \s4_data1_n_reg_n_0_[12] ;
  wire \s4_data1_n_reg_n_0_[13] ;
  wire \s4_data1_n_reg_n_0_[14] ;
  wire \s4_data1_n_reg_n_0_[15] ;
  wire \s4_data1_n_reg_n_0_[16] ;
  wire \s4_data1_n_reg_n_0_[1] ;
  wire \s4_data1_n_reg_n_0_[2] ;
  wire \s4_data1_n_reg_n_0_[3] ;
  wire \s4_data1_n_reg_n_0_[4] ;
  wire \s4_data1_n_reg_n_0_[5] ;
  wire \s4_data1_n_reg_n_0_[6] ;
  wire \s4_data1_n_reg_n_0_[7] ;
  wire \s4_data1_n_reg_n_0_[8] ;
  wire \s4_data1_n_reg_n_0_[9] ;
  wire \s4_data1_p_reg_n_0_[0] ;
  wire \s4_data1_p_reg_n_0_[16] ;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_4 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_4 ;
  wire \s4_data2_n_reg[19]_i_1_n_5 ;
  wire \s4_data2_n_reg[19]_i_1_n_6 ;
  wire \s4_data2_n_reg[19]_i_1_n_7 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_4 ;
  wire \s4_data2_n_reg[23]_i_1_n_5 ;
  wire \s4_data2_n_reg[23]_i_1_n_6 ;
  wire \s4_data2_n_reg[23]_i_1_n_7 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_4 ;
  wire \s4_data2_n_reg[27]_i_1_n_5 ;
  wire \s4_data2_n_reg[27]_i_1_n_6 ;
  wire \s4_data2_n_reg[27]_i_1_n_7 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_4 ;
  wire \s4_data2_n_reg[31]_i_1_n_5 ;
  wire \s4_data2_n_reg[31]_i_1_n_6 ;
  wire \s4_data2_n_reg[31]_i_1_n_7 ;
  wire \s4_data2_n_reg_n_0_[15] ;
  wire \s4_data2_n_reg_n_0_[16] ;
  wire \s4_data2_n_reg_n_0_[17] ;
  wire \s4_data2_n_reg_n_0_[18] ;
  wire \s4_data2_n_reg_n_0_[19] ;
  wire \s4_data2_n_reg_n_0_[20] ;
  wire \s4_data2_n_reg_n_0_[21] ;
  wire \s4_data2_n_reg_n_0_[22] ;
  wire \s4_data2_n_reg_n_0_[23] ;
  wire \s4_data2_n_reg_n_0_[24] ;
  wire \s4_data2_n_reg_n_0_[25] ;
  wire \s4_data2_n_reg_n_0_[26] ;
  wire \s4_data2_n_reg_n_0_[27] ;
  wire \s4_data2_n_reg_n_0_[28] ;
  wire \s4_data2_n_reg_n_0_[29] ;
  wire \s4_data2_n_reg_n_0_[30] ;
  wire \s4_data2_n_reg_n_0_[31] ;
  wire \s4_data2_p_reg_n_0_[15] ;
  wire \s4_data2_p_reg_n_0_[16] ;
  wire \s4_data2_p_reg_n_0_[17] ;
  wire \s4_data2_p_reg_n_0_[18] ;
  wire \s4_data2_p_reg_n_0_[19] ;
  wire \s4_data2_p_reg_n_0_[20] ;
  wire \s4_data2_p_reg_n_0_[21] ;
  wire \s4_data2_p_reg_n_0_[22] ;
  wire \s4_data2_p_reg_n_0_[23] ;
  wire \s4_data2_p_reg_n_0_[24] ;
  wire \s4_data2_p_reg_n_0_[25] ;
  wire \s4_data2_p_reg_n_0_[26] ;
  wire \s4_data2_p_reg_n_0_[27] ;
  wire \s4_data2_p_reg_n_0_[28] ;
  wire \s4_data2_p_reg_n_0_[29] ;
  wire \s4_data2_p_reg_n_0_[30] ;
  wire \s4_data2_p_reg_n_0_[31] ;
  wire [31:0]s4_data2_s;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire \s5_data1_reg_n_0_[0] ;
  wire \s5_data1_reg_n_0_[16] ;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire \s5_data2_0_reg_n_0_[0] ;
  wire \s5_data2_0_reg_n_0_[10] ;
  wire \s5_data2_0_reg_n_0_[11] ;
  wire \s5_data2_0_reg_n_0_[12] ;
  wire \s5_data2_0_reg_n_0_[13] ;
  wire \s5_data2_0_reg_n_0_[14] ;
  wire \s5_data2_0_reg_n_0_[15] ;
  wire \s5_data2_0_reg_n_0_[16] ;
  wire \s5_data2_0_reg_n_0_[1] ;
  wire \s5_data2_0_reg_n_0_[2] ;
  wire \s5_data2_0_reg_n_0_[3] ;
  wire \s5_data2_0_reg_n_0_[4] ;
  wire \s5_data2_0_reg_n_0_[5] ;
  wire \s5_data2_0_reg_n_0_[6] ;
  wire \s5_data2_0_reg_n_0_[7] ;
  wire \s5_data2_0_reg_n_0_[8] ;
  wire \s5_data2_0_reg_n_0_[9] ;
  wire \s5_data2_1_reg_n_0_[10] ;
  wire \s5_data2_1_reg_n_0_[11] ;
  wire \s5_data2_1_reg_n_0_[12] ;
  wire \s5_data2_1_reg_n_0_[13] ;
  wire \s5_data2_1_reg_n_0_[14] ;
  wire \s5_data2_1_reg_n_0_[15] ;
  wire \s5_data2_1_reg_n_0_[16] ;
  wire \s5_data2_1_reg_n_0_[1] ;
  wire \s5_data2_1_reg_n_0_[2] ;
  wire \s5_data2_1_reg_n_0_[3] ;
  wire \s5_data2_1_reg_n_0_[4] ;
  wire \s5_data2_1_reg_n_0_[5] ;
  wire \s5_data2_1_reg_n_0_[6] ;
  wire \s5_data2_1_reg_n_0_[7] ;
  wire \s5_data2_1_reg_n_0_[8] ;
  wire \s5_data2_1_reg_n_0_[9] ;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[11]_i_1_n_4 ;
  wire \s6_data2_reg[11]_i_1_n_5 ;
  wire \s6_data2_reg[11]_i_1_n_6 ;
  wire \s6_data2_reg[11]_i_1_n_7 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_4 ;
  wire \s6_data2_reg[15]_i_1_n_5 ;
  wire \s6_data2_reg[15]_i_1_n_6 ;
  wire \s6_data2_reg[15]_i_1_n_7 ;
  wire \s6_data2_reg[16]_i_1_n_7 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_4 ;
  wire \s6_data2_reg[3]_i_1_n_5 ;
  wire \s6_data2_reg[3]_i_1_n_6 ;
  wire \s6_data2_reg[3]_i_1_n_7 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_4 ;
  wire \s6_data2_reg[7]_i_1_n_5 ;
  wire \s6_data2_reg[7]_i_1_n_6 ;
  wire \s6_data2_reg[7]_i_1_n_7 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire \s7_data_reg_n_0_[15] ;
  wire \s7_data_reg_n_0_[16] ;
  wire \s7_data_reg_n_0_[17] ;
  wire \s7_data_reg_n_0_[18] ;
  wire \s7_data_reg_n_0_[19] ;
  wire \s7_data_reg_n_0_[20] ;
  wire \s7_data_reg_n_0_[21] ;
  wire \s7_data_reg_n_0_[22] ;
  wire \s7_data_reg_n_0_[23] ;
  wire \s7_data_reg_n_0_[24] ;
  wire \s7_data_reg_n_0_[25] ;
  wire \s7_data_reg_n_0_[26] ;
  wire \s7_data_reg_n_0_[27] ;
  wire \s7_data_reg_n_0_[28] ;
  wire \s7_data_reg_n_0_[29] ;
  wire \s7_data_reg_n_0_[30] ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_75 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .\dac_dds_phase_0_1_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_76 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .S({\s4_data1_n[4]_i_3__0_n_0 ,\s4_data1_n[4]_i_4__0_n_0 ,\s4_data1_n[4]_i_5__0_n_0 ,\s4_data1_n[4]_i_6__0_n_0 }),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .\s4_data1_n_reg[12] ({\s4_data1_n[12]_i_2__0_n_0 ,\s4_data1_n[12]_i_3__0_n_0 ,\s4_data1_n[12]_i_4__0_n_0 ,\s4_data1_n[12]_i_5__0_n_0 }),
        .\s4_data1_n_reg[16] ({\s4_data1_n[16]_i_2__0_n_0 ,\s4_data1_n[16]_i_3__0_n_0 ,\s4_data1_n[16]_i_4__0_n_0 ,\s4_data1_n[16]_i_5__0_n_0 }),
        .\s4_data1_n_reg[4] (\s4_data1_n[4]_i_2__0_n_0 ),
        .\s4_data1_n_reg[8] ({\s4_data1_n[8]_i_2__0_n_0 ,\s4_data1_n[8]_i_3__0_n_0 ,\s4_data1_n[8]_i_4__0_n_0 ,\s4_data1_n[8]_i_5__0_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_77 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_78 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(\s1_angle_reg_n_0_[15] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_1_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[15]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[15]_i_1_n_4 ,\s1_data_n_reg[15]_i_1_n_5 ,\s1_data_n_reg[15]_i_1_n_6 ,\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[19]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[19]_i_1_n_4 ,\s1_data_n_reg[19]_i_1_n_5 ,\s1_data_n_reg[19]_i_1_n_6 ,\s1_data_n_reg[19]_i_1_n_7 }),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[23]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[23]_i_1_n_4 ,\s1_data_n_reg[23]_i_1_n_5 ,\s1_data_n_reg[23]_i_1_n_6 ,\s1_data_n_reg[23]_i_1_n_7 }),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_5 ),
        .Q(\s1_data_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[27]_i_1_n_4 ),
        .Q(\s1_data_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s1_data_n_reg[27]_i_1_n_4 ,\s1_data_n_reg[27]_i_1_n_5 ,\s1_data_n_reg[27]_i_1_n_6 ,\s1_data_n_reg[27]_i_1_n_7 }),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_7 ),
        .Q(\s1_data_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_data_n_reg[29]_i_1_n_6 ),
        .Q(\s1_data_n_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],\s1_data_n_reg[29]_i_1_n_6 ,\s1_data_n_reg[29]_i_1_n_7 }),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(\s1_data_p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(\s1_data_p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(\s1_data_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(\s1_data_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(\s1_data_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(\s1_data_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(\s1_data_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(\s1_data_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(\s1_data_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(\s1_data_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(\s1_data_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(\s1_data_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(\s1_data_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(\s1_data_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(\s1_data_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(\s1_data_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(\s1_data_p_reg_n_0_[29] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(\s1_data_p_reg_n_0_[13] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[13] ),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(\s1_data_p_reg_n_0_[23] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[23] ),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(\s1_data_p_reg_n_0_[24] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[24] ),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(\s1_data_p_reg_n_0_[25] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[25] ),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(\s1_data_p_reg_n_0_[26] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[26] ),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(\s1_data_p_reg_n_0_[27] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[27] ),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(\s1_data_p_reg_n_0_[28] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[28] ),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(\s1_data_p_reg_n_0_[29] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[29] ),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(\s1_data_p_reg_n_0_[14] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[14] ),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(\s1_data_p_reg_n_0_[15] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[15] ),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(\s1_data_p_reg_n_0_[16] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[16] ),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(\s1_data_p_reg_n_0_[17] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[17] ),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(\s1_data_p_reg_n_0_[18] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[18] ),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(\s1_data_p_reg_n_0_[19] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[19] ),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(\s1_data_p_reg_n_0_[20] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[20] ),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(\s1_data_p_reg_n_0_[21] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[21] ),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(\s1_data_p_reg_n_0_[22] ),
        .I1(\s1_angle_reg_n_0_[15] ),
        .I2(\s1_data_n_reg_n_0_[22] ),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(\s2_data_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(\s2_data_1_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(\s2_data_0_reg_n_0_[13] ),
        .I1(\s2_data_1_reg_n_0_[13] ),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(\s2_data_0_reg_n_0_[12] ),
        .I1(\s2_data_1_reg_n_0_[12] ),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(\s2_data_0_reg_n_0_[11] ),
        .I1(\s2_data_1_reg_n_0_[11] ),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(\s2_data_0_reg_n_0_[10] ),
        .I1(\s2_data_1_reg_n_0_[10] ),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(\s2_data_0_reg_n_0_[16] ),
        .I1(\s2_data_1_reg_n_0_[16] ),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(\s2_data_0_reg_n_0_[15] ),
        .I1(\s2_data_1_reg_n_0_[15] ),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(\s2_data_0_reg_n_0_[14] ),
        .I1(\s2_data_1_reg_n_0_[14] ),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(\s2_data_0_reg_n_0_[5] ),
        .I1(\s2_data_1_reg_n_0_[5] ),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(\s2_data_0_reg_n_0_[4] ),
        .I1(\s2_data_1_reg_n_0_[4] ),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(\s2_data_0_reg_n_0_[3] ),
        .I1(\s2_data_1_reg_n_0_[3] ),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(\s2_data_0_reg_n_0_[2] ),
        .I1(\s2_data_1_reg_n_0_[2] ),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(\s2_data_0_reg_n_0_[9] ),
        .I1(\s2_data_1_reg_n_0_[9] ),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(\s2_data_0_reg_n_0_[8] ),
        .I1(\s2_data_1_reg_n_0_[8] ),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(\s2_data_0_reg_n_0_[7] ),
        .I1(\s2_data_1_reg_n_0_[7] ),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(\s2_data_0_reg_n_0_[6] ),
        .I1(\s2_data_1_reg_n_0_[6] ),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[0] ),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_7 ),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_6 ),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_5 ),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[13]_i_1_n_4 ),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[13] ,\s2_data_0_reg_n_0_[12] ,\s2_data_0_reg_n_0_[11] ,\s2_data_0_reg_n_0_[10] }),
        .O({\s3_data_reg[13]_i_1_n_4 ,\s3_data_reg[13]_i_1_n_5 ,\s3_data_reg[13]_i_1_n_6 ,\s3_data_reg[13]_i_1_n_7 }),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_7 ),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_6 ),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[16]_i_1_n_5 ),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\s2_data_0_reg_n_0_[15] ,\s2_data_0_reg_n_0_[14] }),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],\s3_data_reg[16]_i_1_n_5 ,\s3_data_reg[16]_i_1_n_6 ,\s3_data_reg[16]_i_1_n_7 }),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0_reg_n_0_[1] ),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data[2]_i_1_n_0 ),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_6 ),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_5 ),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[5]_i_1_n_4 ),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[5] ,\s2_data_0_reg_n_0_[4] ,\s2_data_0_reg_n_0_[3] ,\s2_data_0_reg_n_0_[2] }),
        .O({\s3_data_reg[5]_i_1_n_4 ,\s3_data_reg[5]_i_1_n_5 ,\s3_data_reg[5]_i_1_n_6 ,\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_7 ),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_6 ),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_5 ),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s3_data_reg[9]_i_1_n_4 ),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s2_data_0_reg_n_0_[9] ,\s2_data_0_reg_n_0_[8] ,\s2_data_0_reg_n_0_[7] ,\s2_data_0_reg_n_0_[6] }),
        .O({\s3_data_reg[9]_i_1_n_4 ,\s3_data_reg[9]_i_1_n_5 ,\s3_data_reg[9]_i_1_n_6 ,\s3_data_reg[9]_i_1_n_7 }),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2__0 
       (.I0(i_mul_s2_n_36),
        .O(\s4_data1_n[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3__0 
       (.I0(i_mul_s2_n_37),
        .O(\s4_data1_n[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4__0 
       (.I0(i_mul_s2_n_38),
        .O(\s4_data1_n[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5__0 
       (.I0(i_mul_s2_n_39),
        .O(\s4_data1_n[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2__0 
       (.I0(i_mul_s2_n_32),
        .O(\s4_data1_n[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3__0 
       (.I0(i_mul_s2_n_33),
        .O(\s4_data1_n[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4__0 
       (.I0(i_mul_s2_n_34),
        .O(\s4_data1_n[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5__0 
       (.I0(i_mul_s2_n_35),
        .O(\s4_data1_n[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2__0 
       (.I0(i_mul_s2_n_48),
        .O(\s4_data1_n[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3__0 
       (.I0(i_mul_s2_n_44),
        .O(\s4_data1_n[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4__0 
       (.I0(i_mul_s2_n_45),
        .O(\s4_data1_n[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5__0 
       (.I0(i_mul_s2_n_46),
        .O(\s4_data1_n[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6__0 
       (.I0(i_mul_s2_n_47),
        .O(\s4_data1_n[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2__0 
       (.I0(i_mul_s2_n_40),
        .O(\s4_data1_n[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3__0 
       (.I0(i_mul_s2_n_41),
        .O(\s4_data1_n[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4__0 
       (.I0(i_mul_s2_n_42),
        .O(\s4_data1_n[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5__0 
       (.I0(i_mul_s2_n_43),
        .O(\s4_data1_n[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(\s4_data1_n_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(\s4_data1_n_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(\s4_data1_n_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(\s4_data1_n_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(\s4_data1_n_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(\s4_data1_n_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(\s4_data1_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(\s4_data1_n_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(\s4_data1_n_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(\s4_data1_n_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(\s4_data1_n_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(\s4_data1_n_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(\s4_data1_n_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(\s4_data1_n_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(\s4_data1_n_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(\s4_data1_n_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(\s4_data1_p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(\s4_data1_p_reg_n_0_[16] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[15]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[15]_i_1_n_4 ,\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[19]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[19]_i_1_n_4 ,\s4_data2_n_reg[19]_i_1_n_5 ,\s4_data2_n_reg[19]_i_1_n_6 ,\s4_data2_n_reg[19]_i_1_n_7 }),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[23]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[23]_i_1_n_4 ,\s4_data2_n_reg[23]_i_1_n_5 ,\s4_data2_n_reg[23]_i_1_n_6 ,\s4_data2_n_reg[23]_i_1_n_7 }),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[27]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[27]_i_1_n_4 ,\s4_data2_n_reg[27]_i_1_n_5 ,\s4_data2_n_reg[27]_i_1_n_6 ,\s4_data2_n_reg[27]_i_1_n_7 }),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_7 ),
        .Q(\s4_data2_n_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_6 ),
        .Q(\s4_data2_n_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_5 ),
        .Q(\s4_data2_n_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data2_n_reg[31]_i_1_n_4 ),
        .Q(\s4_data2_n_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s4_data2_n_reg[31]_i_1_n_4 ,\s4_data2_n_reg[31]_i_1_n_5 ,\s4_data2_n_reg[31]_i_1_n_6 ,\s4_data2_n_reg[31]_i_1_n_7 }),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(\s4_data2_p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(\s4_data2_p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(\s4_data2_p_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(\s4_data2_p_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(\s4_data2_p_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(\s4_data2_p_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(\s4_data2_p_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(\s4_data2_p_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(\s4_data2_p_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(\s4_data2_p_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(\s4_data2_p_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(\s4_data2_p_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(\s4_data2_p_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(\s4_data2_p_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(\s4_data2_p_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(\s4_data2_p_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(\s4_data2_p_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[0] ),
        .Q(\s5_data1_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_p_reg_n_0_[16] ),
        .Q(\s5_data1_reg_n_0_[16] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[15] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[15] ),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[25] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[25] ),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[26] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[26] ),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[27] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[27] ),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[28] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[28] ),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[29] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[29] ),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[30] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[30] ),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[31] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[31] ),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[16] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[16] ),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[17] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[17] ),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[18] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[18] ),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[19] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[19] ),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[20] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[20] ),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[21] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[21] ),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[22] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[22] ),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[23] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[23] ),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(\s4_data2_n_reg_n_0_[24] ),
        .I1(\s4_data1_p_reg_n_0_[16] ),
        .I2(\s4_data2_p_reg_n_0_[24] ),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(\s5_data2_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[10] ),
        .Q(\s5_data2_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[11] ),
        .Q(\s5_data2_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[12] ),
        .Q(\s5_data2_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[13] ),
        .Q(\s5_data2_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[14] ),
        .Q(\s5_data2_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[15] ),
        .Q(\s5_data2_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[16] ),
        .Q(\s5_data2_1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[1] ),
        .Q(\s5_data2_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[2] ),
        .Q(\s5_data2_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[3] ),
        .Q(\s5_data2_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[4] ),
        .Q(\s5_data2_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[5] ),
        .Q(\s5_data2_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[6] ),
        .Q(\s5_data2_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[7] ),
        .Q(\s5_data2_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[8] ),
        .Q(\s5_data2_1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s4_data1_n_reg_n_0_[9] ),
        .Q(\s5_data2_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[0] ),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg_n_0_[16] ),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[11] ),
        .I1(\s5_data2_1_reg_n_0_[11] ),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[10] ),
        .I1(\s5_data2_1_reg_n_0_[10] ),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[9] ),
        .I1(\s5_data2_1_reg_n_0_[9] ),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[8] ),
        .I1(\s5_data2_1_reg_n_0_[8] ),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[15] ),
        .I1(\s5_data2_1_reg_n_0_[15] ),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[14] ),
        .I1(\s5_data2_1_reg_n_0_[14] ),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[13] ),
        .I1(\s5_data2_1_reg_n_0_[13] ),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[12] ),
        .I1(\s5_data2_1_reg_n_0_[12] ),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[16] ),
        .I1(\s5_data2_1_reg_n_0_[16] ),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[3] ),
        .I1(\s5_data2_1_reg_n_0_[3] ),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[2] ),
        .I1(\s5_data2_1_reg_n_0_[2] ),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[1] ),
        .I1(\s5_data2_1_reg_n_0_[1] ),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[0] ),
        .I1(\s5_data1_reg_n_0_[0] ),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(\s5_data2_0_reg_n_0_[7] ),
        .I1(\s5_data2_1_reg_n_0_[7] ),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(\s5_data2_0_reg_n_0_[6] ),
        .I1(\s5_data2_1_reg_n_0_[6] ),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(\s5_data2_0_reg_n_0_[5] ),
        .I1(\s5_data2_1_reg_n_0_[5] ),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(\s5_data2_0_reg_n_0_[4] ),
        .I1(\s5_data2_1_reg_n_0_[4] ),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_7 ),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_5 ),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_4 ),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[11] ,\s5_data2_0_reg_n_0_[10] ,\s5_data2_0_reg_n_0_[9] ,\s5_data2_0_reg_n_0_[8] }),
        .O({\s6_data2_reg[11]_i_1_n_4 ,\s6_data2_reg[11]_i_1_n_5 ,\s6_data2_reg[11]_i_1_n_6 ,\s6_data2_reg[11]_i_1_n_7 }),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_7 ),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_6 ),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_5 ),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[15]_i_1_n_4 ),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[15] ,\s5_data2_0_reg_n_0_[14] ,\s5_data2_0_reg_n_0_[13] ,\s5_data2_0_reg_n_0_[12] }),
        .O({\s6_data2_reg[15]_i_1_n_4 ,\s6_data2_reg[15]_i_1_n_5 ,\s6_data2_reg[15]_i_1_n_6 ,\s6_data2_reg[15]_i_1_n_7 }),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[16]_i_1_n_7 ),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],\s6_data2_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_6 ),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_5 ),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[3]_i_1_n_4 ),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[3] ,\s5_data2_0_reg_n_0_[2] ,\s5_data2_0_reg_n_0_[1] ,\s5_data2_0_reg_n_0_[0] }),
        .O({\s6_data2_reg[3]_i_1_n_4 ,\s6_data2_reg[3]_i_1_n_5 ,\s6_data2_reg[3]_i_1_n_6 ,\s6_data2_reg[3]_i_1_n_7 }),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_7 ),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_6 ),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_5 ),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[7]_i_1_n_4 ),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\s5_data2_0_reg_n_0_[7] ,\s5_data2_0_reg_n_0_[6] ,\s5_data2_0_reg_n_0_[5] ,\s5_data2_0_reg_n_0_[4] }),
        .O({\s6_data2_reg[7]_i_1_n_4 ,\s6_data2_reg[7]_i_1_n_5 ,\s6_data2_reg[7]_i_1_n_6 ,\s6_data2_reg[7]_i_1_n_7 }),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_7 ),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s6_data2_reg[11]_i_1_n_6 ),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(\s7_data_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(\s7_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(\s7_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(\s7_data_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[15] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[25] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[26] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[27] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[28] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[29] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[30] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[16] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[17] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[18] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[19] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[20] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[21] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[22] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[23] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg_n_0_[24] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_dds_sine" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_sine_85
   (Q,
    dac_dds_phase_0_0_reg,
    \ddata_out_reg[0] ,
    dac_dds_phase_0_0_reg__0);
  output [15:0]Q;
  input [14:0]dac_dds_phase_0_0_reg;
  input \ddata_out_reg[0] ;
  input [0:0]dac_dds_phase_0_0_reg__0;

  wire [15:0]Q;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \ddata_out_reg[0] ;
  wire i_mul_s1_n_30;
  wire i_mul_s2_n_32;
  wire i_mul_s2_n_33;
  wire i_mul_s2_n_34;
  wire i_mul_s2_n_35;
  wire i_mul_s2_n_36;
  wire i_mul_s2_n_37;
  wire i_mul_s2_n_38;
  wire i_mul_s2_n_39;
  wire i_mul_s2_n_40;
  wire i_mul_s2_n_41;
  wire i_mul_s2_n_42;
  wire i_mul_s2_n_43;
  wire i_mul_s2_n_44;
  wire i_mul_s2_n_45;
  wire i_mul_s2_n_46;
  wire i_mul_s2_n_47;
  wire i_mul_s2_n_48;
  wire i_mul_s2_n_49;
  wire i_mul_s2_n_50;
  wire i_mul_s2_n_51;
  wire i_mul_s2_n_52;
  wire i_mul_s2_n_53;
  wire i_mul_s2_n_54;
  wire i_mul_s2_n_55;
  wire i_mul_s2_n_56;
  wire i_mul_s2_n_57;
  wire i_mul_s2_n_58;
  wire i_mul_s2_n_59;
  wire i_mul_s2_n_60;
  wire i_mul_s2_n_61;
  wire i_mul_s2_n_62;
  wire i_mul_s2_n_63;
  wire i_mul_s2_n_64;
  wire [15:0]p_0_in;
  wire [15:15]s1_angle;
  wire \s1_angle_reg[0]_srl4_n_0 ;
  wire \s1_angle_reg[10]_srl4_n_0 ;
  wire \s1_angle_reg[11]_srl4_n_0 ;
  wire \s1_angle_reg[12]_srl4_n_0 ;
  wire \s1_angle_reg[13]_srl4_n_0 ;
  wire \s1_angle_reg[14]_srl4_n_0 ;
  wire \s1_angle_reg[1]_srl4_n_0 ;
  wire \s1_angle_reg[2]_srl4_n_0 ;
  wire \s1_angle_reg[3]_srl4_n_0 ;
  wire \s1_angle_reg[4]_srl4_n_0 ;
  wire \s1_angle_reg[5]_srl4_n_0 ;
  wire \s1_angle_reg[6]_srl4_n_0 ;
  wire \s1_angle_reg[7]_srl4_n_0 ;
  wire \s1_angle_reg[8]_srl4_n_0 ;
  wire \s1_angle_reg[9]_srl4_n_0 ;
  wire [29:13]s1_data_n;
  wire [29:13]s1_data_n0;
  wire \s1_data_n[15]_i_10_n_0 ;
  wire \s1_data_n[15]_i_11_n_0 ;
  wire \s1_data_n[15]_i_13_n_0 ;
  wire \s1_data_n[15]_i_14_n_0 ;
  wire \s1_data_n[15]_i_15_n_0 ;
  wire \s1_data_n[15]_i_16_n_0 ;
  wire \s1_data_n[15]_i_17_n_0 ;
  wire \s1_data_n[15]_i_18_n_0 ;
  wire \s1_data_n[15]_i_19_n_0 ;
  wire \s1_data_n[15]_i_3_n_0 ;
  wire \s1_data_n[15]_i_4_n_0 ;
  wire \s1_data_n[15]_i_5_n_0 ;
  wire \s1_data_n[15]_i_6_n_0 ;
  wire \s1_data_n[15]_i_8_n_0 ;
  wire \s1_data_n[15]_i_9_n_0 ;
  wire \s1_data_n[19]_i_2_n_0 ;
  wire \s1_data_n[19]_i_3_n_0 ;
  wire \s1_data_n[19]_i_4_n_0 ;
  wire \s1_data_n[19]_i_5_n_0 ;
  wire \s1_data_n[23]_i_2_n_0 ;
  wire \s1_data_n[23]_i_3_n_0 ;
  wire \s1_data_n[23]_i_4_n_0 ;
  wire \s1_data_n[23]_i_5_n_0 ;
  wire \s1_data_n[27]_i_2_n_0 ;
  wire \s1_data_n[27]_i_3_n_0 ;
  wire \s1_data_n[27]_i_4_n_0 ;
  wire \s1_data_n[27]_i_5_n_0 ;
  wire \s1_data_n[29]_i_2_n_0 ;
  wire \s1_data_n[29]_i_3_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_0 ;
  wire \s1_data_n_reg[15]_i_12_n_1 ;
  wire \s1_data_n_reg[15]_i_12_n_2 ;
  wire \s1_data_n_reg[15]_i_12_n_3 ;
  wire \s1_data_n_reg[15]_i_1_n_0 ;
  wire \s1_data_n_reg[15]_i_1_n_1 ;
  wire \s1_data_n_reg[15]_i_1_n_2 ;
  wire \s1_data_n_reg[15]_i_1_n_3 ;
  wire \s1_data_n_reg[15]_i_2_n_0 ;
  wire \s1_data_n_reg[15]_i_2_n_1 ;
  wire \s1_data_n_reg[15]_i_2_n_2 ;
  wire \s1_data_n_reg[15]_i_2_n_3 ;
  wire \s1_data_n_reg[15]_i_7_n_0 ;
  wire \s1_data_n_reg[15]_i_7_n_1 ;
  wire \s1_data_n_reg[15]_i_7_n_2 ;
  wire \s1_data_n_reg[15]_i_7_n_3 ;
  wire \s1_data_n_reg[19]_i_1_n_0 ;
  wire \s1_data_n_reg[19]_i_1_n_1 ;
  wire \s1_data_n_reg[19]_i_1_n_2 ;
  wire \s1_data_n_reg[19]_i_1_n_3 ;
  wire \s1_data_n_reg[23]_i_1_n_0 ;
  wire \s1_data_n_reg[23]_i_1_n_1 ;
  wire \s1_data_n_reg[23]_i_1_n_2 ;
  wire \s1_data_n_reg[23]_i_1_n_3 ;
  wire \s1_data_n_reg[27]_i_1_n_0 ;
  wire \s1_data_n_reg[27]_i_1_n_1 ;
  wire \s1_data_n_reg[27]_i_1_n_2 ;
  wire \s1_data_n_reg[27]_i_1_n_3 ;
  wire \s1_data_n_reg[29]_i_1_n_3 ;
  wire [29:13]s1_data_p;
  wire [29:0]s1_data_s;
  wire [16:0]s2_data_0;
  wire \s2_data_0[0]_i_1_n_0 ;
  wire \s2_data_0[10]_i_1_n_0 ;
  wire \s2_data_0[11]_i_1_n_0 ;
  wire \s2_data_0[12]_i_1_n_0 ;
  wire \s2_data_0[13]_i_1_n_0 ;
  wire \s2_data_0[14]_i_1_n_0 ;
  wire \s2_data_0[15]_i_1_n_0 ;
  wire \s2_data_0[16]_i_1_n_0 ;
  wire \s2_data_0[1]_i_1_n_0 ;
  wire \s2_data_0[2]_i_1_n_0 ;
  wire \s2_data_0[3]_i_1_n_0 ;
  wire \s2_data_0[4]_i_1_n_0 ;
  wire \s2_data_0[5]_i_1_n_0 ;
  wire \s2_data_0[6]_i_1_n_0 ;
  wire \s2_data_0[7]_i_1_n_0 ;
  wire \s2_data_0[8]_i_1_n_0 ;
  wire \s2_data_0[9]_i_1_n_0 ;
  wire [16:2]s2_data_1;
  wire [16:0]s3_data;
  wire [16:2]s3_data0;
  wire \s3_data[13]_i_2_n_0 ;
  wire \s3_data[13]_i_3_n_0 ;
  wire \s3_data[13]_i_4_n_0 ;
  wire \s3_data[13]_i_5_n_0 ;
  wire \s3_data[16]_i_2_n_0 ;
  wire \s3_data[16]_i_3_n_0 ;
  wire \s3_data[16]_i_4_n_0 ;
  wire \s3_data[5]_i_2_n_0 ;
  wire \s3_data[5]_i_3_n_0 ;
  wire \s3_data[5]_i_4_n_0 ;
  wire \s3_data[5]_i_5_n_0 ;
  wire \s3_data[9]_i_2_n_0 ;
  wire \s3_data[9]_i_3_n_0 ;
  wire \s3_data[9]_i_4_n_0 ;
  wire \s3_data[9]_i_5_n_0 ;
  wire \s3_data_reg[13]_i_1_n_0 ;
  wire \s3_data_reg[13]_i_1_n_1 ;
  wire \s3_data_reg[13]_i_1_n_2 ;
  wire \s3_data_reg[13]_i_1_n_3 ;
  wire \s3_data_reg[16]_i_1_n_2 ;
  wire \s3_data_reg[16]_i_1_n_3 ;
  wire \s3_data_reg[5]_i_1_n_0 ;
  wire \s3_data_reg[5]_i_1_n_1 ;
  wire \s3_data_reg[5]_i_1_n_2 ;
  wire \s3_data_reg[5]_i_1_n_3 ;
  wire \s3_data_reg[9]_i_1_n_0 ;
  wire \s3_data_reg[9]_i_1_n_1 ;
  wire \s3_data_reg[9]_i_1_n_2 ;
  wire \s3_data_reg[9]_i_1_n_3 ;
  wire [16:1]s4_data1_n;
  wire [16:0]s4_data1_n1;
  wire [16:0]s4_data1_p;
  wire [31:15]s4_data2_n;
  wire [31:15]s4_data2_n0;
  wire \s4_data2_n[15]_i_10_n_0 ;
  wire \s4_data2_n[15]_i_11_n_0 ;
  wire \s4_data2_n[15]_i_13_n_0 ;
  wire \s4_data2_n[15]_i_14_n_0 ;
  wire \s4_data2_n[15]_i_15_n_0 ;
  wire \s4_data2_n[15]_i_16_n_0 ;
  wire \s4_data2_n[15]_i_17_n_0 ;
  wire \s4_data2_n[15]_i_18_n_0 ;
  wire \s4_data2_n[15]_i_19_n_0 ;
  wire \s4_data2_n[15]_i_3_n_0 ;
  wire \s4_data2_n[15]_i_4_n_0 ;
  wire \s4_data2_n[15]_i_5_n_0 ;
  wire \s4_data2_n[15]_i_6_n_0 ;
  wire \s4_data2_n[15]_i_8_n_0 ;
  wire \s4_data2_n[15]_i_9_n_0 ;
  wire \s4_data2_n[19]_i_2_n_0 ;
  wire \s4_data2_n[19]_i_3_n_0 ;
  wire \s4_data2_n[19]_i_4_n_0 ;
  wire \s4_data2_n[19]_i_5_n_0 ;
  wire \s4_data2_n[23]_i_2_n_0 ;
  wire \s4_data2_n[23]_i_3_n_0 ;
  wire \s4_data2_n[23]_i_4_n_0 ;
  wire \s4_data2_n[23]_i_5_n_0 ;
  wire \s4_data2_n[27]_i_2_n_0 ;
  wire \s4_data2_n[27]_i_3_n_0 ;
  wire \s4_data2_n[27]_i_4_n_0 ;
  wire \s4_data2_n[27]_i_5_n_0 ;
  wire \s4_data2_n[31]_i_2_n_0 ;
  wire \s4_data2_n[31]_i_3_n_0 ;
  wire \s4_data2_n[31]_i_4_n_0 ;
  wire \s4_data2_n[31]_i_5_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_0 ;
  wire \s4_data2_n_reg[15]_i_12_n_1 ;
  wire \s4_data2_n_reg[15]_i_12_n_2 ;
  wire \s4_data2_n_reg[15]_i_12_n_3 ;
  wire \s4_data2_n_reg[15]_i_1_n_0 ;
  wire \s4_data2_n_reg[15]_i_1_n_1 ;
  wire \s4_data2_n_reg[15]_i_1_n_2 ;
  wire \s4_data2_n_reg[15]_i_1_n_3 ;
  wire \s4_data2_n_reg[15]_i_2_n_0 ;
  wire \s4_data2_n_reg[15]_i_2_n_1 ;
  wire \s4_data2_n_reg[15]_i_2_n_2 ;
  wire \s4_data2_n_reg[15]_i_2_n_3 ;
  wire \s4_data2_n_reg[15]_i_7_n_0 ;
  wire \s4_data2_n_reg[15]_i_7_n_1 ;
  wire \s4_data2_n_reg[15]_i_7_n_2 ;
  wire \s4_data2_n_reg[15]_i_7_n_3 ;
  wire \s4_data2_n_reg[19]_i_1_n_0 ;
  wire \s4_data2_n_reg[19]_i_1_n_1 ;
  wire \s4_data2_n_reg[19]_i_1_n_2 ;
  wire \s4_data2_n_reg[19]_i_1_n_3 ;
  wire \s4_data2_n_reg[23]_i_1_n_0 ;
  wire \s4_data2_n_reg[23]_i_1_n_1 ;
  wire \s4_data2_n_reg[23]_i_1_n_2 ;
  wire \s4_data2_n_reg[23]_i_1_n_3 ;
  wire \s4_data2_n_reg[27]_i_1_n_0 ;
  wire \s4_data2_n_reg[27]_i_1_n_1 ;
  wire \s4_data2_n_reg[27]_i_1_n_2 ;
  wire \s4_data2_n_reg[27]_i_1_n_3 ;
  wire \s4_data2_n_reg[31]_i_1_n_1 ;
  wire \s4_data2_n_reg[31]_i_1_n_2 ;
  wire \s4_data2_n_reg[31]_i_1_n_3 ;
  wire [31:15]s4_data2_p;
  wire [31:0]s4_data2_s;
  wire [16:0]s5_data1;
  wire \s5_data1_reg[10]_srl2_n_0 ;
  wire \s5_data1_reg[11]_srl2_n_0 ;
  wire \s5_data1_reg[12]_srl2_n_0 ;
  wire \s5_data1_reg[13]_srl2_n_0 ;
  wire \s5_data1_reg[14]_srl2_n_0 ;
  wire \s5_data1_reg[15]_srl2_n_0 ;
  wire \s5_data1_reg[1]_srl2_n_0 ;
  wire \s5_data1_reg[2]_srl2_n_0 ;
  wire \s5_data1_reg[3]_srl2_n_0 ;
  wire \s5_data1_reg[4]_srl2_n_0 ;
  wire \s5_data1_reg[5]_srl2_n_0 ;
  wire \s5_data1_reg[6]_srl2_n_0 ;
  wire \s5_data1_reg[7]_srl2_n_0 ;
  wire \s5_data1_reg[8]_srl2_n_0 ;
  wire \s5_data1_reg[9]_srl2_n_0 ;
  wire [16:0]s5_data2_0;
  wire \s5_data2_0[0]_i_1_n_0 ;
  wire \s5_data2_0[10]_i_1_n_0 ;
  wire \s5_data2_0[11]_i_1_n_0 ;
  wire \s5_data2_0[12]_i_1_n_0 ;
  wire \s5_data2_0[13]_i_1_n_0 ;
  wire \s5_data2_0[14]_i_1_n_0 ;
  wire \s5_data2_0[15]_i_1_n_0 ;
  wire \s5_data2_0[16]_i_1_n_0 ;
  wire \s5_data2_0[1]_i_1_n_0 ;
  wire \s5_data2_0[2]_i_1_n_0 ;
  wire \s5_data2_0[3]_i_1_n_0 ;
  wire \s5_data2_0[4]_i_1_n_0 ;
  wire \s5_data2_0[5]_i_1_n_0 ;
  wire \s5_data2_0[6]_i_1_n_0 ;
  wire \s5_data2_0[7]_i_1_n_0 ;
  wire \s5_data2_0[8]_i_1_n_0 ;
  wire \s5_data2_0[9]_i_1_n_0 ;
  wire [16:1]s5_data2_1;
  wire [16:0]s6_data1;
  wire [16:0]s6_data2;
  wire [16:0]s6_data20;
  wire \s6_data2[11]_i_2_n_0 ;
  wire \s6_data2[11]_i_3_n_0 ;
  wire \s6_data2[11]_i_4_n_0 ;
  wire \s6_data2[11]_i_5_n_0 ;
  wire \s6_data2[15]_i_2_n_0 ;
  wire \s6_data2[15]_i_3_n_0 ;
  wire \s6_data2[15]_i_4_n_0 ;
  wire \s6_data2[15]_i_5_n_0 ;
  wire \s6_data2[16]_i_2_n_0 ;
  wire \s6_data2[3]_i_2_n_0 ;
  wire \s6_data2[3]_i_3_n_0 ;
  wire \s6_data2[3]_i_4_n_0 ;
  wire \s6_data2[3]_i_5_n_0 ;
  wire \s6_data2[7]_i_2_n_0 ;
  wire \s6_data2[7]_i_3_n_0 ;
  wire \s6_data2[7]_i_4_n_0 ;
  wire \s6_data2[7]_i_5_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_0 ;
  wire \s6_data2_reg[11]_i_1_n_1 ;
  wire \s6_data2_reg[11]_i_1_n_2 ;
  wire \s6_data2_reg[11]_i_1_n_3 ;
  wire \s6_data2_reg[15]_i_1_n_0 ;
  wire \s6_data2_reg[15]_i_1_n_1 ;
  wire \s6_data2_reg[15]_i_1_n_2 ;
  wire \s6_data2_reg[15]_i_1_n_3 ;
  wire \s6_data2_reg[3]_i_1_n_0 ;
  wire \s6_data2_reg[3]_i_1_n_1 ;
  wire \s6_data2_reg[3]_i_1_n_2 ;
  wire \s6_data2_reg[3]_i_1_n_3 ;
  wire \s6_data2_reg[7]_i_1_n_0 ;
  wire \s6_data2_reg[7]_i_1_n_1 ;
  wire \s6_data2_reg[7]_i_1_n_2 ;
  wire \s6_data2_reg[7]_i_1_n_3 ;
  wire [30:0]s7_data1_s;
  wire [30:0]s7_data2_s;
  wire \s7_data[15]_i_10_n_0 ;
  wire \s7_data[15]_i_11_n_0 ;
  wire \s7_data[15]_i_13_n_0 ;
  wire \s7_data[15]_i_14_n_0 ;
  wire \s7_data[15]_i_15_n_0 ;
  wire \s7_data[15]_i_16_n_0 ;
  wire \s7_data[15]_i_17_n_0 ;
  wire \s7_data[15]_i_18_n_0 ;
  wire \s7_data[15]_i_19_n_0 ;
  wire \s7_data[15]_i_20_n_0 ;
  wire \s7_data[15]_i_3_n_0 ;
  wire \s7_data[15]_i_4_n_0 ;
  wire \s7_data[15]_i_5_n_0 ;
  wire \s7_data[15]_i_6_n_0 ;
  wire \s7_data[15]_i_8_n_0 ;
  wire \s7_data[15]_i_9_n_0 ;
  wire \s7_data[19]_i_2_n_0 ;
  wire \s7_data[19]_i_3_n_0 ;
  wire \s7_data[19]_i_4_n_0 ;
  wire \s7_data[19]_i_5_n_0 ;
  wire \s7_data[23]_i_2_n_0 ;
  wire \s7_data[23]_i_3_n_0 ;
  wire \s7_data[23]_i_4_n_0 ;
  wire \s7_data[23]_i_5_n_0 ;
  wire \s7_data[27]_i_2_n_0 ;
  wire \s7_data[27]_i_3_n_0 ;
  wire \s7_data[27]_i_4_n_0 ;
  wire \s7_data[27]_i_5_n_0 ;
  wire \s7_data[30]_i_2_n_0 ;
  wire \s7_data[30]_i_3_n_0 ;
  wire \s7_data[30]_i_4_n_0 ;
  wire \s7_data_reg[15]_i_12_n_0 ;
  wire \s7_data_reg[15]_i_12_n_1 ;
  wire \s7_data_reg[15]_i_12_n_2 ;
  wire \s7_data_reg[15]_i_12_n_3 ;
  wire \s7_data_reg[15]_i_1_n_0 ;
  wire \s7_data_reg[15]_i_1_n_1 ;
  wire \s7_data_reg[15]_i_1_n_2 ;
  wire \s7_data_reg[15]_i_1_n_3 ;
  wire \s7_data_reg[15]_i_1_n_4 ;
  wire \s7_data_reg[15]_i_2_n_0 ;
  wire \s7_data_reg[15]_i_2_n_1 ;
  wire \s7_data_reg[15]_i_2_n_2 ;
  wire \s7_data_reg[15]_i_2_n_3 ;
  wire \s7_data_reg[15]_i_7_n_0 ;
  wire \s7_data_reg[15]_i_7_n_1 ;
  wire \s7_data_reg[15]_i_7_n_2 ;
  wire \s7_data_reg[15]_i_7_n_3 ;
  wire \s7_data_reg[19]_i_1_n_0 ;
  wire \s7_data_reg[19]_i_1_n_1 ;
  wire \s7_data_reg[19]_i_1_n_2 ;
  wire \s7_data_reg[19]_i_1_n_3 ;
  wire \s7_data_reg[19]_i_1_n_4 ;
  wire \s7_data_reg[19]_i_1_n_5 ;
  wire \s7_data_reg[19]_i_1_n_6 ;
  wire \s7_data_reg[19]_i_1_n_7 ;
  wire \s7_data_reg[23]_i_1_n_0 ;
  wire \s7_data_reg[23]_i_1_n_1 ;
  wire \s7_data_reg[23]_i_1_n_2 ;
  wire \s7_data_reg[23]_i_1_n_3 ;
  wire \s7_data_reg[23]_i_1_n_4 ;
  wire \s7_data_reg[23]_i_1_n_5 ;
  wire \s7_data_reg[23]_i_1_n_6 ;
  wire \s7_data_reg[23]_i_1_n_7 ;
  wire \s7_data_reg[27]_i_1_n_0 ;
  wire \s7_data_reg[27]_i_1_n_1 ;
  wire \s7_data_reg[27]_i_1_n_2 ;
  wire \s7_data_reg[27]_i_1_n_3 ;
  wire \s7_data_reg[27]_i_1_n_4 ;
  wire \s7_data_reg[27]_i_1_n_5 ;
  wire \s7_data_reg[27]_i_1_n_6 ;
  wire \s7_data_reg[27]_i_1_n_7 ;
  wire \s7_data_reg[30]_i_1_n_2 ;
  wire \s7_data_reg[30]_i_1_n_3 ;
  wire \s7_data_reg[30]_i_1_n_5 ;
  wire \s7_data_reg[30]_i_1_n_6 ;
  wire \s7_data_reg[30]_i_1_n_7 ;
  wire [0:0]\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_86 i_mul_s1
       (.P(s1_data_s),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .\dac_dds_phase_0_0_reg[15] (i_mul_s1_n_30),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .\s1_data_p_reg[29] (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_87 i_mul_s2
       (.D({i_mul_s2_n_49,i_mul_s2_n_50,i_mul_s2_n_51,i_mul_s2_n_52,i_mul_s2_n_53,i_mul_s2_n_54,i_mul_s2_n_55,i_mul_s2_n_56,i_mul_s2_n_57,i_mul_s2_n_58,i_mul_s2_n_59,i_mul_s2_n_60,i_mul_s2_n_61,i_mul_s2_n_62,i_mul_s2_n_63,i_mul_s2_n_64}),
        .P(s4_data2_s),
        .Q(s3_data),
        .\ddata_out_reg[0]_0 (i_mul_s2_n_48),
        .\ddata_out_reg[0]_1 (\ddata_out_reg[0] ),
        .\ddata_out_reg[10]_0 (i_mul_s2_n_38),
        .\ddata_out_reg[11]_0 (i_mul_s2_n_37),
        .\ddata_out_reg[12]_0 (i_mul_s2_n_36),
        .\ddata_out_reg[13]_0 (i_mul_s2_n_35),
        .\ddata_out_reg[14]_0 (i_mul_s2_n_34),
        .\ddata_out_reg[15]_0 (i_mul_s2_n_33),
        .\ddata_out_reg[16]_0 (i_mul_s2_n_32),
        .\ddata_out_reg[1]_0 (i_mul_s2_n_47),
        .\ddata_out_reg[2]_0 (i_mul_s2_n_46),
        .\ddata_out_reg[3]_0 (i_mul_s2_n_45),
        .\ddata_out_reg[4]_0 (i_mul_s2_n_44),
        .\ddata_out_reg[5]_0 (i_mul_s2_n_43),
        .\ddata_out_reg[6]_0 (i_mul_s2_n_42),
        .\ddata_out_reg[7]_0 (i_mul_s2_n_41),
        .\ddata_out_reg[8]_0 (i_mul_s2_n_40),
        .\ddata_out_reg[9]_0 (i_mul_s2_n_39),
        .s4_data1_n1(s4_data1_n1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_88 i_mul_s3_1
       (.A(s6_data1),
        .P(s7_data1_s),
        .\s7_data[15]_i_20 (\ddata_out_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_89 i_mul_s3_2
       (.P(s7_data2_s),
        .Q(s6_data2),
        .\s7_data_reg[30] (\ddata_out_reg[0] ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[0]),
        .Q(\s1_angle_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[10]),
        .Q(\s1_angle_reg[10]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[11]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[11]),
        .Q(\s1_angle_reg[11]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[12]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[12]),
        .Q(\s1_angle_reg[12]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[13]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[13]),
        .Q(\s1_angle_reg[13]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[14]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[14]),
        .Q(\s1_angle_reg[14]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_angle_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s1_n_30),
        .Q(s1_angle),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[1]),
        .Q(\s1_angle_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[2]),
        .Q(\s1_angle_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[3]),
        .Q(\s1_angle_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[4]),
        .Q(\s1_angle_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[5]),
        .Q(\s1_angle_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[6]),
        .Q(\s1_angle_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[7]),
        .Q(\s1_angle_reg[7]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[8]),
        .Q(\s1_angle_reg[8]_srl4_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s1_angle_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(dac_dds_phase_0_0_reg[9]),
        .Q(\s1_angle_reg[9]_srl4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_10 
       (.I0(s1_data_s[9]),
        .O(\s1_data_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_11 
       (.I0(s1_data_s[8]),
        .O(\s1_data_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_13 
       (.I0(s1_data_s[7]),
        .O(\s1_data_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_14 
       (.I0(s1_data_s[6]),
        .O(\s1_data_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_15 
       (.I0(s1_data_s[5]),
        .O(\s1_data_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_16 
       (.I0(s1_data_s[4]),
        .O(\s1_data_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_17 
       (.I0(s1_data_s[3]),
        .O(\s1_data_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_18 
       (.I0(s1_data_s[2]),
        .O(\s1_data_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_19 
       (.I0(s1_data_s[1]),
        .O(\s1_data_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_3 
       (.I0(s1_data_s[15]),
        .O(\s1_data_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_4 
       (.I0(s1_data_s[14]),
        .O(\s1_data_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_5 
       (.I0(s1_data_s[13]),
        .O(\s1_data_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_6 
       (.I0(s1_data_s[12]),
        .O(\s1_data_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_8 
       (.I0(s1_data_s[11]),
        .O(\s1_data_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[15]_i_9 
       (.I0(s1_data_s[10]),
        .O(\s1_data_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_2 
       (.I0(s1_data_s[19]),
        .O(\s1_data_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_3 
       (.I0(s1_data_s[18]),
        .O(\s1_data_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_4 
       (.I0(s1_data_s[17]),
        .O(\s1_data_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[19]_i_5 
       (.I0(s1_data_s[16]),
        .O(\s1_data_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_2 
       (.I0(s1_data_s[23]),
        .O(\s1_data_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_3 
       (.I0(s1_data_s[22]),
        .O(\s1_data_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_4 
       (.I0(s1_data_s[21]),
        .O(\s1_data_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[23]_i_5 
       (.I0(s1_data_s[20]),
        .O(\s1_data_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_2 
       (.I0(s1_data_s[27]),
        .O(\s1_data_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_3 
       (.I0(s1_data_s[26]),
        .O(\s1_data_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_4 
       (.I0(s1_data_s[25]),
        .O(\s1_data_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[27]_i_5 
       (.I0(s1_data_s[24]),
        .O(\s1_data_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_2 
       (.I0(s1_data_s[29]),
        .O(\s1_data_n[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s1_data_n[29]_i_3 
       (.I0(s1_data_s[28]),
        .O(\s1_data_n[29]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[13]),
        .Q(s1_data_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[14]),
        .Q(s1_data_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[15]),
        .Q(s1_data_n[15]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[15]_i_1 
       (.CI(\s1_data_n_reg[15]_i_2_n_0 ),
        .CO({\s1_data_n_reg[15]_i_1_n_0 ,\s1_data_n_reg[15]_i_1_n_1 ,\s1_data_n_reg[15]_i_1_n_2 ,\s1_data_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s1_data_n0[15:13],\NLW_s1_data_n_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\s1_data_n[15]_i_3_n_0 ,\s1_data_n[15]_i_4_n_0 ,\s1_data_n[15]_i_5_n_0 ,\s1_data_n[15]_i_6_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s1_data_n_reg[15]_i_12_n_0 ,\s1_data_n_reg[15]_i_12_n_1 ,\s1_data_n_reg[15]_i_12_n_2 ,\s1_data_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s1_data_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_17_n_0 ,\s1_data_n[15]_i_18_n_0 ,\s1_data_n[15]_i_19_n_0 ,s1_data_s[0]}));
  CARRY4 \s1_data_n_reg[15]_i_2 
       (.CI(\s1_data_n_reg[15]_i_7_n_0 ),
        .CO({\s1_data_n_reg[15]_i_2_n_0 ,\s1_data_n_reg[15]_i_2_n_1 ,\s1_data_n_reg[15]_i_2_n_2 ,\s1_data_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_8_n_0 ,\s1_data_n[15]_i_9_n_0 ,\s1_data_n[15]_i_10_n_0 ,\s1_data_n[15]_i_11_n_0 }));
  CARRY4 \s1_data_n_reg[15]_i_7 
       (.CI(\s1_data_n_reg[15]_i_12_n_0 ),
        .CO({\s1_data_n_reg[15]_i_7_n_0 ,\s1_data_n_reg[15]_i_7_n_1 ,\s1_data_n_reg[15]_i_7_n_2 ,\s1_data_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s1_data_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s1_data_n[15]_i_13_n_0 ,\s1_data_n[15]_i_14_n_0 ,\s1_data_n[15]_i_15_n_0 ,\s1_data_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[16]),
        .Q(s1_data_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[17]),
        .Q(s1_data_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[18]),
        .Q(s1_data_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[19]),
        .Q(s1_data_n[19]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[19]_i_1 
       (.CI(\s1_data_n_reg[15]_i_1_n_0 ),
        .CO({\s1_data_n_reg[19]_i_1_n_0 ,\s1_data_n_reg[19]_i_1_n_1 ,\s1_data_n_reg[19]_i_1_n_2 ,\s1_data_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[19:16]),
        .S({\s1_data_n[19]_i_2_n_0 ,\s1_data_n[19]_i_3_n_0 ,\s1_data_n[19]_i_4_n_0 ,\s1_data_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[20]),
        .Q(s1_data_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[21]),
        .Q(s1_data_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[22]),
        .Q(s1_data_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[23]),
        .Q(s1_data_n[23]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[23]_i_1 
       (.CI(\s1_data_n_reg[19]_i_1_n_0 ),
        .CO({\s1_data_n_reg[23]_i_1_n_0 ,\s1_data_n_reg[23]_i_1_n_1 ,\s1_data_n_reg[23]_i_1_n_2 ,\s1_data_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[23:20]),
        .S({\s1_data_n[23]_i_2_n_0 ,\s1_data_n[23]_i_3_n_0 ,\s1_data_n[23]_i_4_n_0 ,\s1_data_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[24]),
        .Q(s1_data_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[25]),
        .Q(s1_data_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[26]),
        .Q(s1_data_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[27]),
        .Q(s1_data_n[27]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[27]_i_1 
       (.CI(\s1_data_n_reg[23]_i_1_n_0 ),
        .CO({\s1_data_n_reg[27]_i_1_n_0 ,\s1_data_n_reg[27]_i_1_n_1 ,\s1_data_n_reg[27]_i_1_n_2 ,\s1_data_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s1_data_n0[27:24]),
        .S({\s1_data_n[27]_i_2_n_0 ,\s1_data_n[27]_i_3_n_0 ,\s1_data_n[27]_i_4_n_0 ,\s1_data_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[28]),
        .Q(s1_data_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_n0[29]),
        .Q(s1_data_n[29]),
        .R(1'b0));
  CARRY4 \s1_data_n_reg[29]_i_1 
       (.CI(\s1_data_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s1_data_n_reg[29]_i_1_CO_UNCONNECTED [3:1],\s1_data_n_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s1_data_n_reg[29]_i_1_O_UNCONNECTED [3:2],s1_data_n0[29:28]}),
        .S({1'b0,1'b0,\s1_data_n[29]_i_2_n_0 ,\s1_data_n[29]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[13]),
        .Q(s1_data_p[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[14]),
        .Q(s1_data_p[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[15]),
        .Q(s1_data_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[16]),
        .Q(s1_data_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[17]),
        .Q(s1_data_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[18]),
        .Q(s1_data_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[19]),
        .Q(s1_data_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[20]),
        .Q(s1_data_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[21]),
        .Q(s1_data_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[22]),
        .Q(s1_data_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[23]),
        .Q(s1_data_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[24]),
        .Q(s1_data_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[25]),
        .Q(s1_data_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[26]),
        .Q(s1_data_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[27]),
        .Q(s1_data_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[28]),
        .Q(s1_data_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s1_data_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s1_data_s[29]),
        .Q(s1_data_p[29]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[0]_i_1 
       (.I0(s1_data_p[13]),
        .I1(s1_angle),
        .I2(s1_data_n[13]),
        .O(\s2_data_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[10]_i_1 
       (.I0(s1_data_p[23]),
        .I1(s1_angle),
        .I2(s1_data_n[23]),
        .O(\s2_data_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[11]_i_1 
       (.I0(s1_data_p[24]),
        .I1(s1_angle),
        .I2(s1_data_n[24]),
        .O(\s2_data_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[12]_i_1 
       (.I0(s1_data_p[25]),
        .I1(s1_angle),
        .I2(s1_data_n[25]),
        .O(\s2_data_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[13]_i_1 
       (.I0(s1_data_p[26]),
        .I1(s1_angle),
        .I2(s1_data_n[26]),
        .O(\s2_data_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[14]_i_1 
       (.I0(s1_data_p[27]),
        .I1(s1_angle),
        .I2(s1_data_n[27]),
        .O(\s2_data_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[15]_i_1 
       (.I0(s1_data_p[28]),
        .I1(s1_angle),
        .I2(s1_data_n[28]),
        .O(\s2_data_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[16]_i_1 
       (.I0(s1_data_p[29]),
        .I1(s1_angle),
        .I2(s1_data_n[29]),
        .O(\s2_data_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[1]_i_1 
       (.I0(s1_data_p[14]),
        .I1(s1_angle),
        .I2(s1_data_n[14]),
        .O(\s2_data_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[2]_i_1 
       (.I0(s1_data_p[15]),
        .I1(s1_angle),
        .I2(s1_data_n[15]),
        .O(\s2_data_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[3]_i_1 
       (.I0(s1_data_p[16]),
        .I1(s1_angle),
        .I2(s1_data_n[16]),
        .O(\s2_data_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[4]_i_1 
       (.I0(s1_data_p[17]),
        .I1(s1_angle),
        .I2(s1_data_n[17]),
        .O(\s2_data_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[5]_i_1 
       (.I0(s1_data_p[18]),
        .I1(s1_angle),
        .I2(s1_data_n[18]),
        .O(\s2_data_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[6]_i_1 
       (.I0(s1_data_p[19]),
        .I1(s1_angle),
        .I2(s1_data_n[19]),
        .O(\s2_data_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[7]_i_1 
       (.I0(s1_data_p[20]),
        .I1(s1_angle),
        .I2(s1_data_n[20]),
        .O(\s2_data_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[8]_i_1 
       (.I0(s1_data_p[21]),
        .I1(s1_angle),
        .I2(s1_data_n[21]),
        .O(\s2_data_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s2_data_0[9]_i_1 
       (.I0(s1_data_p[22]),
        .I1(s1_angle),
        .I2(s1_data_n[22]),
        .O(\s2_data_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[0]_i_1_n_0 ),
        .Q(s2_data_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[10]_i_1_n_0 ),
        .Q(s2_data_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[11]_i_1_n_0 ),
        .Q(s2_data_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[12]_i_1_n_0 ),
        .Q(s2_data_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[13]_i_1_n_0 ),
        .Q(s2_data_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[14]_i_1_n_0 ),
        .Q(s2_data_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[15]_i_1_n_0 ),
        .Q(s2_data_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[16]_i_1_n_0 ),
        .Q(s2_data_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[1]_i_1_n_0 ),
        .Q(s2_data_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[2]_i_1_n_0 ),
        .Q(s2_data_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[3]_i_1_n_0 ),
        .Q(s2_data_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[4]_i_1_n_0 ),
        .Q(s2_data_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[5]_i_1_n_0 ),
        .Q(s2_data_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[6]_i_1_n_0 ),
        .Q(s2_data_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[7]_i_1_n_0 ),
        .Q(s2_data_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[8]_i_1_n_0 ),
        .Q(s2_data_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s2_data_0[9]_i_1_n_0 ),
        .Q(s2_data_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[8]_srl4_n_0 ),
        .Q(s2_data_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[9]_srl4_n_0 ),
        .Q(s2_data_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[10]_srl4_n_0 ),
        .Q(s2_data_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[11]_srl4_n_0 ),
        .Q(s2_data_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[12]_srl4_n_0 ),
        .Q(s2_data_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[13]_srl4_n_0 ),
        .Q(s2_data_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[14]_srl4_n_0 ),
        .Q(s2_data_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[0]_srl4_n_0 ),
        .Q(s2_data_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[1]_srl4_n_0 ),
        .Q(s2_data_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[2]_srl4_n_0 ),
        .Q(s2_data_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[3]_srl4_n_0 ),
        .Q(s2_data_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[4]_srl4_n_0 ),
        .Q(s2_data_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[5]_srl4_n_0 ),
        .Q(s2_data_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[6]_srl4_n_0 ),
        .Q(s2_data_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s2_data_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s1_angle_reg[7]_srl4_n_0 ),
        .Q(s2_data_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_2 
       (.I0(s2_data_0[13]),
        .I1(s2_data_1[13]),
        .O(\s3_data[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_3 
       (.I0(s2_data_0[12]),
        .I1(s2_data_1[12]),
        .O(\s3_data[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_4 
       (.I0(s2_data_0[11]),
        .I1(s2_data_1[11]),
        .O(\s3_data[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[13]_i_5 
       (.I0(s2_data_0[10]),
        .I1(s2_data_1[10]),
        .O(\s3_data[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_2 
       (.I0(s2_data_0[16]),
        .I1(s2_data_1[16]),
        .O(\s3_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_3 
       (.I0(s2_data_0[15]),
        .I1(s2_data_1[15]),
        .O(\s3_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[16]_i_4 
       (.I0(s2_data_0[14]),
        .I1(s2_data_1[14]),
        .O(\s3_data[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[2]_i_1 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(s3_data0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_2 
       (.I0(s2_data_0[5]),
        .I1(s2_data_1[5]),
        .O(\s3_data[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_3 
       (.I0(s2_data_0[4]),
        .I1(s2_data_1[4]),
        .O(\s3_data[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_4 
       (.I0(s2_data_0[3]),
        .I1(s2_data_1[3]),
        .O(\s3_data[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[5]_i_5 
       (.I0(s2_data_0[2]),
        .I1(s2_data_1[2]),
        .O(\s3_data[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_2 
       (.I0(s2_data_0[9]),
        .I1(s2_data_1[9]),
        .O(\s3_data[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_3 
       (.I0(s2_data_0[8]),
        .I1(s2_data_1[8]),
        .O(\s3_data[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_4 
       (.I0(s2_data_0[7]),
        .I1(s2_data_1[7]),
        .O(\s3_data[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s3_data[9]_i_5 
       (.I0(s2_data_0[6]),
        .I1(s2_data_1[6]),
        .O(\s3_data[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[0]),
        .Q(s3_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[10]),
        .Q(s3_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[11]),
        .Q(s3_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[12]),
        .Q(s3_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[13]),
        .Q(s3_data[13]),
        .R(1'b0));
  CARRY4 \s3_data_reg[13]_i_1 
       (.CI(\s3_data_reg[9]_i_1_n_0 ),
        .CO({\s3_data_reg[13]_i_1_n_0 ,\s3_data_reg[13]_i_1_n_1 ,\s3_data_reg[13]_i_1_n_2 ,\s3_data_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[13:10]),
        .O(s3_data0[13:10]),
        .S({\s3_data[13]_i_2_n_0 ,\s3_data[13]_i_3_n_0 ,\s3_data[13]_i_4_n_0 ,\s3_data[13]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[14]),
        .Q(s3_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[15]),
        .Q(s3_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[16]),
        .Q(s3_data[16]),
        .R(1'b0));
  CARRY4 \s3_data_reg[16]_i_1 
       (.CI(\s3_data_reg[13]_i_1_n_0 ),
        .CO({\NLW_s3_data_reg[16]_i_1_CO_UNCONNECTED [3:2],\s3_data_reg[16]_i_1_n_2 ,\s3_data_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s2_data_0[15:14]}),
        .O({\NLW_s3_data_reg[16]_i_1_O_UNCONNECTED [3],s3_data0[16:14]}),
        .S({1'b0,\s3_data[16]_i_2_n_0 ,\s3_data[16]_i_3_n_0 ,\s3_data[16]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s2_data_0[1]),
        .Q(s3_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[2]),
        .Q(s3_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[3]),
        .Q(s3_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[4]),
        .Q(s3_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[5]),
        .Q(s3_data[5]),
        .R(1'b0));
  CARRY4 \s3_data_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\s3_data_reg[5]_i_1_n_0 ,\s3_data_reg[5]_i_1_n_1 ,\s3_data_reg[5]_i_1_n_2 ,\s3_data_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[5:2]),
        .O({s3_data0[5:3],\NLW_s3_data_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\s3_data[5]_i_2_n_0 ,\s3_data[5]_i_3_n_0 ,\s3_data[5]_i_4_n_0 ,\s3_data[5]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[6]),
        .Q(s3_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[7]),
        .Q(s3_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[8]),
        .Q(s3_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s3_data_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s3_data0[9]),
        .Q(s3_data[9]),
        .R(1'b0));
  CARRY4 \s3_data_reg[9]_i_1 
       (.CI(\s3_data_reg[5]_i_1_n_0 ),
        .CO({\s3_data_reg[9]_i_1_n_0 ,\s3_data_reg[9]_i_1_n_1 ,\s3_data_reg[9]_i_1_n_2 ,\s3_data_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s2_data_0[9:6]),
        .O(s3_data0[9:6]),
        .S({\s3_data[9]_i_2_n_0 ,\s3_data[9]_i_3_n_0 ,\s3_data[9]_i_4_n_0 ,\s3_data[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_2__0 
       (.I0(i_mul_s2_n_36),
        .O(s4_data1_n1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_3__0 
       (.I0(i_mul_s2_n_37),
        .O(s4_data1_n1[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_4__0 
       (.I0(i_mul_s2_n_38),
        .O(s4_data1_n1[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[12]_i_5__0 
       (.I0(i_mul_s2_n_39),
        .O(s4_data1_n1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_2__0 
       (.I0(i_mul_s2_n_32),
        .O(s4_data1_n1[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_3__0 
       (.I0(i_mul_s2_n_33),
        .O(s4_data1_n1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_4__0 
       (.I0(i_mul_s2_n_34),
        .O(s4_data1_n1[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[16]_i_5__0 
       (.I0(i_mul_s2_n_35),
        .O(s4_data1_n1[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_2__0 
       (.I0(i_mul_s2_n_48),
        .O(s4_data1_n1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_3__0 
       (.I0(i_mul_s2_n_44),
        .O(s4_data1_n1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_4__0 
       (.I0(i_mul_s2_n_45),
        .O(s4_data1_n1[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_5__0 
       (.I0(i_mul_s2_n_46),
        .O(s4_data1_n1[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[4]_i_6__0 
       (.I0(i_mul_s2_n_47),
        .O(s4_data1_n1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_2__0 
       (.I0(i_mul_s2_n_40),
        .O(s4_data1_n1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_3__0 
       (.I0(i_mul_s2_n_41),
        .O(s4_data1_n1[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_4__0 
       (.I0(i_mul_s2_n_42),
        .O(s4_data1_n1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data1_n[8]_i_5__0 
       (.I0(i_mul_s2_n_43),
        .O(s4_data1_n1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_55),
        .Q(s4_data1_n[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_54),
        .Q(s4_data1_n[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_53),
        .Q(s4_data1_n[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_52),
        .Q(s4_data1_n[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_51),
        .Q(s4_data1_n[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_50),
        .Q(s4_data1_n[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_49),
        .Q(s4_data1_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_64),
        .Q(s4_data1_n[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_63),
        .Q(s4_data1_n[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_62),
        .Q(s4_data1_n[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_61),
        .Q(s4_data1_n[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_60),
        .Q(s4_data1_n[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_59),
        .Q(s4_data1_n[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_58),
        .Q(s4_data1_n[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_57),
        .Q(s4_data1_n[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_n_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_56),
        .Q(s4_data1_n[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_48),
        .Q(s4_data1_p[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data1_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(i_mul_s2_n_32),
        .Q(s4_data1_p[16]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_10 
       (.I0(s4_data2_s[9]),
        .O(\s4_data2_n[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_11 
       (.I0(s4_data2_s[8]),
        .O(\s4_data2_n[15]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_13 
       (.I0(s4_data2_s[7]),
        .O(\s4_data2_n[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_14 
       (.I0(s4_data2_s[6]),
        .O(\s4_data2_n[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_15 
       (.I0(s4_data2_s[5]),
        .O(\s4_data2_n[15]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_16 
       (.I0(s4_data2_s[4]),
        .O(\s4_data2_n[15]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_17 
       (.I0(s4_data2_s[3]),
        .O(\s4_data2_n[15]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_18 
       (.I0(s4_data2_s[2]),
        .O(\s4_data2_n[15]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_19 
       (.I0(s4_data2_s[1]),
        .O(\s4_data2_n[15]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_3 
       (.I0(s4_data2_s[15]),
        .O(\s4_data2_n[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_4 
       (.I0(s4_data2_s[14]),
        .O(\s4_data2_n[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_5 
       (.I0(s4_data2_s[13]),
        .O(\s4_data2_n[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_6 
       (.I0(s4_data2_s[12]),
        .O(\s4_data2_n[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_8 
       (.I0(s4_data2_s[11]),
        .O(\s4_data2_n[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[15]_i_9 
       (.I0(s4_data2_s[10]),
        .O(\s4_data2_n[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_2 
       (.I0(s4_data2_s[19]),
        .O(\s4_data2_n[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_3 
       (.I0(s4_data2_s[18]),
        .O(\s4_data2_n[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_4 
       (.I0(s4_data2_s[17]),
        .O(\s4_data2_n[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[19]_i_5 
       (.I0(s4_data2_s[16]),
        .O(\s4_data2_n[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_2 
       (.I0(s4_data2_s[23]),
        .O(\s4_data2_n[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_3 
       (.I0(s4_data2_s[22]),
        .O(\s4_data2_n[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_4 
       (.I0(s4_data2_s[21]),
        .O(\s4_data2_n[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[23]_i_5 
       (.I0(s4_data2_s[20]),
        .O(\s4_data2_n[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_2 
       (.I0(s4_data2_s[27]),
        .O(\s4_data2_n[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_3 
       (.I0(s4_data2_s[26]),
        .O(\s4_data2_n[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_4 
       (.I0(s4_data2_s[25]),
        .O(\s4_data2_n[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[27]_i_5 
       (.I0(s4_data2_s[24]),
        .O(\s4_data2_n[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_2 
       (.I0(s4_data2_s[31]),
        .O(\s4_data2_n[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_3 
       (.I0(s4_data2_s[30]),
        .O(\s4_data2_n[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_4 
       (.I0(s4_data2_s[29]),
        .O(\s4_data2_n[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s4_data2_n[31]_i_5 
       (.I0(s4_data2_s[28]),
        .O(\s4_data2_n[31]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[15]),
        .Q(s4_data2_n[15]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[15]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_2_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_1_n_0 ,\s4_data2_n_reg[15]_i_1_n_1 ,\s4_data2_n_reg[15]_i_1_n_2 ,\s4_data2_n_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s4_data2_n0[15],\NLW_s4_data2_n_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s4_data2_n[15]_i_3_n_0 ,\s4_data2_n[15]_i_4_n_0 ,\s4_data2_n[15]_i_5_n_0 ,\s4_data2_n[15]_i_6_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s4_data2_n_reg[15]_i_12_n_0 ,\s4_data2_n_reg[15]_i_12_n_1 ,\s4_data2_n_reg[15]_i_12_n_2 ,\s4_data2_n_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_s4_data2_n_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_17_n_0 ,\s4_data2_n[15]_i_18_n_0 ,\s4_data2_n[15]_i_19_n_0 ,s4_data2_s[0]}));
  CARRY4 \s4_data2_n_reg[15]_i_2 
       (.CI(\s4_data2_n_reg[15]_i_7_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_2_n_0 ,\s4_data2_n_reg[15]_i_2_n_1 ,\s4_data2_n_reg[15]_i_2_n_2 ,\s4_data2_n_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_8_n_0 ,\s4_data2_n[15]_i_9_n_0 ,\s4_data2_n[15]_i_10_n_0 ,\s4_data2_n[15]_i_11_n_0 }));
  CARRY4 \s4_data2_n_reg[15]_i_7 
       (.CI(\s4_data2_n_reg[15]_i_12_n_0 ),
        .CO({\s4_data2_n_reg[15]_i_7_n_0 ,\s4_data2_n_reg[15]_i_7_n_1 ,\s4_data2_n_reg[15]_i_7_n_2 ,\s4_data2_n_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s4_data2_n_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s4_data2_n[15]_i_13_n_0 ,\s4_data2_n[15]_i_14_n_0 ,\s4_data2_n[15]_i_15_n_0 ,\s4_data2_n[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[16]),
        .Q(s4_data2_n[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[17]),
        .Q(s4_data2_n[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[18]),
        .Q(s4_data2_n[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[19]),
        .Q(s4_data2_n[19]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[19]_i_1 
       (.CI(\s4_data2_n_reg[15]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[19]_i_1_n_0 ,\s4_data2_n_reg[19]_i_1_n_1 ,\s4_data2_n_reg[19]_i_1_n_2 ,\s4_data2_n_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[19:16]),
        .S({\s4_data2_n[19]_i_2_n_0 ,\s4_data2_n[19]_i_3_n_0 ,\s4_data2_n[19]_i_4_n_0 ,\s4_data2_n[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[20]),
        .Q(s4_data2_n[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[21]),
        .Q(s4_data2_n[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[22]),
        .Q(s4_data2_n[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[23]),
        .Q(s4_data2_n[23]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[23]_i_1 
       (.CI(\s4_data2_n_reg[19]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[23]_i_1_n_0 ,\s4_data2_n_reg[23]_i_1_n_1 ,\s4_data2_n_reg[23]_i_1_n_2 ,\s4_data2_n_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[23:20]),
        .S({\s4_data2_n[23]_i_2_n_0 ,\s4_data2_n[23]_i_3_n_0 ,\s4_data2_n[23]_i_4_n_0 ,\s4_data2_n[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[24]),
        .Q(s4_data2_n[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[25]),
        .Q(s4_data2_n[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[26]),
        .Q(s4_data2_n[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[27]),
        .Q(s4_data2_n[27]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[27]_i_1 
       (.CI(\s4_data2_n_reg[23]_i_1_n_0 ),
        .CO({\s4_data2_n_reg[27]_i_1_n_0 ,\s4_data2_n_reg[27]_i_1_n_1 ,\s4_data2_n_reg[27]_i_1_n_2 ,\s4_data2_n_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[27:24]),
        .S({\s4_data2_n[27]_i_2_n_0 ,\s4_data2_n[27]_i_3_n_0 ,\s4_data2_n[27]_i_4_n_0 ,\s4_data2_n[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[28]),
        .Q(s4_data2_n[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[29]),
        .Q(s4_data2_n[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[30]),
        .Q(s4_data2_n[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_n_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_n0[31]),
        .Q(s4_data2_n[31]),
        .R(1'b0));
  CARRY4 \s4_data2_n_reg[31]_i_1 
       (.CI(\s4_data2_n_reg[27]_i_1_n_0 ),
        .CO({\NLW_s4_data2_n_reg[31]_i_1_CO_UNCONNECTED [3],\s4_data2_n_reg[31]_i_1_n_1 ,\s4_data2_n_reg[31]_i_1_n_2 ,\s4_data2_n_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s4_data2_n0[31:28]),
        .S({\s4_data2_n[31]_i_2_n_0 ,\s4_data2_n[31]_i_3_n_0 ,\s4_data2_n[31]_i_4_n_0 ,\s4_data2_n[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[15]),
        .Q(s4_data2_p[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[16]),
        .Q(s4_data2_p[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[17]),
        .Q(s4_data2_p[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[18]),
        .Q(s4_data2_p[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[19]),
        .Q(s4_data2_p[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[20]),
        .Q(s4_data2_p[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[21]),
        .Q(s4_data2_p[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[22]),
        .Q(s4_data2_p[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[23]),
        .Q(s4_data2_p[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[24]),
        .Q(s4_data2_p[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[25]),
        .Q(s4_data2_p[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[26]),
        .Q(s4_data2_p[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[27]),
        .Q(s4_data2_p[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[28]),
        .Q(s4_data2_p[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[29]),
        .Q(s4_data2_p[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[30]),
        .Q(s4_data2_p[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s4_data2_p_reg[31] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data2_s[31]),
        .Q(s4_data2_p[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[0]),
        .Q(s5_data1[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_38),
        .Q(\s5_data1_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_37),
        .Q(\s5_data1_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_36),
        .Q(\s5_data1_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_35),
        .Q(\s5_data1_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_34),
        .Q(\s5_data1_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_33),
        .Q(\s5_data1_reg[15]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_p[16]),
        .Q(s5_data1[16]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_47),
        .Q(\s5_data1_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_46),
        .Q(\s5_data1_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_45),
        .Q(\s5_data1_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_44),
        .Q(\s5_data1_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_43),
        .Q(\s5_data1_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_42),
        .Q(\s5_data1_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_41),
        .Q(\s5_data1_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_40),
        .Q(\s5_data1_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s5_data1_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \s5_data1_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0] ),
        .D(i_mul_s2_n_39),
        .Q(\s5_data1_reg[9]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[0]_i_1 
       (.I0(s4_data2_n[15]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[15]),
        .O(\s5_data2_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[10]_i_1 
       (.I0(s4_data2_n[25]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[25]),
        .O(\s5_data2_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[11]_i_1 
       (.I0(s4_data2_n[26]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[26]),
        .O(\s5_data2_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[12]_i_1 
       (.I0(s4_data2_n[27]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[27]),
        .O(\s5_data2_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[13]_i_1 
       (.I0(s4_data2_n[28]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[28]),
        .O(\s5_data2_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[14]_i_1 
       (.I0(s4_data2_n[29]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[29]),
        .O(\s5_data2_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[15]_i_1 
       (.I0(s4_data2_n[30]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[30]),
        .O(\s5_data2_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[16]_i_1 
       (.I0(s4_data2_n[31]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[31]),
        .O(\s5_data2_0[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[1]_i_1 
       (.I0(s4_data2_n[16]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[16]),
        .O(\s5_data2_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[2]_i_1 
       (.I0(s4_data2_n[17]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[17]),
        .O(\s5_data2_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[3]_i_1 
       (.I0(s4_data2_n[18]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[18]),
        .O(\s5_data2_0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[4]_i_1 
       (.I0(s4_data2_n[19]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[19]),
        .O(\s5_data2_0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[5]_i_1 
       (.I0(s4_data2_n[20]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[20]),
        .O(\s5_data2_0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[6]_i_1 
       (.I0(s4_data2_n[21]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[21]),
        .O(\s5_data2_0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[7]_i_1 
       (.I0(s4_data2_n[22]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[22]),
        .O(\s5_data2_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[8]_i_1 
       (.I0(s4_data2_n[23]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[23]),
        .O(\s5_data2_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s5_data2_0[9]_i_1 
       (.I0(s4_data2_n[24]),
        .I1(s4_data1_p[16]),
        .I2(s4_data2_p[24]),
        .O(\s5_data2_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[0]_i_1_n_0 ),
        .Q(s5_data2_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[10]_i_1_n_0 ),
        .Q(s5_data2_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[11]_i_1_n_0 ),
        .Q(s5_data2_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[12]_i_1_n_0 ),
        .Q(s5_data2_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[13]_i_1_n_0 ),
        .Q(s5_data2_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[14]_i_1_n_0 ),
        .Q(s5_data2_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[15]_i_1_n_0 ),
        .Q(s5_data2_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[16]_i_1_n_0 ),
        .Q(s5_data2_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[1]_i_1_n_0 ),
        .Q(s5_data2_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[2]_i_1_n_0 ),
        .Q(s5_data2_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[3]_i_1_n_0 ),
        .Q(s5_data2_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[4]_i_1_n_0 ),
        .Q(s5_data2_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[5]_i_1_n_0 ),
        .Q(s5_data2_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[6]_i_1_n_0 ),
        .Q(s5_data2_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[7]_i_1_n_0 ),
        .Q(s5_data2_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[8]_i_1_n_0 ),
        .Q(s5_data2_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_0_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data2_0[9]_i_1_n_0 ),
        .Q(s5_data2_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[10]),
        .Q(s5_data2_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[11]),
        .Q(s5_data2_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[12]),
        .Q(s5_data2_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[13]),
        .Q(s5_data2_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[14]),
        .Q(s5_data2_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[15]),
        .Q(s5_data2_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[16]),
        .Q(s5_data2_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[1]),
        .Q(s5_data2_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[2]),
        .Q(s5_data2_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[3]),
        .Q(s5_data2_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[4]),
        .Q(s5_data2_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[5]),
        .Q(s5_data2_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[6]),
        .Q(s5_data2_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[7]),
        .Q(s5_data2_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[8]),
        .Q(s5_data2_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s5_data2_1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s4_data1_n[9]),
        .Q(s5_data2_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[0]),
        .Q(s6_data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[10]_srl2_n_0 ),
        .Q(s6_data1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[11]_srl2_n_0 ),
        .Q(s6_data1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[12]_srl2_n_0 ),
        .Q(s6_data1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[13]_srl2_n_0 ),
        .Q(s6_data1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[14]_srl2_n_0 ),
        .Q(s6_data1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[15]_srl2_n_0 ),
        .Q(s6_data1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s5_data1[16]),
        .Q(s6_data1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[1]_srl2_n_0 ),
        .Q(s6_data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[2]_srl2_n_0 ),
        .Q(s6_data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[3]_srl2_n_0 ),
        .Q(s6_data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[4]_srl2_n_0 ),
        .Q(s6_data1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[5]_srl2_n_0 ),
        .Q(s6_data1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[6]_srl2_n_0 ),
        .Q(s6_data1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[7]_srl2_n_0 ),
        .Q(s6_data1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[8]_srl2_n_0 ),
        .Q(s6_data1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data1_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s5_data1_reg[9]_srl2_n_0 ),
        .Q(s6_data1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_2 
       (.I0(s5_data2_0[11]),
        .I1(s5_data2_1[11]),
        .O(\s6_data2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_3 
       (.I0(s5_data2_0[10]),
        .I1(s5_data2_1[10]),
        .O(\s6_data2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_4 
       (.I0(s5_data2_0[9]),
        .I1(s5_data2_1[9]),
        .O(\s6_data2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[11]_i_5 
       (.I0(s5_data2_0[8]),
        .I1(s5_data2_1[8]),
        .O(\s6_data2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_2 
       (.I0(s5_data2_0[15]),
        .I1(s5_data2_1[15]),
        .O(\s6_data2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_3 
       (.I0(s5_data2_0[14]),
        .I1(s5_data2_1[14]),
        .O(\s6_data2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_4 
       (.I0(s5_data2_0[13]),
        .I1(s5_data2_1[13]),
        .O(\s6_data2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[15]_i_5 
       (.I0(s5_data2_0[12]),
        .I1(s5_data2_1[12]),
        .O(\s6_data2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[16]_i_2 
       (.I0(s5_data2_0[16]),
        .I1(s5_data2_1[16]),
        .O(\s6_data2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_2 
       (.I0(s5_data2_0[3]),
        .I1(s5_data2_1[3]),
        .O(\s6_data2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_3 
       (.I0(s5_data2_0[2]),
        .I1(s5_data2_1[2]),
        .O(\s6_data2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_4 
       (.I0(s5_data2_0[1]),
        .I1(s5_data2_1[1]),
        .O(\s6_data2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[3]_i_5 
       (.I0(s5_data2_0[0]),
        .I1(s5_data1[0]),
        .O(\s6_data2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_2 
       (.I0(s5_data2_0[7]),
        .I1(s5_data2_1[7]),
        .O(\s6_data2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_3 
       (.I0(s5_data2_0[6]),
        .I1(s5_data2_1[6]),
        .O(\s6_data2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_4 
       (.I0(s5_data2_0[5]),
        .I1(s5_data2_1[5]),
        .O(\s6_data2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s6_data2[7]_i_5 
       (.I0(s5_data2_0[4]),
        .I1(s5_data2_1[4]),
        .O(\s6_data2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[0]),
        .Q(s6_data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[10]),
        .Q(s6_data2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[11]),
        .Q(s6_data2[11]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[11]_i_1 
       (.CI(\s6_data2_reg[7]_i_1_n_0 ),
        .CO({\s6_data2_reg[11]_i_1_n_0 ,\s6_data2_reg[11]_i_1_n_1 ,\s6_data2_reg[11]_i_1_n_2 ,\s6_data2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[11:8]),
        .O(s6_data20[11:8]),
        .S({\s6_data2[11]_i_2_n_0 ,\s6_data2[11]_i_3_n_0 ,\s6_data2[11]_i_4_n_0 ,\s6_data2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[12]),
        .Q(s6_data2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[13]),
        .Q(s6_data2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[14]),
        .Q(s6_data2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[15]),
        .Q(s6_data2[15]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[15]_i_1 
       (.CI(\s6_data2_reg[11]_i_1_n_0 ),
        .CO({\s6_data2_reg[15]_i_1_n_0 ,\s6_data2_reg[15]_i_1_n_1 ,\s6_data2_reg[15]_i_1_n_2 ,\s6_data2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[15:12]),
        .O(s6_data20[15:12]),
        .S({\s6_data2[15]_i_2_n_0 ,\s6_data2[15]_i_3_n_0 ,\s6_data2[15]_i_4_n_0 ,\s6_data2[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[16]),
        .Q(s6_data2[16]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[16]_i_1 
       (.CI(\s6_data2_reg[15]_i_1_n_0 ),
        .CO(\NLW_s6_data2_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s6_data2_reg[16]_i_1_O_UNCONNECTED [3:1],s6_data20[16]}),
        .S({1'b0,1'b0,1'b0,\s6_data2[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[1]),
        .Q(s6_data2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[2]),
        .Q(s6_data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[3]),
        .Q(s6_data2[3]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\s6_data2_reg[3]_i_1_n_0 ,\s6_data2_reg[3]_i_1_n_1 ,\s6_data2_reg[3]_i_1_n_2 ,\s6_data2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[3:0]),
        .O(s6_data20[3:0]),
        .S({\s6_data2[3]_i_2_n_0 ,\s6_data2[3]_i_3_n_0 ,\s6_data2[3]_i_4_n_0 ,\s6_data2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[4]),
        .Q(s6_data2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[5]),
        .Q(s6_data2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[6]),
        .Q(s6_data2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[7]),
        .Q(s6_data2[7]),
        .R(1'b0));
  CARRY4 \s6_data2_reg[7]_i_1 
       (.CI(\s6_data2_reg[3]_i_1_n_0 ),
        .CO({\s6_data2_reg[7]_i_1_n_0 ,\s6_data2_reg[7]_i_1_n_1 ,\s6_data2_reg[7]_i_1_n_2 ,\s6_data2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s5_data2_0[7:4]),
        .O(s6_data20[7:4]),
        .S({\s6_data2[7]_i_2_n_0 ,\s6_data2[7]_i_3_n_0 ,\s6_data2[7]_i_4_n_0 ,\s6_data2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[8]),
        .Q(s6_data2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s6_data2_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(s6_data20[9]),
        .Q(s6_data2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_10 
       (.I0(s7_data2_s[9]),
        .I1(s7_data1_s[9]),
        .O(\s7_data[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_11 
       (.I0(s7_data2_s[8]),
        .I1(s7_data1_s[8]),
        .O(\s7_data[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_13 
       (.I0(s7_data2_s[7]),
        .I1(s7_data1_s[7]),
        .O(\s7_data[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_14 
       (.I0(s7_data2_s[6]),
        .I1(s7_data1_s[6]),
        .O(\s7_data[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_15 
       (.I0(s7_data2_s[5]),
        .I1(s7_data1_s[5]),
        .O(\s7_data[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_16 
       (.I0(s7_data2_s[4]),
        .I1(s7_data1_s[4]),
        .O(\s7_data[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_17 
       (.I0(s7_data2_s[3]),
        .I1(s7_data1_s[3]),
        .O(\s7_data[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_18 
       (.I0(s7_data2_s[2]),
        .I1(s7_data1_s[2]),
        .O(\s7_data[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_19 
       (.I0(s7_data2_s[1]),
        .I1(s7_data1_s[1]),
        .O(\s7_data[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_20 
       (.I0(s7_data2_s[0]),
        .I1(s7_data1_s[0]),
        .O(\s7_data[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_3 
       (.I0(s7_data2_s[15]),
        .I1(s7_data1_s[15]),
        .O(\s7_data[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_4 
       (.I0(s7_data2_s[14]),
        .I1(s7_data1_s[14]),
        .O(\s7_data[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_5 
       (.I0(s7_data2_s[13]),
        .I1(s7_data1_s[13]),
        .O(\s7_data[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_6 
       (.I0(s7_data2_s[12]),
        .I1(s7_data1_s[12]),
        .O(\s7_data[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_8 
       (.I0(s7_data2_s[11]),
        .I1(s7_data1_s[11]),
        .O(\s7_data[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[15]_i_9 
       (.I0(s7_data2_s[10]),
        .I1(s7_data1_s[10]),
        .O(\s7_data[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_2 
       (.I0(s7_data2_s[19]),
        .I1(s7_data1_s[19]),
        .O(\s7_data[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_3 
       (.I0(s7_data2_s[18]),
        .I1(s7_data1_s[18]),
        .O(\s7_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_4 
       (.I0(s7_data2_s[17]),
        .I1(s7_data1_s[17]),
        .O(\s7_data[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[19]_i_5 
       (.I0(s7_data2_s[16]),
        .I1(s7_data1_s[16]),
        .O(\s7_data[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_2 
       (.I0(s7_data2_s[23]),
        .I1(s7_data1_s[23]),
        .O(\s7_data[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_3 
       (.I0(s7_data2_s[22]),
        .I1(s7_data1_s[22]),
        .O(\s7_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_4 
       (.I0(s7_data2_s[21]),
        .I1(s7_data1_s[21]),
        .O(\s7_data[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[23]_i_5 
       (.I0(s7_data2_s[20]),
        .I1(s7_data1_s[20]),
        .O(\s7_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_2 
       (.I0(s7_data2_s[27]),
        .I1(s7_data1_s[27]),
        .O(\s7_data[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_3 
       (.I0(s7_data2_s[26]),
        .I1(s7_data1_s[26]),
        .O(\s7_data[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_4 
       (.I0(s7_data2_s[25]),
        .I1(s7_data1_s[25]),
        .O(\s7_data[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[27]_i_5 
       (.I0(s7_data2_s[24]),
        .I1(s7_data1_s[24]),
        .O(\s7_data[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_2 
       (.I0(s7_data2_s[30]),
        .I1(s7_data1_s[30]),
        .O(\s7_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_3 
       (.I0(s7_data2_s[29]),
        .I1(s7_data1_s[29]),
        .O(\s7_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s7_data[30]_i_4 
       (.I0(s7_data2_s[28]),
        .I1(s7_data1_s[28]),
        .O(\s7_data[30]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[15]_i_1_n_4 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  CARRY4 \s7_data_reg[15]_i_1 
       (.CI(\s7_data_reg[15]_i_2_n_0 ),
        .CO({\s7_data_reg[15]_i_1_n_0 ,\s7_data_reg[15]_i_1_n_1 ,\s7_data_reg[15]_i_1_n_2 ,\s7_data_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[15:12]),
        .O({\s7_data_reg[15]_i_1_n_4 ,\NLW_s7_data_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\s7_data[15]_i_3_n_0 ,\s7_data[15]_i_4_n_0 ,\s7_data[15]_i_5_n_0 ,\s7_data[15]_i_6_n_0 }));
  CARRY4 \s7_data_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\s7_data_reg[15]_i_12_n_0 ,\s7_data_reg[15]_i_12_n_1 ,\s7_data_reg[15]_i_12_n_2 ,\s7_data_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[3:0]),
        .O(\NLW_s7_data_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_17_n_0 ,\s7_data[15]_i_18_n_0 ,\s7_data[15]_i_19_n_0 ,\s7_data[15]_i_20_n_0 }));
  CARRY4 \s7_data_reg[15]_i_2 
       (.CI(\s7_data_reg[15]_i_7_n_0 ),
        .CO({\s7_data_reg[15]_i_2_n_0 ,\s7_data_reg[15]_i_2_n_1 ,\s7_data_reg[15]_i_2_n_2 ,\s7_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[11:8]),
        .O(\NLW_s7_data_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_8_n_0 ,\s7_data[15]_i_9_n_0 ,\s7_data[15]_i_10_n_0 ,\s7_data[15]_i_11_n_0 }));
  CARRY4 \s7_data_reg[15]_i_7 
       (.CI(\s7_data_reg[15]_i_12_n_0 ),
        .CO({\s7_data_reg[15]_i_7_n_0 ,\s7_data_reg[15]_i_7_n_1 ,\s7_data_reg[15]_i_7_n_2 ,\s7_data_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[7:4]),
        .O(\NLW_s7_data_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\s7_data[15]_i_13_n_0 ,\s7_data[15]_i_14_n_0 ,\s7_data[15]_i_15_n_0 ,\s7_data[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[16] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_7 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[17] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_6 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[18] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_5 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[19] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[19]_i_1_n_4 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  CARRY4 \s7_data_reg[19]_i_1 
       (.CI(\s7_data_reg[15]_i_1_n_0 ),
        .CO({\s7_data_reg[19]_i_1_n_0 ,\s7_data_reg[19]_i_1_n_1 ,\s7_data_reg[19]_i_1_n_2 ,\s7_data_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[19:16]),
        .O({\s7_data_reg[19]_i_1_n_4 ,\s7_data_reg[19]_i_1_n_5 ,\s7_data_reg[19]_i_1_n_6 ,\s7_data_reg[19]_i_1_n_7 }),
        .S({\s7_data[19]_i_2_n_0 ,\s7_data[19]_i_3_n_0 ,\s7_data[19]_i_4_n_0 ,\s7_data[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[20] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_7 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[21] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_6 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[22] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_5 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[23] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[23]_i_1_n_4 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  CARRY4 \s7_data_reg[23]_i_1 
       (.CI(\s7_data_reg[19]_i_1_n_0 ),
        .CO({\s7_data_reg[23]_i_1_n_0 ,\s7_data_reg[23]_i_1_n_1 ,\s7_data_reg[23]_i_1_n_2 ,\s7_data_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[23:20]),
        .O({\s7_data_reg[23]_i_1_n_4 ,\s7_data_reg[23]_i_1_n_5 ,\s7_data_reg[23]_i_1_n_6 ,\s7_data_reg[23]_i_1_n_7 }),
        .S({\s7_data[23]_i_2_n_0 ,\s7_data[23]_i_3_n_0 ,\s7_data[23]_i_4_n_0 ,\s7_data[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[24] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_7 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[25] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_6 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[26] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_5 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[27] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[27]_i_1_n_4 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY4 \s7_data_reg[27]_i_1 
       (.CI(\s7_data_reg[23]_i_1_n_0 ),
        .CO({\s7_data_reg[27]_i_1_n_0 ,\s7_data_reg[27]_i_1_n_1 ,\s7_data_reg[27]_i_1_n_2 ,\s7_data_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(s7_data2_s[27:24]),
        .O({\s7_data_reg[27]_i_1_n_4 ,\s7_data_reg[27]_i_1_n_5 ,\s7_data_reg[27]_i_1_n_6 ,\s7_data_reg[27]_i_1_n_7 }),
        .S({\s7_data[27]_i_2_n_0 ,\s7_data[27]_i_3_n_0 ,\s7_data[27]_i_4_n_0 ,\s7_data[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[28] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_7 ),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[29] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_6 ),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s7_data_reg[30] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(\s7_data_reg[30]_i_1_n_5 ),
        .Q(p_0_in[15]),
        .R(1'b0));
  CARRY4 \s7_data_reg[30]_i_1 
       (.CI(\s7_data_reg[27]_i_1_n_0 ),
        .CO({\NLW_s7_data_reg[30]_i_1_CO_UNCONNECTED [3:2],\s7_data_reg[30]_i_1_n_2 ,\s7_data_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,s7_data2_s[29:28]}),
        .O({\NLW_s7_data_reg[30]_i_1_O_UNCONNECTED [3],\s7_data_reg[30]_i_1_n_5 ,\s7_data_reg[30]_i_1_n_6 ,\s7_data_reg[30]_i_1_n_7 }),
        .S({1'b0,\s7_data[30]_i_2_n_0 ,\s7_data[30]_i_3_n_0 ,\s7_data[30]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[0] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[10] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[11] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[12] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[13] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[14] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[15] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[1] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[2] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[3] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[4] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[5] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[6] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[7] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[8] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sine_reg[9] 
       (.C(\ddata_out_reg[0] ),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mmcm_drp
   (clk,
    div_clk,
    up_drp_ready_reg_0,
    data10,
    up_drp_locked_reg_0,
    Q,
    clk_in_s,
    s_axi_aclk,
    up_drp_sel_s,
    up_drp_wr_s,
    mmcm_rst,
    up_drp_ready_reg_1,
    up_drp_ready_reg_2,
    \up_drp_rdata_reg[0]_0 ,
    rst);
  output clk;
  output div_clk;
  output [0:0]up_drp_ready_reg_0;
  output [0:0]data10;
  output up_drp_locked_reg_0;
  output [15:0]Q;
  input clk_in_s;
  input s_axi_aclk;
  input up_drp_sel_s;
  input up_drp_wr_s;
  input mmcm_rst;
  input [15:0]up_drp_ready_reg_1;
  input [6:0]up_drp_ready_reg_2;
  input \up_drp_rdata_reg[0]_0 ;
  input rst;

  wire [15:0]Q;
  wire bufg_fb_clk_s;
  wire clk;
  wire clk_in_s;
  wire [0:0]data10;
  wire div_clk;
  wire i_mmcm_n_36;
  wire i_mmcm_n_37;
  wire mmcm_clk_0_s;
  wire mmcm_clk_1_s;
  wire mmcm_fb_clk_s;
  wire mmcm_locked_s;
  wire mmcm_rst;
  wire rst;
  wire s_axi_aclk;
  wire up_drp_locked_m1;
  wire up_drp_locked_reg_0;
  wire \up_drp_rdata_reg[0]_0 ;
  wire [15:0]up_drp_rdata_s;
  wire [0:0]up_drp_ready_reg_0;
  wire [15:0]up_drp_ready_reg_1;
  wire [6:0]up_drp_ready_reg_2;
  wire up_drp_ready_s;
  wire up_drp_sel_s;
  wire up_drp_wr_s;
  wire NLW_i_mmcm_CLKFBOUTB_UNCONNECTED;
  wire NLW_i_mmcm_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_i_mmcm_CLKINSTOPPED_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT0B_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT1B_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT2_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT2B_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT3_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT3B_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT4_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT5_UNCONNECTED;
  wire NLW_i_mmcm_CLKOUT6_UNCONNECTED;
  wire NLW_i_mmcm_PSDONE_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    dac_status_m1_i_1
       (.I0(data10),
        .I1(rst),
        .O(up_drp_locked_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG i_clk_0_bufg
       (.I(mmcm_clk_0_s),
        .O(clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG i_clk_1_bufg
       (.I(mmcm_clk_1_s),
        .O(div_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG i_fb_clk_bufg
       (.I(mmcm_fb_clk_s),
        .O(bufg_fb_clk_s));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(12.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(1.667000),
    .CLKIN2_PERIOD(1.667000),
    .CLKOUT0_DIVIDE_F(2.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(8),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(6),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    i_mmcm
       (.CLKFBIN(bufg_fb_clk_s),
        .CLKFBOUT(mmcm_fb_clk_s),
        .CLKFBOUTB(NLW_i_mmcm_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_i_mmcm_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in_s),
        .CLKIN2(i_mmcm_n_36),
        .CLKINSEL(i_mmcm_n_37),
        .CLKINSTOPPED(NLW_i_mmcm_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(mmcm_clk_0_s),
        .CLKOUT0B(NLW_i_mmcm_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(mmcm_clk_1_s),
        .CLKOUT1B(NLW_i_mmcm_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_i_mmcm_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_i_mmcm_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_i_mmcm_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_i_mmcm_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_i_mmcm_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_i_mmcm_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_i_mmcm_CLKOUT6_UNCONNECTED),
        .DADDR(up_drp_ready_reg_2),
        .DCLK(s_axi_aclk),
        .DEN(up_drp_sel_s),
        .DI(up_drp_ready_reg_1),
        .DO(up_drp_rdata_s),
        .DRDY(up_drp_ready_s),
        .DWE(up_drp_wr_s),
        .LOCKED(mmcm_locked_s),
        .PSCLK(1'b0),
        .PSDONE(NLW_i_mmcm_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(mmcm_rst));
  FDCE #(
    .INIT(1'b0)) 
    up_drp_locked_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(mmcm_locked_s),
        .Q(up_drp_locked_m1));
  FDCE #(
    .INIT(1'b0)) 
    up_drp_locked_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_locked_m1),
        .Q(data10));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_rdata_s[9]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_drp_ready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_drp_rdata_reg[0]_0 ),
        .D(up_drp_ready_s),
        .Q(up_drp_ready_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul
   (P,
    \dac_dds_phase_3_1_reg[15] ,
    \s1_data_p_reg[29] ,
    \s1_data_p_reg[29]_0 ,
    dac_dds_phase_3_1_reg__0);
  output [29:0]P;
  output \dac_dds_phase_3_1_reg[15] ;
  input [14:0]\s1_data_p_reg[29] ;
  input \s1_data_p_reg[29]_0 ;
  input [0:0]dac_dds_phase_3_1_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire \dac_dds_phase_3_1_reg[15] ;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire [14:0]\s1_data_p_reg[29] ;
  wire \s1_data_p_reg[29]_0 ;

  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29]_0 ),
        .D(angle_s),
        .Q(\dac_dds_phase_3_1_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_10 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ),
        .\s1_data_p_reg[29]_0 (\s1_data_p_reg[29]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_103
   (P,
    \dac_dds_phase_3_1_reg[15] ,
    \s1_data_p_reg[29] ,
    \s1_data_p_reg[29]_0 ,
    dac_dds_phase_3_1_reg__0);
  output [29:0]P;
  output \dac_dds_phase_3_1_reg[15] ;
  input [14:0]\s1_data_p_reg[29] ;
  input \s1_data_p_reg[29]_0 ;
  input [0:0]dac_dds_phase_3_1_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire \dac_dds_phase_3_1_reg[15] ;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire [14:0]\s1_data_p_reg[29] ;
  wire \s1_data_p_reg[29]_0 ;

  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29]_0 ),
        .D(angle_s),
        .Q(\dac_dds_phase_3_1_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_110 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ),
        .\s1_data_p_reg[29]_0 (\s1_data_p_reg[29]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_114
   (P,
    \dac_dds_phase_3_0_reg[15] ,
    A,
    \s1_data_p_reg[29] ,
    dac_dds_phase_3_0_reg__0);
  output [29:0]P;
  output \dac_dds_phase_3_0_reg[15] ;
  input [14:0]A;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_3_0_reg__0;

  wire [14:0]A;
  wire [29:0]P;
  wire [15:15]angle_s;
  wire \dac_dds_phase_3_0_reg[15] ;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_3_0_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_121 i_mult_macro
       (.A(A),
        .B(angle_s),
        .P(P),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_127
   (P,
    \dac_dds_phase_2_1_reg[15] ,
    dac_dds_phase_2_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_2_1_reg__0);
  output [29:0]P;
  output \dac_dds_phase_2_1_reg[15] ;
  input [14:0]dac_dds_phase_2_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_2_1_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire \dac_dds_phase_2_1_reg[15] ;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_2_1_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_134 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_138
   (P,
    \dac_dds_phase_2_0_reg[15] ,
    dac_dds_phase_2_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_2_0_reg__0);
  output [29:0]P;
  output \dac_dds_phase_2_0_reg[15] ;
  input [14:0]dac_dds_phase_2_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_2_0_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire \dac_dds_phase_2_0_reg[15] ;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_2_0_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_145 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_14
   (P,
    \dac_dds_phase_3_0_reg[15] ,
    A,
    \s1_data_p_reg[29] ,
    dac_dds_phase_3_0_reg__0);
  output [29:0]P;
  output \dac_dds_phase_3_0_reg[15] ;
  input [14:0]A;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_3_0_reg__0;

  wire [14:0]A;
  wire [29:0]P;
  wire [15:15]angle_s;
  wire \dac_dds_phase_3_0_reg[15] ;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_3_0_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_21 i_mult_macro
       (.A(A),
        .B(angle_s),
        .P(P),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_151
   (P,
    \dac_dds_phase_1_1_reg[15] ,
    dac_dds_phase_1_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_1_1_reg__0);
  output [29:0]P;
  output \dac_dds_phase_1_1_reg[15] ;
  input [14:0]dac_dds_phase_1_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_1_1_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire \dac_dds_phase_1_1_reg[15] ;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_1_1_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_158 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_162
   (P,
    \dac_dds_phase_1_0_reg[15] ,
    dac_dds_phase_1_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_1_0_reg__0);
  output [29:0]P;
  output \dac_dds_phase_1_0_reg[15] ;
  input [14:0]dac_dds_phase_1_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_1_0_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire \dac_dds_phase_1_0_reg[15] ;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_1_0_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_169 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_175
   (P,
    \dac_dds_phase_0_1_reg[15] ,
    dac_dds_phase_0_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_0_1_reg__0);
  output [29:0]P;
  output \dac_dds_phase_0_1_reg[15] ;
  input [14:0]dac_dds_phase_0_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_0_1_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire \dac_dds_phase_0_1_reg[15] ;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_0_1_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_182 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_186
   (P,
    \dac_dds_phase_0_0_reg[15] ,
    dac_dds_phase_0_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_0_0_reg__0);
  output [29:0]P;
  output \dac_dds_phase_0_0_reg[15] ;
  input [14:0]dac_dds_phase_0_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_0_0_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire \dac_dds_phase_0_0_reg[15] ;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_0_0_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_193 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_27
   (P,
    \dac_dds_phase_2_1_reg[15] ,
    dac_dds_phase_2_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_2_1_reg__0);
  output [29:0]P;
  output \dac_dds_phase_2_1_reg[15] ;
  input [14:0]dac_dds_phase_2_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_2_1_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire \dac_dds_phase_2_1_reg[15] ;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_2_1_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_34 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_38
   (P,
    \dac_dds_phase_2_0_reg[15] ,
    dac_dds_phase_2_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_2_0_reg__0);
  output [29:0]P;
  output \dac_dds_phase_2_0_reg[15] ;
  input [14:0]dac_dds_phase_2_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_2_0_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire \dac_dds_phase_2_0_reg[15] ;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_2_0_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_45 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_51
   (P,
    \dac_dds_phase_1_1_reg[15] ,
    dac_dds_phase_1_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_1_1_reg__0);
  output [29:0]P;
  output \dac_dds_phase_1_1_reg[15] ;
  input [14:0]dac_dds_phase_1_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_1_1_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire \dac_dds_phase_1_1_reg[15] ;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_1_1_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_58 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_62
   (P,
    \dac_dds_phase_1_0_reg[15] ,
    dac_dds_phase_1_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_1_0_reg__0);
  output [29:0]P;
  output \dac_dds_phase_1_0_reg[15] ;
  input [14:0]dac_dds_phase_1_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_1_0_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire \dac_dds_phase_1_0_reg[15] ;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_1_0_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_69 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_75
   (P,
    \dac_dds_phase_0_1_reg[15] ,
    dac_dds_phase_0_1_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_0_1_reg__0);
  output [29:0]P;
  output \dac_dds_phase_0_1_reg[15] ;
  input [14:0]dac_dds_phase_0_1_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_0_1_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire \dac_dds_phase_0_1_reg[15] ;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_0_1_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_82 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul_86
   (P,
    \dac_dds_phase_0_0_reg[15] ,
    dac_dds_phase_0_0_reg,
    \s1_data_p_reg[29] ,
    dac_dds_phase_0_0_reg__0);
  output [29:0]P;
  output \dac_dds_phase_0_0_reg[15] ;
  input [14:0]dac_dds_phase_0_0_reg;
  input \s1_data_p_reg[29] ;
  input [0:0]dac_dds_phase_0_0_reg__0;

  wire [29:0]P;
  wire [15:15]angle_s;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire \dac_dds_phase_0_0_reg[15] ;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \s1_data_p_reg[29] ;

  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\s1_data_p_reg[29] ),
        .D(angle_s),
        .Q(\dac_dds_phase_0_0_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_93 i_mult_macro
       (.B(angle_s),
        .P(P),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .\s1_data_p_reg[29] (\s1_data_p_reg[29] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    \s4_data1_n_reg[4] ,
    S,
    \s4_data1_n_reg[8] ,
    \s4_data1_n_reg[12] ,
    \s4_data1_n_reg[16] );
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input \s4_data1_n_reg[4] ;
  input [3:0]S;
  input [3:0]\s4_data1_n_reg[8] ;
  input [3:0]\s4_data1_n_reg[12] ;
  input [3:0]\s4_data1_n_reg[16] ;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [3:0]\s4_data1_n_reg[12] ;
  wire \s4_data1_n_reg[12]_i_1__14_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__14_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__14_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__14_n_3 ;
  wire [3:0]\s4_data1_n_reg[16] ;
  wire \s4_data1_n_reg[16]_i_1__14_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__14_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__14_n_3 ;
  wire \s4_data1_n_reg[4] ;
  wire \s4_data1_n_reg[4]_i_1__14_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__14_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__14_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__14_n_3 ;
  wire [3:0]\s4_data1_n_reg[8] ;
  wire \s4_data1_n_reg[8]_i_1__14_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__14_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__14_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__14_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__14_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_9 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__14 
       (.CI(\s4_data1_n_reg[8]_i_1__14_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__14_n_0 ,\s4_data1_n_reg[12]_i_1__14_n_1 ,\s4_data1_n_reg[12]_i_1__14_n_2 ,\s4_data1_n_reg[12]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\s4_data1_n_reg[12] ));
  CARRY4 \s4_data1_n_reg[16]_i_1__14 
       (.CI(\s4_data1_n_reg[12]_i_1__14_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__14_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__14_n_1 ,\s4_data1_n_reg[16]_i_1__14_n_2 ,\s4_data1_n_reg[16]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\s4_data1_n_reg[16] ));
  CARRY4 \s4_data1_n_reg[4]_i_1__14 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__14_n_0 ,\s4_data1_n_reg[4]_i_1__14_n_1 ,\s4_data1_n_reg[4]_i_1__14_n_2 ,\s4_data1_n_reg[4]_i_1__14_n_3 }),
        .CYINIT(\s4_data1_n_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \s4_data1_n_reg[8]_i_1__14 
       (.CI(\s4_data1_n_reg[4]_i_1__14_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__14_n_0 ,\s4_data1_n_reg[8]_i_1__14_n_1 ,\s4_data1_n_reg[8]_i_1__14_n_2 ,\s4_data1_n_reg[8]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\s4_data1_n_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_104
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    \s4_data1_n_reg[4] ,
    S,
    \s4_data1_n_reg[8] ,
    \s4_data1_n_reg[12] ,
    \s4_data1_n_reg[16] );
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input \s4_data1_n_reg[4] ;
  input [3:0]S;
  input [3:0]\s4_data1_n_reg[8] ;
  input [3:0]\s4_data1_n_reg[12] ;
  input [3:0]\s4_data1_n_reg[16] ;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [3:0]\s4_data1_n_reg[12] ;
  wire \s4_data1_n_reg[12]_i_1__6_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__6_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__6_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__6_n_3 ;
  wire [3:0]\s4_data1_n_reg[16] ;
  wire \s4_data1_n_reg[16]_i_1__6_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__6_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__6_n_3 ;
  wire \s4_data1_n_reg[4] ;
  wire \s4_data1_n_reg[4]_i_1__6_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__6_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__6_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__6_n_3 ;
  wire [3:0]\s4_data1_n_reg[8] ;
  wire \s4_data1_n_reg[8]_i_1__6_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__6_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__6_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__6_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__6_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_109 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__6 
       (.CI(\s4_data1_n_reg[8]_i_1__6_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__6_n_0 ,\s4_data1_n_reg[12]_i_1__6_n_1 ,\s4_data1_n_reg[12]_i_1__6_n_2 ,\s4_data1_n_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\s4_data1_n_reg[12] ));
  CARRY4 \s4_data1_n_reg[16]_i_1__6 
       (.CI(\s4_data1_n_reg[12]_i_1__6_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__6_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__6_n_1 ,\s4_data1_n_reg[16]_i_1__6_n_2 ,\s4_data1_n_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\s4_data1_n_reg[16] ));
  CARRY4 \s4_data1_n_reg[4]_i_1__6 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__6_n_0 ,\s4_data1_n_reg[4]_i_1__6_n_1 ,\s4_data1_n_reg[4]_i_1__6_n_2 ,\s4_data1_n_reg[4]_i_1__6_n_3 }),
        .CYINIT(\s4_data1_n_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \s4_data1_n_reg[8]_i_1__6 
       (.CI(\s4_data1_n_reg[4]_i_1__6_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__6_n_0 ,\s4_data1_n_reg[8]_i_1__6_n_1 ,\s4_data1_n_reg[8]_i_1__6_n_2 ,\s4_data1_n_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\s4_data1_n_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_115
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    s4_data1_n1);
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input [16:0]s4_data1_n1;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [16:0]s4_data1_n1;
  wire \s4_data1_n_reg[12]_i_1__5_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__5_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__5_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__5_n_3 ;
  wire \s4_data1_n_reg[16]_i_1__5_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__5_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__5_n_3 ;
  wire \s4_data1_n_reg[4]_i_1__5_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__5_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__5_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__5_n_3 ;
  wire \s4_data1_n_reg[8]_i_1__5_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__5_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__5_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__5_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__5_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_120 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__5 
       (.CI(\s4_data1_n_reg[8]_i_1__5_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__5_n_0 ,\s4_data1_n_reg[12]_i_1__5_n_1 ,\s4_data1_n_reg[12]_i_1__5_n_2 ,\s4_data1_n_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(s4_data1_n1[12:9]));
  CARRY4 \s4_data1_n_reg[16]_i_1__5 
       (.CI(\s4_data1_n_reg[12]_i_1__5_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__5_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__5_n_1 ,\s4_data1_n_reg[16]_i_1__5_n_2 ,\s4_data1_n_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(s4_data1_n1[16:13]));
  CARRY4 \s4_data1_n_reg[4]_i_1__5 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__5_n_0 ,\s4_data1_n_reg[4]_i_1__5_n_1 ,\s4_data1_n_reg[4]_i_1__5_n_2 ,\s4_data1_n_reg[4]_i_1__5_n_3 }),
        .CYINIT(s4_data1_n1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(s4_data1_n1[4:1]));
  CARRY4 \s4_data1_n_reg[8]_i_1__5 
       (.CI(\s4_data1_n_reg[4]_i_1__5_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__5_n_0 ,\s4_data1_n_reg[8]_i_1__5_n_1 ,\s4_data1_n_reg[8]_i_1__5_n_2 ,\s4_data1_n_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(s4_data1_n1[8:5]));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_128
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    \s4_data1_n_reg[4] ,
    S,
    \s4_data1_n_reg[8] ,
    \s4_data1_n_reg[12] ,
    \s4_data1_n_reg[16] );
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input \s4_data1_n_reg[4] ;
  input [3:0]S;
  input [3:0]\s4_data1_n_reg[8] ;
  input [3:0]\s4_data1_n_reg[12] ;
  input [3:0]\s4_data1_n_reg[16] ;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [3:0]\s4_data1_n_reg[12] ;
  wire \s4_data1_n_reg[12]_i_1__4_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__4_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__4_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__4_n_3 ;
  wire [3:0]\s4_data1_n_reg[16] ;
  wire \s4_data1_n_reg[16]_i_1__4_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__4_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__4_n_3 ;
  wire \s4_data1_n_reg[4] ;
  wire \s4_data1_n_reg[4]_i_1__4_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__4_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__4_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__4_n_3 ;
  wire [3:0]\s4_data1_n_reg[8] ;
  wire \s4_data1_n_reg[8]_i_1__4_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__4_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__4_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__4_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__4_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_133 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__4 
       (.CI(\s4_data1_n_reg[8]_i_1__4_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__4_n_0 ,\s4_data1_n_reg[12]_i_1__4_n_1 ,\s4_data1_n_reg[12]_i_1__4_n_2 ,\s4_data1_n_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\s4_data1_n_reg[12] ));
  CARRY4 \s4_data1_n_reg[16]_i_1__4 
       (.CI(\s4_data1_n_reg[12]_i_1__4_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__4_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__4_n_1 ,\s4_data1_n_reg[16]_i_1__4_n_2 ,\s4_data1_n_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\s4_data1_n_reg[16] ));
  CARRY4 \s4_data1_n_reg[4]_i_1__4 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__4_n_0 ,\s4_data1_n_reg[4]_i_1__4_n_1 ,\s4_data1_n_reg[4]_i_1__4_n_2 ,\s4_data1_n_reg[4]_i_1__4_n_3 }),
        .CYINIT(\s4_data1_n_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \s4_data1_n_reg[8]_i_1__4 
       (.CI(\s4_data1_n_reg[4]_i_1__4_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__4_n_0 ,\s4_data1_n_reg[8]_i_1__4_n_1 ,\s4_data1_n_reg[8]_i_1__4_n_2 ,\s4_data1_n_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\s4_data1_n_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_139
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    s4_data1_n1);
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input [16:0]s4_data1_n1;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [16:0]s4_data1_n1;
  wire \s4_data1_n_reg[12]_i_1__3_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__3_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__3_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__3_n_3 ;
  wire \s4_data1_n_reg[16]_i_1__3_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__3_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__3_n_3 ;
  wire \s4_data1_n_reg[4]_i_1__3_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__3_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__3_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__3_n_3 ;
  wire \s4_data1_n_reg[8]_i_1__3_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__3_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__3_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__3_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__3_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_144 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__3 
       (.CI(\s4_data1_n_reg[8]_i_1__3_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__3_n_0 ,\s4_data1_n_reg[12]_i_1__3_n_1 ,\s4_data1_n_reg[12]_i_1__3_n_2 ,\s4_data1_n_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(s4_data1_n1[12:9]));
  CARRY4 \s4_data1_n_reg[16]_i_1__3 
       (.CI(\s4_data1_n_reg[12]_i_1__3_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__3_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__3_n_1 ,\s4_data1_n_reg[16]_i_1__3_n_2 ,\s4_data1_n_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(s4_data1_n1[16:13]));
  CARRY4 \s4_data1_n_reg[4]_i_1__3 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__3_n_0 ,\s4_data1_n_reg[4]_i_1__3_n_1 ,\s4_data1_n_reg[4]_i_1__3_n_2 ,\s4_data1_n_reg[4]_i_1__3_n_3 }),
        .CYINIT(s4_data1_n1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(s4_data1_n1[4:1]));
  CARRY4 \s4_data1_n_reg[8]_i_1__3 
       (.CI(\s4_data1_n_reg[4]_i_1__3_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__3_n_0 ,\s4_data1_n_reg[8]_i_1__3_n_1 ,\s4_data1_n_reg[8]_i_1__3_n_2 ,\s4_data1_n_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(s4_data1_n1[8:5]));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_15
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    s4_data1_n1);
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input [16:0]s4_data1_n1;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [16:0]s4_data1_n1;
  wire \s4_data1_n_reg[12]_i_1__13_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__13_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__13_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__13_n_3 ;
  wire \s4_data1_n_reg[16]_i_1__13_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__13_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__13_n_3 ;
  wire \s4_data1_n_reg[4]_i_1__13_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__13_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__13_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__13_n_3 ;
  wire \s4_data1_n_reg[8]_i_1__13_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__13_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__13_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__13_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__13_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_20 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__13 
       (.CI(\s4_data1_n_reg[8]_i_1__13_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__13_n_0 ,\s4_data1_n_reg[12]_i_1__13_n_1 ,\s4_data1_n_reg[12]_i_1__13_n_2 ,\s4_data1_n_reg[12]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(s4_data1_n1[12:9]));
  CARRY4 \s4_data1_n_reg[16]_i_1__13 
       (.CI(\s4_data1_n_reg[12]_i_1__13_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__13_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__13_n_1 ,\s4_data1_n_reg[16]_i_1__13_n_2 ,\s4_data1_n_reg[16]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(s4_data1_n1[16:13]));
  CARRY4 \s4_data1_n_reg[4]_i_1__13 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__13_n_0 ,\s4_data1_n_reg[4]_i_1__13_n_1 ,\s4_data1_n_reg[4]_i_1__13_n_2 ,\s4_data1_n_reg[4]_i_1__13_n_3 }),
        .CYINIT(s4_data1_n1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(s4_data1_n1[4:1]));
  CARRY4 \s4_data1_n_reg[8]_i_1__13 
       (.CI(\s4_data1_n_reg[4]_i_1__13_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__13_n_0 ,\s4_data1_n_reg[8]_i_1__13_n_1 ,\s4_data1_n_reg[8]_i_1__13_n_2 ,\s4_data1_n_reg[8]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(s4_data1_n1[8:5]));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_152
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    \s4_data1_n_reg[4] ,
    S,
    \s4_data1_n_reg[8] ,
    \s4_data1_n_reg[12] ,
    \s4_data1_n_reg[16] );
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input \s4_data1_n_reg[4] ;
  input [3:0]S;
  input [3:0]\s4_data1_n_reg[8] ;
  input [3:0]\s4_data1_n_reg[12] ;
  input [3:0]\s4_data1_n_reg[16] ;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [3:0]\s4_data1_n_reg[12] ;
  wire \s4_data1_n_reg[12]_i_1__2_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__2_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__2_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__2_n_3 ;
  wire [3:0]\s4_data1_n_reg[16] ;
  wire \s4_data1_n_reg[16]_i_1__2_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__2_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__2_n_3 ;
  wire \s4_data1_n_reg[4] ;
  wire \s4_data1_n_reg[4]_i_1__2_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__2_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__2_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__2_n_3 ;
  wire [3:0]\s4_data1_n_reg[8] ;
  wire \s4_data1_n_reg[8]_i_1__2_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__2_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__2_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__2_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__2_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_157 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__2 
       (.CI(\s4_data1_n_reg[8]_i_1__2_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__2_n_0 ,\s4_data1_n_reg[12]_i_1__2_n_1 ,\s4_data1_n_reg[12]_i_1__2_n_2 ,\s4_data1_n_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\s4_data1_n_reg[12] ));
  CARRY4 \s4_data1_n_reg[16]_i_1__2 
       (.CI(\s4_data1_n_reg[12]_i_1__2_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__2_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__2_n_1 ,\s4_data1_n_reg[16]_i_1__2_n_2 ,\s4_data1_n_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\s4_data1_n_reg[16] ));
  CARRY4 \s4_data1_n_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__2_n_0 ,\s4_data1_n_reg[4]_i_1__2_n_1 ,\s4_data1_n_reg[4]_i_1__2_n_2 ,\s4_data1_n_reg[4]_i_1__2_n_3 }),
        .CYINIT(\s4_data1_n_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \s4_data1_n_reg[8]_i_1__2 
       (.CI(\s4_data1_n_reg[4]_i_1__2_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__2_n_0 ,\s4_data1_n_reg[8]_i_1__2_n_1 ,\s4_data1_n_reg[8]_i_1__2_n_2 ,\s4_data1_n_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\s4_data1_n_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_163
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    s4_data1_n1);
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input [16:0]s4_data1_n1;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [16:0]s4_data1_n1;
  wire \s4_data1_n_reg[12]_i_1__1_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__1_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__1_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__1_n_3 ;
  wire \s4_data1_n_reg[16]_i_1__1_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__1_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__1_n_3 ;
  wire \s4_data1_n_reg[4]_i_1__1_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__1_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__1_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__1_n_3 ;
  wire \s4_data1_n_reg[8]_i_1__1_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__1_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__1_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__1_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_168 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__1 
       (.CI(\s4_data1_n_reg[8]_i_1__1_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__1_n_0 ,\s4_data1_n_reg[12]_i_1__1_n_1 ,\s4_data1_n_reg[12]_i_1__1_n_2 ,\s4_data1_n_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(s4_data1_n1[12:9]));
  CARRY4 \s4_data1_n_reg[16]_i_1__1 
       (.CI(\s4_data1_n_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__1_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__1_n_1 ,\s4_data1_n_reg[16]_i_1__1_n_2 ,\s4_data1_n_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(s4_data1_n1[16:13]));
  CARRY4 \s4_data1_n_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__1_n_0 ,\s4_data1_n_reg[4]_i_1__1_n_1 ,\s4_data1_n_reg[4]_i_1__1_n_2 ,\s4_data1_n_reg[4]_i_1__1_n_3 }),
        .CYINIT(s4_data1_n1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(s4_data1_n1[4:1]));
  CARRY4 \s4_data1_n_reg[8]_i_1__1 
       (.CI(\s4_data1_n_reg[4]_i_1__1_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__1_n_0 ,\s4_data1_n_reg[8]_i_1__1_n_1 ,\s4_data1_n_reg[8]_i_1__1_n_2 ,\s4_data1_n_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(s4_data1_n1[8:5]));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_176
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    \s4_data1_n_reg[4] ,
    S,
    \s4_data1_n_reg[8] ,
    \s4_data1_n_reg[12] ,
    \s4_data1_n_reg[16] );
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input \s4_data1_n_reg[4] ;
  input [3:0]S;
  input [3:0]\s4_data1_n_reg[8] ;
  input [3:0]\s4_data1_n_reg[12] ;
  input [3:0]\s4_data1_n_reg[16] ;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [3:0]\s4_data1_n_reg[12] ;
  wire \s4_data1_n_reg[12]_i_1__0_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__0_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__0_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__0_n_3 ;
  wire [3:0]\s4_data1_n_reg[16] ;
  wire \s4_data1_n_reg[16]_i_1__0_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__0_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__0_n_3 ;
  wire \s4_data1_n_reg[4] ;
  wire \s4_data1_n_reg[4]_i_1__0_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__0_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__0_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__0_n_3 ;
  wire [3:0]\s4_data1_n_reg[8] ;
  wire \s4_data1_n_reg[8]_i_1__0_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__0_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__0_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__0_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_181 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__0 
       (.CI(\s4_data1_n_reg[8]_i_1__0_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__0_n_0 ,\s4_data1_n_reg[12]_i_1__0_n_1 ,\s4_data1_n_reg[12]_i_1__0_n_2 ,\s4_data1_n_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\s4_data1_n_reg[12] ));
  CARRY4 \s4_data1_n_reg[16]_i_1__0 
       (.CI(\s4_data1_n_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__0_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__0_n_1 ,\s4_data1_n_reg[16]_i_1__0_n_2 ,\s4_data1_n_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\s4_data1_n_reg[16] ));
  CARRY4 \s4_data1_n_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__0_n_0 ,\s4_data1_n_reg[4]_i_1__0_n_1 ,\s4_data1_n_reg[4]_i_1__0_n_2 ,\s4_data1_n_reg[4]_i_1__0_n_3 }),
        .CYINIT(\s4_data1_n_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \s4_data1_n_reg[8]_i_1__0 
       (.CI(\s4_data1_n_reg[4]_i_1__0_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__0_n_0 ,\s4_data1_n_reg[8]_i_1__0_n_1 ,\s4_data1_n_reg[8]_i_1__0_n_2 ,\s4_data1_n_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\s4_data1_n_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_187
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    s4_data1_n1);
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input [16:0]s4_data1_n1;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [16:0]s4_data1_n1;
  wire \s4_data1_n_reg[12]_i_1_n_0 ;
  wire \s4_data1_n_reg[12]_i_1_n_1 ;
  wire \s4_data1_n_reg[12]_i_1_n_2 ;
  wire \s4_data1_n_reg[12]_i_1_n_3 ;
  wire \s4_data1_n_reg[16]_i_1_n_1 ;
  wire \s4_data1_n_reg[16]_i_1_n_2 ;
  wire \s4_data1_n_reg[16]_i_1_n_3 ;
  wire \s4_data1_n_reg[4]_i_1_n_0 ;
  wire \s4_data1_n_reg[4]_i_1_n_1 ;
  wire \s4_data1_n_reg[4]_i_1_n_2 ;
  wire \s4_data1_n_reg[4]_i_1_n_3 ;
  wire \s4_data1_n_reg[8]_i_1_n_0 ;
  wire \s4_data1_n_reg[8]_i_1_n_1 ;
  wire \s4_data1_n_reg[8]_i_1_n_2 ;
  wire \s4_data1_n_reg[8]_i_1_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_192 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1 
       (.CI(\s4_data1_n_reg[8]_i_1_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1_n_0 ,\s4_data1_n_reg[12]_i_1_n_1 ,\s4_data1_n_reg[12]_i_1_n_2 ,\s4_data1_n_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(s4_data1_n1[12:9]));
  CARRY4 \s4_data1_n_reg[16]_i_1 
       (.CI(\s4_data1_n_reg[12]_i_1_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1_n_1 ,\s4_data1_n_reg[16]_i_1_n_2 ,\s4_data1_n_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(s4_data1_n1[16:13]));
  CARRY4 \s4_data1_n_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1_n_0 ,\s4_data1_n_reg[4]_i_1_n_1 ,\s4_data1_n_reg[4]_i_1_n_2 ,\s4_data1_n_reg[4]_i_1_n_3 }),
        .CYINIT(s4_data1_n1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(s4_data1_n1[4:1]));
  CARRY4 \s4_data1_n_reg[8]_i_1 
       (.CI(\s4_data1_n_reg[4]_i_1_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1_n_0 ,\s4_data1_n_reg[8]_i_1_n_1 ,\s4_data1_n_reg[8]_i_1_n_2 ,\s4_data1_n_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(s4_data1_n1[8:5]));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_28
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    \s4_data1_n_reg[4] ,
    S,
    \s4_data1_n_reg[8] ,
    \s4_data1_n_reg[12] ,
    \s4_data1_n_reg[16] );
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input \s4_data1_n_reg[4] ;
  input [3:0]S;
  input [3:0]\s4_data1_n_reg[8] ;
  input [3:0]\s4_data1_n_reg[12] ;
  input [3:0]\s4_data1_n_reg[16] ;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [3:0]\s4_data1_n_reg[12] ;
  wire \s4_data1_n_reg[12]_i_1__12_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__12_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__12_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__12_n_3 ;
  wire [3:0]\s4_data1_n_reg[16] ;
  wire \s4_data1_n_reg[16]_i_1__12_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__12_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__12_n_3 ;
  wire \s4_data1_n_reg[4] ;
  wire \s4_data1_n_reg[4]_i_1__12_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__12_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__12_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__12_n_3 ;
  wire [3:0]\s4_data1_n_reg[8] ;
  wire \s4_data1_n_reg[8]_i_1__12_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__12_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__12_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__12_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__12_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_33 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__12 
       (.CI(\s4_data1_n_reg[8]_i_1__12_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__12_n_0 ,\s4_data1_n_reg[12]_i_1__12_n_1 ,\s4_data1_n_reg[12]_i_1__12_n_2 ,\s4_data1_n_reg[12]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\s4_data1_n_reg[12] ));
  CARRY4 \s4_data1_n_reg[16]_i_1__12 
       (.CI(\s4_data1_n_reg[12]_i_1__12_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__12_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__12_n_1 ,\s4_data1_n_reg[16]_i_1__12_n_2 ,\s4_data1_n_reg[16]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\s4_data1_n_reg[16] ));
  CARRY4 \s4_data1_n_reg[4]_i_1__12 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__12_n_0 ,\s4_data1_n_reg[4]_i_1__12_n_1 ,\s4_data1_n_reg[4]_i_1__12_n_2 ,\s4_data1_n_reg[4]_i_1__12_n_3 }),
        .CYINIT(\s4_data1_n_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \s4_data1_n_reg[8]_i_1__12 
       (.CI(\s4_data1_n_reg[4]_i_1__12_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__12_n_0 ,\s4_data1_n_reg[8]_i_1__12_n_1 ,\s4_data1_n_reg[8]_i_1__12_n_2 ,\s4_data1_n_reg[8]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\s4_data1_n_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_39
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    s4_data1_n1);
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input [16:0]s4_data1_n1;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [16:0]s4_data1_n1;
  wire \s4_data1_n_reg[12]_i_1__11_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__11_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__11_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__11_n_3 ;
  wire \s4_data1_n_reg[16]_i_1__11_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__11_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__11_n_3 ;
  wire \s4_data1_n_reg[4]_i_1__11_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__11_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__11_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__11_n_3 ;
  wire \s4_data1_n_reg[8]_i_1__11_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__11_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__11_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__11_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__11_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_44 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__11 
       (.CI(\s4_data1_n_reg[8]_i_1__11_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__11_n_0 ,\s4_data1_n_reg[12]_i_1__11_n_1 ,\s4_data1_n_reg[12]_i_1__11_n_2 ,\s4_data1_n_reg[12]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(s4_data1_n1[12:9]));
  CARRY4 \s4_data1_n_reg[16]_i_1__11 
       (.CI(\s4_data1_n_reg[12]_i_1__11_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__11_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__11_n_1 ,\s4_data1_n_reg[16]_i_1__11_n_2 ,\s4_data1_n_reg[16]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(s4_data1_n1[16:13]));
  CARRY4 \s4_data1_n_reg[4]_i_1__11 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__11_n_0 ,\s4_data1_n_reg[4]_i_1__11_n_1 ,\s4_data1_n_reg[4]_i_1__11_n_2 ,\s4_data1_n_reg[4]_i_1__11_n_3 }),
        .CYINIT(s4_data1_n1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(s4_data1_n1[4:1]));
  CARRY4 \s4_data1_n_reg[8]_i_1__11 
       (.CI(\s4_data1_n_reg[4]_i_1__11_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__11_n_0 ,\s4_data1_n_reg[8]_i_1__11_n_1 ,\s4_data1_n_reg[8]_i_1__11_n_2 ,\s4_data1_n_reg[8]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(s4_data1_n1[8:5]));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_52
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    \s4_data1_n_reg[4] ,
    S,
    \s4_data1_n_reg[8] ,
    \s4_data1_n_reg[12] ,
    \s4_data1_n_reg[16] );
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input \s4_data1_n_reg[4] ;
  input [3:0]S;
  input [3:0]\s4_data1_n_reg[8] ;
  input [3:0]\s4_data1_n_reg[12] ;
  input [3:0]\s4_data1_n_reg[16] ;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [3:0]\s4_data1_n_reg[12] ;
  wire \s4_data1_n_reg[12]_i_1__10_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__10_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__10_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__10_n_3 ;
  wire [3:0]\s4_data1_n_reg[16] ;
  wire \s4_data1_n_reg[16]_i_1__10_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__10_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__10_n_3 ;
  wire \s4_data1_n_reg[4] ;
  wire \s4_data1_n_reg[4]_i_1__10_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__10_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__10_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__10_n_3 ;
  wire [3:0]\s4_data1_n_reg[8] ;
  wire \s4_data1_n_reg[8]_i_1__10_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__10_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__10_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__10_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__10_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_57 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__10 
       (.CI(\s4_data1_n_reg[8]_i_1__10_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__10_n_0 ,\s4_data1_n_reg[12]_i_1__10_n_1 ,\s4_data1_n_reg[12]_i_1__10_n_2 ,\s4_data1_n_reg[12]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\s4_data1_n_reg[12] ));
  CARRY4 \s4_data1_n_reg[16]_i_1__10 
       (.CI(\s4_data1_n_reg[12]_i_1__10_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__10_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__10_n_1 ,\s4_data1_n_reg[16]_i_1__10_n_2 ,\s4_data1_n_reg[16]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\s4_data1_n_reg[16] ));
  CARRY4 \s4_data1_n_reg[4]_i_1__10 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__10_n_0 ,\s4_data1_n_reg[4]_i_1__10_n_1 ,\s4_data1_n_reg[4]_i_1__10_n_2 ,\s4_data1_n_reg[4]_i_1__10_n_3 }),
        .CYINIT(\s4_data1_n_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \s4_data1_n_reg[8]_i_1__10 
       (.CI(\s4_data1_n_reg[4]_i_1__10_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__10_n_0 ,\s4_data1_n_reg[8]_i_1__10_n_1 ,\s4_data1_n_reg[8]_i_1__10_n_2 ,\s4_data1_n_reg[8]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\s4_data1_n_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_63
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    s4_data1_n1);
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input [16:0]s4_data1_n1;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [16:0]s4_data1_n1;
  wire \s4_data1_n_reg[12]_i_1__9_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__9_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__9_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__9_n_3 ;
  wire \s4_data1_n_reg[16]_i_1__9_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__9_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__9_n_3 ;
  wire \s4_data1_n_reg[4]_i_1__9_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__9_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__9_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__9_n_3 ;
  wire \s4_data1_n_reg[8]_i_1__9_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__9_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__9_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__9_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__9_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_68 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__9 
       (.CI(\s4_data1_n_reg[8]_i_1__9_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__9_n_0 ,\s4_data1_n_reg[12]_i_1__9_n_1 ,\s4_data1_n_reg[12]_i_1__9_n_2 ,\s4_data1_n_reg[12]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(s4_data1_n1[12:9]));
  CARRY4 \s4_data1_n_reg[16]_i_1__9 
       (.CI(\s4_data1_n_reg[12]_i_1__9_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__9_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__9_n_1 ,\s4_data1_n_reg[16]_i_1__9_n_2 ,\s4_data1_n_reg[16]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(s4_data1_n1[16:13]));
  CARRY4 \s4_data1_n_reg[4]_i_1__9 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__9_n_0 ,\s4_data1_n_reg[4]_i_1__9_n_1 ,\s4_data1_n_reg[4]_i_1__9_n_2 ,\s4_data1_n_reg[4]_i_1__9_n_3 }),
        .CYINIT(s4_data1_n1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(s4_data1_n1[4:1]));
  CARRY4 \s4_data1_n_reg[8]_i_1__9 
       (.CI(\s4_data1_n_reg[4]_i_1__9_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__9_n_0 ,\s4_data1_n_reg[8]_i_1__9_n_1 ,\s4_data1_n_reg[8]_i_1__9_n_2 ,\s4_data1_n_reg[8]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(s4_data1_n1[8:5]));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_76
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    \s4_data1_n_reg[4] ,
    S,
    \s4_data1_n_reg[8] ,
    \s4_data1_n_reg[12] ,
    \s4_data1_n_reg[16] );
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input \s4_data1_n_reg[4] ;
  input [3:0]S;
  input [3:0]\s4_data1_n_reg[8] ;
  input [3:0]\s4_data1_n_reg[12] ;
  input [3:0]\s4_data1_n_reg[16] ;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [3:0]\s4_data1_n_reg[12] ;
  wire \s4_data1_n_reg[12]_i_1__8_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__8_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__8_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__8_n_3 ;
  wire [3:0]\s4_data1_n_reg[16] ;
  wire \s4_data1_n_reg[16]_i_1__8_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__8_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__8_n_3 ;
  wire \s4_data1_n_reg[4] ;
  wire \s4_data1_n_reg[4]_i_1__8_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__8_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__8_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__8_n_3 ;
  wire [3:0]\s4_data1_n_reg[8] ;
  wire \s4_data1_n_reg[8]_i_1__8_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__8_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__8_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__8_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__8_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_81 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__8 
       (.CI(\s4_data1_n_reg[8]_i_1__8_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__8_n_0 ,\s4_data1_n_reg[12]_i_1__8_n_1 ,\s4_data1_n_reg[12]_i_1__8_n_2 ,\s4_data1_n_reg[12]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\s4_data1_n_reg[12] ));
  CARRY4 \s4_data1_n_reg[16]_i_1__8 
       (.CI(\s4_data1_n_reg[12]_i_1__8_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__8_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__8_n_1 ,\s4_data1_n_reg[16]_i_1__8_n_2 ,\s4_data1_n_reg[16]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\s4_data1_n_reg[16] ));
  CARRY4 \s4_data1_n_reg[4]_i_1__8 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__8_n_0 ,\s4_data1_n_reg[4]_i_1__8_n_1 ,\s4_data1_n_reg[4]_i_1__8_n_2 ,\s4_data1_n_reg[4]_i_1__8_n_3 }),
        .CYINIT(\s4_data1_n_reg[4] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(S));
  CARRY4 \s4_data1_n_reg[8]_i_1__8 
       (.CI(\s4_data1_n_reg[4]_i_1__8_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__8_n_0 ,\s4_data1_n_reg[8]_i_1__8_n_1 ,\s4_data1_n_reg[8]_i_1__8_n_2 ,\s4_data1_n_reg[8]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\s4_data1_n_reg[8] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized0_87
   (P,
    \ddata_out_reg[16]_0 ,
    \ddata_out_reg[15]_0 ,
    \ddata_out_reg[14]_0 ,
    \ddata_out_reg[13]_0 ,
    \ddata_out_reg[12]_0 ,
    \ddata_out_reg[11]_0 ,
    \ddata_out_reg[10]_0 ,
    \ddata_out_reg[9]_0 ,
    \ddata_out_reg[8]_0 ,
    \ddata_out_reg[7]_0 ,
    \ddata_out_reg[6]_0 ,
    \ddata_out_reg[5]_0 ,
    \ddata_out_reg[4]_0 ,
    \ddata_out_reg[3]_0 ,
    \ddata_out_reg[2]_0 ,
    \ddata_out_reg[1]_0 ,
    \ddata_out_reg[0]_0 ,
    D,
    Q,
    \ddata_out_reg[0]_1 ,
    s4_data1_n1);
  output [31:0]P;
  output \ddata_out_reg[16]_0 ;
  output \ddata_out_reg[15]_0 ;
  output \ddata_out_reg[14]_0 ;
  output \ddata_out_reg[13]_0 ;
  output \ddata_out_reg[12]_0 ;
  output \ddata_out_reg[11]_0 ;
  output \ddata_out_reg[10]_0 ;
  output \ddata_out_reg[9]_0 ;
  output \ddata_out_reg[8]_0 ;
  output \ddata_out_reg[7]_0 ;
  output \ddata_out_reg[6]_0 ;
  output \ddata_out_reg[5]_0 ;
  output \ddata_out_reg[4]_0 ;
  output \ddata_out_reg[3]_0 ;
  output \ddata_out_reg[2]_0 ;
  output \ddata_out_reg[1]_0 ;
  output \ddata_out_reg[0]_0 ;
  output [15:0]D;
  input [16:0]Q;
  input \ddata_out_reg[0]_1 ;
  input [16:0]s4_data1_n1;

  wire [15:0]D;
  wire [31:0]P;
  wire [16:0]Q;
  wire \ddata_out_reg[0]_0 ;
  wire \ddata_out_reg[0]_1 ;
  wire \ddata_out_reg[10]_0 ;
  wire \ddata_out_reg[11]_0 ;
  wire \ddata_out_reg[12]_0 ;
  wire \ddata_out_reg[13]_0 ;
  wire \ddata_out_reg[14]_0 ;
  wire \ddata_out_reg[15]_0 ;
  wire \ddata_out_reg[16]_0 ;
  wire \ddata_out_reg[1]_0 ;
  wire \ddata_out_reg[2]_0 ;
  wire \ddata_out_reg[3]_0 ;
  wire \ddata_out_reg[4]_0 ;
  wire \ddata_out_reg[5]_0 ;
  wire \ddata_out_reg[6]_0 ;
  wire \ddata_out_reg[7]_0 ;
  wire \ddata_out_reg[8]_0 ;
  wire \ddata_out_reg[9]_0 ;
  wire \p2_ddata_reg[0]_srl2_n_0 ;
  wire \p2_ddata_reg[10]_srl2_n_0 ;
  wire \p2_ddata_reg[11]_srl2_n_0 ;
  wire \p2_ddata_reg[12]_srl2_n_0 ;
  wire \p2_ddata_reg[13]_srl2_n_0 ;
  wire \p2_ddata_reg[14]_srl2_n_0 ;
  wire \p2_ddata_reg[15]_srl2_n_0 ;
  wire \p2_ddata_reg[16]_srl2_n_0 ;
  wire \p2_ddata_reg[1]_srl2_n_0 ;
  wire \p2_ddata_reg[2]_srl2_n_0 ;
  wire \p2_ddata_reg[3]_srl2_n_0 ;
  wire \p2_ddata_reg[4]_srl2_n_0 ;
  wire \p2_ddata_reg[5]_srl2_n_0 ;
  wire \p2_ddata_reg[6]_srl2_n_0 ;
  wire \p2_ddata_reg[7]_srl2_n_0 ;
  wire \p2_ddata_reg[8]_srl2_n_0 ;
  wire \p2_ddata_reg[9]_srl2_n_0 ;
  wire [16:0]s4_data1_n1;
  wire \s4_data1_n_reg[12]_i_1__7_n_0 ;
  wire \s4_data1_n_reg[12]_i_1__7_n_1 ;
  wire \s4_data1_n_reg[12]_i_1__7_n_2 ;
  wire \s4_data1_n_reg[12]_i_1__7_n_3 ;
  wire \s4_data1_n_reg[16]_i_1__7_n_1 ;
  wire \s4_data1_n_reg[16]_i_1__7_n_2 ;
  wire \s4_data1_n_reg[16]_i_1__7_n_3 ;
  wire \s4_data1_n_reg[4]_i_1__7_n_0 ;
  wire \s4_data1_n_reg[4]_i_1__7_n_1 ;
  wire \s4_data1_n_reg[4]_i_1__7_n_2 ;
  wire \s4_data1_n_reg[4]_i_1__7_n_3 ;
  wire \s4_data1_n_reg[8]_i_1__7_n_0 ;
  wire \s4_data1_n_reg[8]_i_1__7_n_1 ;
  wire \s4_data1_n_reg[8]_i_1__7_n_2 ;
  wire \s4_data1_n_reg[8]_i_1__7_n_3 ;
  wire [3:3]\NLW_s4_data1_n_reg[16]_i_1__7_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[0] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[0]_srl2_n_0 ),
        .Q(\ddata_out_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[10] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[10]_srl2_n_0 ),
        .Q(\ddata_out_reg[10]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[11] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[11]_srl2_n_0 ),
        .Q(\ddata_out_reg[11]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[12] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[12]_srl2_n_0 ),
        .Q(\ddata_out_reg[12]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[13] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[13]_srl2_n_0 ),
        .Q(\ddata_out_reg[13]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[14] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[14]_srl2_n_0 ),
        .Q(\ddata_out_reg[14]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[15] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[15]_srl2_n_0 ),
        .Q(\ddata_out_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[16] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[16]_srl2_n_0 ),
        .Q(\ddata_out_reg[16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[1] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[1]_srl2_n_0 ),
        .Q(\ddata_out_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[2] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[2]_srl2_n_0 ),
        .Q(\ddata_out_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[3] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[3]_srl2_n_0 ),
        .Q(\ddata_out_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[4] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[4]_srl2_n_0 ),
        .Q(\ddata_out_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[5] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[5]_srl2_n_0 ),
        .Q(\ddata_out_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[6] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[6]_srl2_n_0 ),
        .Q(\ddata_out_reg[6]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[7] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[7]_srl2_n_0 ),
        .Q(\ddata_out_reg[7]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[8] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[8]_srl2_n_0 ),
        .Q(\ddata_out_reg[8]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ddata_out_reg[9] 
       (.C(\ddata_out_reg[0]_1 ),
        .CE(1'b1),
        .D(\p2_ddata_reg[9]_srl2_n_0 ),
        .Q(\ddata_out_reg[9]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_92 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s4_data2_p_reg[31] (\ddata_out_reg[0]_1 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[0]),
        .Q(\p2_ddata_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[10]),
        .Q(\p2_ddata_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[11]),
        .Q(\p2_ddata_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[12]),
        .Q(\p2_ddata_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[13]),
        .Q(\p2_ddata_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[14]),
        .Q(\p2_ddata_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[15]),
        .Q(\p2_ddata_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[16]),
        .Q(\p2_ddata_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[1]),
        .Q(\p2_ddata_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[2]),
        .Q(\p2_ddata_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[3]),
        .Q(\p2_ddata_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[4]),
        .Q(\p2_ddata_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[5]),
        .Q(\p2_ddata_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[6]),
        .Q(\p2_ddata_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[7]),
        .Q(\p2_ddata_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[8]),
        .Q(\p2_ddata_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg " *) 
  (* srl_name = "inst/\i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \p2_ddata_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\ddata_out_reg[0]_1 ),
        .D(Q[9]),
        .Q(\p2_ddata_reg[9]_srl2_n_0 ));
  CARRY4 \s4_data1_n_reg[12]_i_1__7 
       (.CI(\s4_data1_n_reg[8]_i_1__7_n_0 ),
        .CO({\s4_data1_n_reg[12]_i_1__7_n_0 ,\s4_data1_n_reg[12]_i_1__7_n_1 ,\s4_data1_n_reg[12]_i_1__7_n_2 ,\s4_data1_n_reg[12]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(s4_data1_n1[12:9]));
  CARRY4 \s4_data1_n_reg[16]_i_1__7 
       (.CI(\s4_data1_n_reg[12]_i_1__7_n_0 ),
        .CO({\NLW_s4_data1_n_reg[16]_i_1__7_CO_UNCONNECTED [3],\s4_data1_n_reg[16]_i_1__7_n_1 ,\s4_data1_n_reg[16]_i_1__7_n_2 ,\s4_data1_n_reg[16]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(s4_data1_n1[16:13]));
  CARRY4 \s4_data1_n_reg[4]_i_1__7 
       (.CI(1'b0),
        .CO({\s4_data1_n_reg[4]_i_1__7_n_0 ,\s4_data1_n_reg[4]_i_1__7_n_1 ,\s4_data1_n_reg[4]_i_1__7_n_2 ,\s4_data1_n_reg[4]_i_1__7_n_3 }),
        .CYINIT(s4_data1_n1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[3:0]),
        .S(s4_data1_n1[4:1]));
  CARRY4 \s4_data1_n_reg[8]_i_1__7 
       (.CI(\s4_data1_n_reg[4]_i_1__7_n_0 ),
        .CO({\s4_data1_n_reg[8]_i_1__7_n_0 ,\s4_data1_n_reg[8]_i_1__7_n_1 ,\s4_data1_n_reg[8]_i_1__7_n_2 ,\s4_data1_n_reg[8]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(s4_data1_n1[8:5]));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_11 i_mult_macro
       (.D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_101
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_111 i_mult_macro
       (.D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_105
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_108 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_106
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_107 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_112
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_122 i_mult_macro
       (.B(B),
        .D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_116
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_119 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_117
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_118 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_12
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_22 i_mult_macro
       (.B(B),
        .D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_125
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_135 i_mult_macro
       (.D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_129
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_132 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_130
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_131 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_136
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_146 i_mult_macro
       (.B(B),
        .D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_140
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_143 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_141
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_142 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_149
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_159 i_mult_macro
       (.D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_153
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_156 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_154
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_155 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_16
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_19 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_160
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_170 i_mult_macro
       (.B(B),
        .D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_164
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_167 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_165
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_166 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_17
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_18 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_173
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_183 i_mult_macro
       (.D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_177
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_180 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_178
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_179 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_184
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_194 i_mult_macro
       (.B(B),
        .D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_188
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_191 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_189
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_190 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_25
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_35 i_mult_macro
       (.D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_29
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_32 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_30
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_31 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_36
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_46 i_mult_macro
       (.B(B),
        .D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_40
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_43 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_41
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_42 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_49
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_59 i_mult_macro
       (.D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_53
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_56 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_54
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_55 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_6
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_8 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_60
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_70 i_mult_macro
       (.B(B),
        .D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_64
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_67 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_65
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_66 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_7
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_viv_ i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_73
   (D,
    Q,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]\dds_data_reg[15] ;
  input \dds_data_reg[15]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [15:0]\dds_data_reg[15] ;
  wire \dds_data_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_83 i_mult_macro
       (.D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_77
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_80 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_78
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_79 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_84
   (D,
    Q,
    B,
    \dds_data_reg[15] );
  output [15:0]D;
  input [15:0]Q;
  input [15:0]B;
  input \dds_data_reg[15] ;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]Q;
  wire \dds_data_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_94 i_mult_macro
       (.B(B),
        .D(D),
        .Q(Q),
        .\dds_data_reg[15] (\dds_data_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_88
   (P,
    A,
    \s7_data[15]_i_20 );
  output [30:0]P;
  input [16:0]A;
  input \s7_data[15]_i_20 ;

  wire [16:0]A;
  wire [30:0]P;
  wire \s7_data[15]_i_20 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_91 i_mult_macro
       (.A(A),
        .P(P),
        .\s7_data[15]_i_20 (\s7_data[15]_i_20 ));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mul__parameterized1_89
   (P,
    Q,
    \s7_data_reg[30] );
  output [30:0]P;
  input [16:0]Q;
  input \s7_data_reg[30] ;

  wire [30:0]P;
  wire [16:0]Q;
  wire \s7_data_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MULT_MACRO_90 i_mult_macro
       (.P(P),
        .Q(Q),
        .\s7_data_reg[30] (\s7_data_reg[30] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst
   (mmcm_rst,
    up_mmcm_preset,
    s_axi_aclk);
  output mmcm_rst;
  input up_mmcm_preset;
  input s_axi_aclk;

  wire ad_rst_sync;
  wire ad_rst_sync_m1;
  wire mmcm_rst;
  wire s_axi_aclk;
  wire up_mmcm_preset;

  (* SHREG_EXTRACT = "no" *) 
  (* preserve = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    ad_rst_sync_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_mmcm_preset),
        .Q(ad_rst_sync_m1),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  (* preserve = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    ad_rst_sync_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ad_rst_sync_m1),
        .Q(ad_rst_sync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ad_rst_sync),
        .Q(mmcm_rst),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1
   (AR,
    up_core_preset,
    ad_rst_sync_reg_0);
  output [0:0]AR;
  input up_core_preset;
  input ad_rst_sync_reg_0;

  wire [0:0]AR;
  wire ad_rst_sync_m1_reg_n_0;
  wire ad_rst_sync_reg_0;
  wire ad_rst_sync_reg_n_0;
  wire up_core_preset;

  (* SHREG_EXTRACT = "no" *) 
  (* preserve = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    ad_rst_sync_m1_reg
       (.C(ad_rst_sync_reg_0),
        .CE(1'b1),
        .D(up_core_preset),
        .Q(ad_rst_sync_m1_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  (* preserve = "1" *) 
  FDRE #(
    .INIT(1'b0)) 
    ad_rst_sync_reg
       (.C(ad_rst_sync_reg_0),
        .CE(1'b1),
        .D(ad_rst_sync_m1_reg_n_0),
        .Q(ad_rst_sync_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_reg
       (.C(ad_rst_sync_reg_0),
        .CE(1'b1),
        .D(ad_rst_sync_reg_n_0),
        .Q(AR),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_serdes_clk
   (clk,
    div_clk,
    up_drp_ready_reg,
    data10,
    up_drp_locked_reg,
    Q,
    s_axi_aclk,
    up_drp_sel_s,
    up_drp_wr_s,
    mmcm_rst,
    up_drp_ready_reg_0,
    up_drp_ready_reg_1,
    dac_clk_in_p,
    dac_clk_in_n,
    \up_drp_rdata_reg[0] ,
    rst);
  output clk;
  output div_clk;
  output [0:0]up_drp_ready_reg;
  output [0:0]data10;
  output up_drp_locked_reg;
  output [15:0]Q;
  input s_axi_aclk;
  input up_drp_sel_s;
  input up_drp_wr_s;
  input mmcm_rst;
  input [15:0]up_drp_ready_reg_0;
  input [6:0]up_drp_ready_reg_1;
  input dac_clk_in_p;
  input dac_clk_in_n;
  input \up_drp_rdata_reg[0] ;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire clk_in_s;
  wire dac_clk_in_n;
  wire dac_clk_in_p;
  wire [0:0]data10;
  wire div_clk;
  wire mmcm_rst;
  wire rst;
  wire s_axi_aclk;
  wire up_drp_locked_reg;
  wire \up_drp_rdata_reg[0] ;
  wire [0:0]up_drp_ready_reg;
  wire [15:0]up_drp_ready_reg_0;
  wire [6:0]up_drp_ready_reg_1;
  wire up_drp_sel_s;
  wire up_drp_wr_s;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFGDS" *) 
  IBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    i_clk_in_ibuf
       (.I(dac_clk_in_p),
        .IB(dac_clk_in_n),
        .O(clk_in_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mmcm_drp i_mmcm_drp
       (.Q(Q),
        .clk(clk),
        .clk_in_s(clk_in_s),
        .data10(data10),
        .div_clk(div_clk),
        .mmcm_rst(mmcm_rst),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk),
        .up_drp_locked_reg_0(up_drp_locked_reg),
        .\up_drp_rdata_reg[0]_0 (\up_drp_rdata_reg[0] ),
        .up_drp_ready_reg_0(up_drp_ready_reg),
        .up_drp_ready_reg_1(up_drp_ready_reg_0),
        .up_drp_ready_reg_2(up_drp_ready_reg_1),
        .up_drp_sel_s(up_drp_sel_s),
        .up_drp_wr_s(up_drp_wr_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_serdes_out
   (dac_data_out_p,
    dac_data_out_n,
    clk,
    div_clk,
    \dac_data_out_p[15] ,
    \dac_data_out_p[15]_0 ,
    rst);
  output [15:0]dac_data_out_p;
  output [15:0]dac_data_out_n;
  input clk;
  input div_clk;
  input [63:0]\dac_data_out_p[15] ;
  input [63:0]\dac_data_out_p[15]_0 ;
  input rst;

  wire clk;
  wire [15:0]dac_data_out_n;
  wire [15:0]dac_data_out_p;
  wire [63:0]\dac_data_out_p[15] ;
  wire [63:0]\dac_data_out_p[15]_0 ;
  wire [15:0]data_out_s;
  wire div_clk;
  wire rst;
  wire \NLW_g_data[0].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[10].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[10].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[10].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[10].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[10].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[10].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[11].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[11].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[11].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[11].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[11].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[11].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[12].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[12].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[12].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[12].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[12].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[12].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[13].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[13].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[13].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[13].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[13].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[13].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[14].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[14].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[14].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[14].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[14].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[14].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[15].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[15].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[15].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[15].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[15].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[15].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[1].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[1].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[1].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[1].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[1].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[1].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[2].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[2].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[2].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[2].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[2].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[2].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[3].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[3].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[3].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[3].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[3].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[3].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[4].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[4].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[4].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[4].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[4].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[4].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[5].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[5].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[5].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[5].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[5].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[5].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[6].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[6].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[6].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[6].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[6].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[6].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[7].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[7].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[7].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[7].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[7].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[7].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[8].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[8].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[8].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[8].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[8].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[8].i_serdes_TQ_UNCONNECTED ;
  wire \NLW_g_data[9].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[9].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[9].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[9].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[9].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[9].i_serdes_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[0].i_obuf 
       (.I(data_out_s[0]),
        .O(dac_data_out_p[0]),
        .OB(dac_data_out_n[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[0].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [0]),
        .D2(\dac_data_out_p[15]_0 [0]),
        .D3(\dac_data_out_p[15] [16]),
        .D4(\dac_data_out_p[15]_0 [16]),
        .D5(\dac_data_out_p[15] [32]),
        .D6(\dac_data_out_p[15]_0 [32]),
        .D7(\dac_data_out_p[15] [48]),
        .D8(\dac_data_out_p[15]_0 [48]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[0].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[0]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[0].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[0].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[0].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[0].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[0].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[10].i_obuf 
       (.I(data_out_s[10]),
        .O(dac_data_out_p[10]),
        .OB(dac_data_out_n[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[10].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [10]),
        .D2(\dac_data_out_p[15]_0 [10]),
        .D3(\dac_data_out_p[15] [26]),
        .D4(\dac_data_out_p[15]_0 [26]),
        .D5(\dac_data_out_p[15] [42]),
        .D6(\dac_data_out_p[15]_0 [42]),
        .D7(\dac_data_out_p[15] [58]),
        .D8(\dac_data_out_p[15]_0 [58]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[10].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[10]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[10].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[10].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[10].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[10].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[10].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[11].i_obuf 
       (.I(data_out_s[11]),
        .O(dac_data_out_p[11]),
        .OB(dac_data_out_n[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[11].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [11]),
        .D2(\dac_data_out_p[15]_0 [11]),
        .D3(\dac_data_out_p[15] [27]),
        .D4(\dac_data_out_p[15]_0 [27]),
        .D5(\dac_data_out_p[15] [43]),
        .D6(\dac_data_out_p[15]_0 [43]),
        .D7(\dac_data_out_p[15] [59]),
        .D8(\dac_data_out_p[15]_0 [59]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[11].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[11]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[11].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[11].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[11].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[11].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[11].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[12].i_obuf 
       (.I(data_out_s[12]),
        .O(dac_data_out_p[12]),
        .OB(dac_data_out_n[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[12].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [12]),
        .D2(\dac_data_out_p[15]_0 [12]),
        .D3(\dac_data_out_p[15] [28]),
        .D4(\dac_data_out_p[15]_0 [28]),
        .D5(\dac_data_out_p[15] [44]),
        .D6(\dac_data_out_p[15]_0 [44]),
        .D7(\dac_data_out_p[15] [60]),
        .D8(\dac_data_out_p[15]_0 [60]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[12].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[12]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[12].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[12].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[12].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[12].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[12].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[13].i_obuf 
       (.I(data_out_s[13]),
        .O(dac_data_out_p[13]),
        .OB(dac_data_out_n[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[13].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [13]),
        .D2(\dac_data_out_p[15]_0 [13]),
        .D3(\dac_data_out_p[15] [29]),
        .D4(\dac_data_out_p[15]_0 [29]),
        .D5(\dac_data_out_p[15] [45]),
        .D6(\dac_data_out_p[15]_0 [45]),
        .D7(\dac_data_out_p[15] [61]),
        .D8(\dac_data_out_p[15]_0 [61]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[13].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[13]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[13].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[13].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[13].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[13].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[13].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[14].i_obuf 
       (.I(data_out_s[14]),
        .O(dac_data_out_p[14]),
        .OB(dac_data_out_n[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[14].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [14]),
        .D2(\dac_data_out_p[15]_0 [14]),
        .D3(\dac_data_out_p[15] [30]),
        .D4(\dac_data_out_p[15]_0 [30]),
        .D5(\dac_data_out_p[15] [46]),
        .D6(\dac_data_out_p[15]_0 [46]),
        .D7(\dac_data_out_p[15] [62]),
        .D8(\dac_data_out_p[15]_0 [62]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[14].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[14]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[14].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[14].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[14].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[14].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[14].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[15].i_obuf 
       (.I(data_out_s[15]),
        .O(dac_data_out_p[15]),
        .OB(dac_data_out_n[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[15].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [15]),
        .D2(\dac_data_out_p[15]_0 [15]),
        .D3(\dac_data_out_p[15] [31]),
        .D4(\dac_data_out_p[15]_0 [31]),
        .D5(\dac_data_out_p[15] [47]),
        .D6(\dac_data_out_p[15]_0 [47]),
        .D7(\dac_data_out_p[15] [63]),
        .D8(\dac_data_out_p[15]_0 [63]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[15].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[15]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[15].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[15].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[15].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[15].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[15].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[1].i_obuf 
       (.I(data_out_s[1]),
        .O(dac_data_out_p[1]),
        .OB(dac_data_out_n[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[1].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [1]),
        .D2(\dac_data_out_p[15]_0 [1]),
        .D3(\dac_data_out_p[15] [17]),
        .D4(\dac_data_out_p[15]_0 [17]),
        .D5(\dac_data_out_p[15] [33]),
        .D6(\dac_data_out_p[15]_0 [33]),
        .D7(\dac_data_out_p[15] [49]),
        .D8(\dac_data_out_p[15]_0 [49]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[1].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[1]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[1].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[1].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[1].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[1].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[1].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[2].i_obuf 
       (.I(data_out_s[2]),
        .O(dac_data_out_p[2]),
        .OB(dac_data_out_n[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[2].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [2]),
        .D2(\dac_data_out_p[15]_0 [2]),
        .D3(\dac_data_out_p[15] [18]),
        .D4(\dac_data_out_p[15]_0 [18]),
        .D5(\dac_data_out_p[15] [34]),
        .D6(\dac_data_out_p[15]_0 [34]),
        .D7(\dac_data_out_p[15] [50]),
        .D8(\dac_data_out_p[15]_0 [50]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[2].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[2]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[2].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[2].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[2].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[2].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[2].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[3].i_obuf 
       (.I(data_out_s[3]),
        .O(dac_data_out_p[3]),
        .OB(dac_data_out_n[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[3].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [3]),
        .D2(\dac_data_out_p[15]_0 [3]),
        .D3(\dac_data_out_p[15] [19]),
        .D4(\dac_data_out_p[15]_0 [19]),
        .D5(\dac_data_out_p[15] [35]),
        .D6(\dac_data_out_p[15]_0 [35]),
        .D7(\dac_data_out_p[15] [51]),
        .D8(\dac_data_out_p[15]_0 [51]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[3].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[3]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[3].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[3].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[3].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[3].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[3].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[4].i_obuf 
       (.I(data_out_s[4]),
        .O(dac_data_out_p[4]),
        .OB(dac_data_out_n[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[4].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [4]),
        .D2(\dac_data_out_p[15]_0 [4]),
        .D3(\dac_data_out_p[15] [20]),
        .D4(\dac_data_out_p[15]_0 [20]),
        .D5(\dac_data_out_p[15] [36]),
        .D6(\dac_data_out_p[15]_0 [36]),
        .D7(\dac_data_out_p[15] [52]),
        .D8(\dac_data_out_p[15]_0 [52]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[4].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[4]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[4].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[4].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[4].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[4].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[4].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[5].i_obuf 
       (.I(data_out_s[5]),
        .O(dac_data_out_p[5]),
        .OB(dac_data_out_n[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[5].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [5]),
        .D2(\dac_data_out_p[15]_0 [5]),
        .D3(\dac_data_out_p[15] [21]),
        .D4(\dac_data_out_p[15]_0 [21]),
        .D5(\dac_data_out_p[15] [37]),
        .D6(\dac_data_out_p[15]_0 [37]),
        .D7(\dac_data_out_p[15] [53]),
        .D8(\dac_data_out_p[15]_0 [53]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[5].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[5]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[5].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[5].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[5].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[5].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[5].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[6].i_obuf 
       (.I(data_out_s[6]),
        .O(dac_data_out_p[6]),
        .OB(dac_data_out_n[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[6].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [6]),
        .D2(\dac_data_out_p[15]_0 [6]),
        .D3(\dac_data_out_p[15] [22]),
        .D4(\dac_data_out_p[15]_0 [22]),
        .D5(\dac_data_out_p[15] [38]),
        .D6(\dac_data_out_p[15]_0 [38]),
        .D7(\dac_data_out_p[15] [54]),
        .D8(\dac_data_out_p[15]_0 [54]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[6].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[6]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[6].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[6].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[6].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[6].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[6].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[7].i_obuf 
       (.I(data_out_s[7]),
        .O(dac_data_out_p[7]),
        .OB(dac_data_out_n[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[7].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [7]),
        .D2(\dac_data_out_p[15]_0 [7]),
        .D3(\dac_data_out_p[15] [23]),
        .D4(\dac_data_out_p[15]_0 [23]),
        .D5(\dac_data_out_p[15] [39]),
        .D6(\dac_data_out_p[15]_0 [39]),
        .D7(\dac_data_out_p[15] [55]),
        .D8(\dac_data_out_p[15]_0 [55]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[7].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[7]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[7].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[7].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[7].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[7].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[7].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[8].i_obuf 
       (.I(data_out_s[8]),
        .O(dac_data_out_p[8]),
        .OB(dac_data_out_n[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[8].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [8]),
        .D2(\dac_data_out_p[15]_0 [8]),
        .D3(\dac_data_out_p[15] [24]),
        .D4(\dac_data_out_p[15]_0 [24]),
        .D5(\dac_data_out_p[15] [40]),
        .D6(\dac_data_out_p[15]_0 [40]),
        .D7(\dac_data_out_p[15] [56]),
        .D8(\dac_data_out_p[15]_0 [56]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[8].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[8]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[8].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[8].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[8].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[8].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[8].i_serdes_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[9].i_obuf 
       (.I(data_out_s[9]),
        .O(dac_data_out_p[9]),
        .OB(dac_data_out_n[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[9].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(\dac_data_out_p[15] [9]),
        .D2(\dac_data_out_p[15]_0 [9]),
        .D3(\dac_data_out_p[15] [25]),
        .D4(\dac_data_out_p[15]_0 [25]),
        .D5(\dac_data_out_p[15] [41]),
        .D6(\dac_data_out_p[15]_0 [41]),
        .D7(\dac_data_out_p[15] [57]),
        .D8(\dac_data_out_p[15]_0 [57]),
        .OCE(1'b1),
        .OFB(\NLW_g_data[9].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s[9]),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[9].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[9].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[9].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[9].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[9].i_serdes_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "ad_serdes_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_serdes_out__parameterized0
   (dac_clk_out_p,
    dac_clk_out_n,
    clk,
    div_clk,
    rst);
  output dac_clk_out_p;
  output dac_clk_out_n;
  input clk;
  input div_clk;
  input rst;

  wire clk;
  wire dac_clk_out_n;
  wire dac_clk_out_p;
  wire data_out_s;
  wire div_clk;
  wire rst;
  wire \NLW_g_data[0].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[0].i_obuf 
       (.I(data_out_s),
        .O(dac_clk_out_p),
        .OB(dac_clk_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[0].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(1'b1),
        .D2(1'b0),
        .D3(1'b1),
        .D4(1'b0),
        .D5(1'b1),
        .D6(1'b0),
        .D7(1'b1),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_g_data[0].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[0].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[0].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[0].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[0].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[0].i_serdes_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "ad_serdes_out" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_serdes_out__parameterized0_0
   (dac_frame_out_p,
    dac_frame_out_n,
    clk,
    div_clk,
    dac_frame_out_p_0,
    dac_frame_out_p_1,
    rst);
  output dac_frame_out_p;
  output dac_frame_out_n;
  input clk;
  input div_clk;
  input [1:0]dac_frame_out_p_0;
  input [1:0]dac_frame_out_p_1;
  input rst;

  wire clk;
  wire dac_frame_out_n;
  wire dac_frame_out_p;
  wire [1:0]dac_frame_out_p_0;
  wire [1:0]dac_frame_out_p_1;
  wire data_out_s;
  wire div_clk;
  wire rst;
  wire \NLW_g_data[0].i_serdes_OFB_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TBYTEOUT_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TFB_UNCONNECTED ;
  wire \NLW_g_data[0].i_serdes_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \g_data[0].i_obuf 
       (.I(data_out_s),
        .O(dac_frame_out_p),
        .OB(dac_frame_out_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \g_data[0].i_serdes 
       (.CLK(clk),
        .CLKDIV(div_clk),
        .D1(dac_frame_out_p_0[0]),
        .D2(dac_frame_out_p_1[0]),
        .D3(1'b0),
        .D4(1'b0),
        .D5(dac_frame_out_p_0[1]),
        .D6(dac_frame_out_p_1[1]),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_g_data[0].i_serdes_OFB_UNCONNECTED ),
        .OQ(data_out_s),
        .RST(rst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_g_data[0].i_serdes_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_g_data[0].i_serdes_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(\NLW_g_data[0].i_serdes_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b0),
        .TFB(\NLW_g_data[0].i_serdes_TFB_UNCONNECTED ),
        .TQ(\NLW_g_data[0].i_serdes_TQ_UNCONNECTED ));
endmodule

(* DAC_DATAPATH_DISABLE = "0" *) (* DEVICE_TYPE = "0" *) (* ID = "0" *) 
(* IO_DELAY_GROUP = "dev_if_delay_group" *) (* MMCM_OR_BUFIO_N = "1" *) (* SERDES_OR_DDR_N = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122
   (dac_clk_in_p,
    dac_clk_in_n,
    dac_clk_out_p,
    dac_clk_out_n,
    dac_frame_out_p,
    dac_frame_out_n,
    dac_data_out_p,
    dac_data_out_n,
    dac_sync_out,
    dac_sync_in,
    dac_div_clk,
    dac_valid_0,
    dac_enable_0,
    dac_ddata_0,
    dac_valid_1,
    dac_enable_1,
    dac_ddata_1,
    dac_dovf,
    dac_dunf,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready);
  input dac_clk_in_p;
  input dac_clk_in_n;
  output dac_clk_out_p;
  output dac_clk_out_n;
  output dac_frame_out_p;
  output dac_frame_out_n;
  output [15:0]dac_data_out_p;
  output [15:0]dac_data_out_n;
  output dac_sync_out;
  input dac_sync_in;
  output dac_div_clk;
  output dac_valid_0;
  output dac_enable_0;
  input [63:0]dac_ddata_0;
  output dac_valid_1;
  output dac_enable_1;
  input [63:0]dac_ddata_1;
  input dac_dovf;
  input dac_dunf;
  input s_axi_aclk;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input [31:0]s_axi_awaddr;
  output s_axi_awready;
  input s_axi_wvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input s_axi_arvalid;
  input [31:0]s_axi_araddr;
  output s_axi_arready;
  output s_axi_rvalid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  input s_axi_rready;

  wire \<const0> ;
  wire \<const1> ;
  wire dac_clk_in_n;
  wire dac_clk_in_p;
  wire dac_clk_out_n;
  wire dac_clk_out_p;
  wire [15:0]dac_data_i0_s;
  wire [15:0]dac_data_i1_s;
  wire [15:0]dac_data_i2_s;
  wire [15:0]dac_data_i3_s;
  wire [15:0]dac_data_out_n;
  wire [15:0]dac_data_out_p;
  wire [15:0]dac_data_q0_s;
  wire [15:0]dac_data_q1_s;
  wire [15:0]dac_data_q2_s;
  wire [15:0]dac_data_q3_s;
  wire [63:0]dac_ddata_0;
  wire [63:0]dac_ddata_1;
  wire dac_div_clk;
  wire dac_dovf;
  wire dac_dunf;
  wire dac_enable_0;
  wire dac_enable_1;
  wire dac_frame_i0_s;
  wire dac_frame_i2_s;
  wire dac_frame_out_n;
  wire dac_frame_out_p;
  wire dac_frame_q0_s;
  wire dac_frame_q2_s;
  wire dac_rst;
  wire dac_status_s;
  wire dac_sync_out;
  wire [1:0]data1;
  wire [17:0]data10;
  wire data8;
  wire [31:3]\i_channel_0/i_up_dac_channel/data7 ;
  wire [31:0]\i_channel_0/i_up_dac_channel/p_0_in ;
  wire \i_channel_0/i_up_dac_channel/p_11_in ;
  wire [1:0]\i_channel_0/i_up_dac_channel/p_5_in ;
  wire \i_channel_0/i_up_dac_channel/up_dac_data_sel0 ;
  wire \i_channel_0/i_up_dac_channel/up_dac_dds_init_10 ;
  wire \i_channel_0/i_up_dac_channel/up_dac_dds_init_20 ;
  wire \i_channel_0/i_up_dac_channel/up_dac_dds_scale_10 ;
  wire \i_channel_0/i_up_dac_channel/up_dac_dds_scale_20 ;
  wire \i_channel_0/i_up_dac_channel/up_dac_iqcor_coeff_10 ;
  wire \i_channel_0/i_up_dac_channel/up_dac_pat_data_20 ;
  wire [164:3]\i_channel_0/i_up_dac_channel/up_data_cntrl ;
  wire \i_channel_0/i_up_dac_channel/up_rreq_s ;
  wire [31:3]\i_channel_1/i_up_dac_channel/data7 ;
  wire [31:0]\i_channel_1/i_up_dac_channel/p_0_in ;
  wire \i_channel_1/i_up_dac_channel/p_11_in ;
  wire [1:0]\i_channel_1/i_up_dac_channel/p_5_in ;
  wire \i_channel_1/i_up_dac_channel/up_dac_data_sel0 ;
  wire \i_channel_1/i_up_dac_channel/up_dac_dds_init_10 ;
  wire \i_channel_1/i_up_dac_channel/up_dac_dds_init_20 ;
  wire \i_channel_1/i_up_dac_channel/up_dac_dds_scale_10 ;
  wire \i_channel_1/i_up_dac_channel/up_dac_dds_scale_20 ;
  wire \i_channel_1/i_up_dac_channel/up_dac_iqcor_coeff_10 ;
  wire \i_channel_1/i_up_dac_channel/up_dac_pat_data_20 ;
  wire [164:3]\i_channel_1/i_up_dac_channel/up_data_cntrl ;
  wire \i_channel_1/i_up_dac_channel/up_rreq_s ;
  wire i_core_n_0;
  wire i_core_n_127;
  wire i_core_n_128;
  wire i_core_n_147;
  wire i_core_n_165;
  wire i_core_n_166;
  wire i_core_n_167;
  wire i_core_n_168;
  wire i_core_n_169;
  wire i_core_n_170;
  wire i_core_n_171;
  wire i_core_n_172;
  wire i_core_n_173;
  wire i_core_n_174;
  wire i_core_n_175;
  wire i_core_n_176;
  wire i_core_n_177;
  wire i_core_n_178;
  wire i_core_n_179;
  wire i_core_n_180;
  wire i_core_n_181;
  wire i_core_n_182;
  wire i_core_n_183;
  wire i_core_n_201;
  wire i_core_n_202;
  wire i_core_n_203;
  wire i_core_n_204;
  wire i_core_n_205;
  wire i_core_n_206;
  wire i_core_n_207;
  wire i_core_n_208;
  wire i_core_n_209;
  wire i_core_n_210;
  wire i_core_n_211;
  wire i_core_n_212;
  wire i_core_n_213;
  wire i_core_n_214;
  wire i_core_n_215;
  wire i_core_n_216;
  wire i_core_n_217;
  wire i_core_n_218;
  wire i_core_n_219;
  wire i_core_n_244;
  wire i_core_n_245;
  wire i_core_n_246;
  wire i_core_n_294;
  wire i_core_n_302;
  wire i_core_n_303;
  wire i_core_n_304;
  wire i_core_n_305;
  wire i_core_n_306;
  wire i_core_n_307;
  wire i_core_n_308;
  wire i_core_n_309;
  wire i_core_n_310;
  wire i_core_n_311;
  wire i_core_n_312;
  wire i_core_n_313;
  wire i_core_n_314;
  wire i_core_n_315;
  wire i_core_n_316;
  wire i_core_n_317;
  wire i_core_n_318;
  wire i_core_n_319;
  wire i_core_n_320;
  wire i_core_n_453;
  wire i_core_n_456;
  wire i_core_n_457;
  wire i_core_n_458;
  wire i_core_n_459;
  wire i_core_n_460;
  wire i_core_n_461;
  wire i_core_n_462;
  wire i_core_n_463;
  wire i_core_n_464;
  wire i_core_n_465;
  wire i_core_n_466;
  wire i_core_n_467;
  wire i_core_n_468;
  wire i_core_n_469;
  wire i_core_n_470;
  wire i_core_n_471;
  wire i_core_n_472;
  wire i_core_n_473;
  wire i_core_n_474;
  wire i_core_n_475;
  wire i_core_n_476;
  wire i_core_n_477;
  wire i_core_n_478;
  wire i_core_n_479;
  wire i_core_n_480;
  wire i_core_n_481;
  wire i_core_n_482;
  wire i_core_n_483;
  wire i_core_n_484;
  wire i_core_n_485;
  wire i_core_n_486;
  wire i_core_n_487;
  wire i_up_axi_n_110;
  wire i_up_axi_n_112;
  wire i_up_axi_n_113;
  wire i_up_axi_n_118;
  wire i_up_axi_n_121;
  wire i_up_axi_n_122;
  wire i_up_axi_n_123;
  wire i_up_axi_n_124;
  wire i_up_axi_n_125;
  wire i_up_axi_n_126;
  wire i_up_axi_n_127;
  wire i_up_axi_n_128;
  wire i_up_axi_n_129;
  wire i_up_axi_n_130;
  wire i_up_axi_n_131;
  wire i_up_axi_n_132;
  wire i_up_axi_n_133;
  wire i_up_axi_n_134;
  wire i_up_axi_n_135;
  wire i_up_axi_n_136;
  wire i_up_axi_n_137;
  wire i_up_axi_n_138;
  wire i_up_axi_n_139;
  wire i_up_axi_n_140;
  wire i_up_axi_n_141;
  wire i_up_axi_n_142;
  wire i_up_axi_n_143;
  wire i_up_axi_n_144;
  wire i_up_axi_n_145;
  wire i_up_axi_n_146;
  wire i_up_axi_n_147;
  wire i_up_axi_n_148;
  wire i_up_axi_n_149;
  wire i_up_axi_n_150;
  wire i_up_axi_n_151;
  wire i_up_axi_n_152;
  wire i_up_axi_n_153;
  wire i_up_axi_n_154;
  wire i_up_axi_n_155;
  wire i_up_axi_n_157;
  wire i_up_axi_n_158;
  wire i_up_axi_n_159;
  wire i_up_axi_n_160;
  wire i_up_axi_n_161;
  wire i_up_axi_n_162;
  wire i_up_axi_n_163;
  wire i_up_axi_n_164;
  wire i_up_axi_n_165;
  wire i_up_axi_n_166;
  wire i_up_axi_n_167;
  wire i_up_axi_n_41;
  wire i_up_axi_n_75;
  wire i_up_axi_n_76;
  wire [1:0]\i_up_dac_common/p_2_in ;
  wire \i_up_dac_common/up_dac_datarate0 ;
  wire \i_up_dac_common/up_dac_gpio_out0 ;
  wire \i_up_dac_common/up_dac_par_type0 ;
  wire \i_up_dac_common/up_drp_sel0 ;
  wire \i_up_dac_common/up_rreq_s ;
  wire \i_up_dac_common/up_scratch0 ;
  wire \i_up_dac_common/up_status_ovf_s ;
  wire \i_up_dac_common/up_wreq_s ;
  wire \i_up_dac_common/up_xfer_done_s ;
  wire mmcm_rst;
  wire s_axi_aclk;
  wire [31:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [31:0]up_d_count;
  wire [31:0]up_dac_gpio_out;
  wire [11:0]up_data_cntrl;
  wire [6:0]up_drp_addr_s;
  wire [15:0]up_drp_rdata;
  wire up_drp_ready_s;
  wire up_drp_sel_s;
  wire [15:0]up_drp_wdata_s;
  wire up_drp_wr_s;
  wire up_rack_s;
  wire [2:0]up_raddr_s;
  wire [31:0]up_scratch;
  wire up_wack_s;
  wire [31:0]up_wdata_s;

  assign dac_valid_0 = \<const1> ;
  assign dac_valid_1 = \<const1> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122_core i_core
       (.AR(dac_rst),
        .D(\i_channel_0/i_up_dac_channel/p_0_in ),
        .E(\i_channel_0/i_up_dac_channel/up_dac_pat_data_20 ),
        .Q(up_wdata_s),
        .\d_xfer_count_reg[5] (dac_div_clk),
        .\dac_data_reg[63] ({dac_data_i3_s,dac_data_i2_s,dac_data_i1_s,dac_data_i0_s}),
        .\dac_data_reg[63]_0 ({dac_data_q3_s,dac_data_q2_s,dac_data_q1_s,dac_data_q0_s}),
        .dac_ddata_0(dac_ddata_0),
        .dac_ddata_1(dac_ddata_1),
        .dac_dovf(dac_dovf),
        .dac_dunf(dac_dunf),
        .dac_enable_0(dac_enable_0),
        .dac_enable_1(dac_enable_1),
        .\dac_frame_reg[2] ({dac_frame_i2_s,dac_frame_i0_s}),
        .\dac_frame_reg[2]_0 ({dac_frame_q2_s,dac_frame_q0_s}),
        .dac_status_s(dac_status_s),
        .dac_sync_reg(dac_sync_out),
        .data1(data1),
        .data8(data8),
        .mmcm_rst(mmcm_rst),
        .p_11_in(\i_channel_0/i_up_dac_channel/p_11_in ),
        .p_11_in_1(\i_channel_1/i_up_dac_channel/p_11_in ),
        .p_2_in(\i_up_dac_common/p_2_in ),
        .p_5_in(\i_channel_0/i_up_dac_channel/p_5_in ),
        .p_5_in_0(\i_channel_1/i_up_dac_channel/p_5_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(i_core_n_0),
        .\up_d_count_reg[31] ({up_d_count[31:3],up_d_count[1:0]}),
        .\up_dac_data_sel_reg[3] (\i_channel_0/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_dac_data_sel_reg[3]_0 (\i_channel_1/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_dac_datarate_reg[0] (\i_up_dac_common/up_dac_datarate0 ),
        .\up_dac_dds_incr_1_reg[0] (i_core_n_181),
        .\up_dac_dds_incr_1_reg[0]_0 (i_core_n_217),
        .\up_dac_dds_incr_1_reg[15] (\i_channel_0/i_up_dac_channel/up_dac_dds_init_10 ),
        .\up_dac_dds_incr_1_reg[15]_0 (\i_channel_1/i_up_dac_channel/up_dac_dds_init_10 ),
        .\up_dac_dds_incr_1_reg[1] (i_core_n_180),
        .\up_dac_dds_incr_1_reg[1]_0 (i_core_n_216),
        .\up_dac_dds_incr_1_reg[2] (i_core_n_178),
        .\up_dac_dds_incr_1_reg[2]_0 (i_core_n_214),
        .\up_dac_dds_incr_1_reg[3] (i_core_n_176),
        .\up_dac_dds_incr_1_reg[3]_0 (i_core_n_212),
        .\up_dac_dds_incr_2_reg[15] (\i_channel_0/i_up_dac_channel/up_dac_dds_init_20 ),
        .\up_dac_dds_incr_2_reg[15]_0 (\i_channel_1/i_up_dac_channel/up_dac_dds_init_20 ),
        .\up_dac_dds_scale_1_reg[15] (\i_channel_0/i_up_dac_channel/up_dac_dds_scale_10 ),
        .\up_dac_dds_scale_1_reg[15]_0 (\i_channel_1/i_up_dac_channel/up_dac_dds_scale_10 ),
        .\up_dac_dds_scale_2_reg[15] (\i_channel_0/i_up_dac_channel/up_dac_dds_scale_20 ),
        .\up_dac_dds_scale_2_reg[15]_0 (\i_channel_1/i_up_dac_channel/up_dac_dds_scale_20 ),
        .up_dac_frame_reg(i_core_n_128),
        .up_dac_frame_reg_0(i_up_axi_n_162),
        .\up_dac_gpio_out_reg[0] (\i_up_dac_common/up_dac_gpio_out0 ),
        .\up_dac_gpio_out_reg[31] ({up_dac_gpio_out[31:29],up_dac_gpio_out[19],up_dac_gpio_out[7],up_dac_gpio_out[4],up_dac_gpio_out[0]}),
        .\up_dac_gpio_out_reg[3] (i_core_n_246),
        .\up_dac_iqcor_coeff_1_reg[15] ({\i_channel_0/i_up_dac_channel/data7 [31:16],\i_channel_0/i_up_dac_channel/data7 [3]}),
        .\up_dac_iqcor_coeff_1_reg[15]_0 ({\i_channel_1/i_up_dac_channel/data7 [31:16],\i_channel_1/i_up_dac_channel/data7 [3]}),
        .\up_dac_iqcor_coeff_2_reg[15] (\i_channel_0/i_up_dac_channel/up_dac_iqcor_coeff_10 ),
        .\up_dac_iqcor_coeff_2_reg[15]_0 (\i_channel_1/i_up_dac_channel/up_dac_iqcor_coeff_10 ),
        .up_dac_iqcor_enb_reg({\i_channel_0/i_up_dac_channel/up_data_cntrl [164],\i_channel_0/i_up_dac_channel/up_data_cntrl [115:100],\i_channel_0/i_up_dac_channel/up_data_cntrl [67:52],\i_channel_0/i_up_dac_channel/up_data_cntrl [23],\i_channel_0/i_up_dac_channel/up_data_cntrl [19:3]}),
        .up_dac_iqcor_enb_reg_0({\i_channel_1/i_up_dac_channel/up_data_cntrl [164],\i_channel_1/i_up_dac_channel/up_data_cntrl [115:100],\i_channel_1/i_up_dac_channel/up_data_cntrl [67:52],\i_channel_1/i_up_dac_channel/up_data_cntrl [23],\i_channel_1/i_up_dac_channel/up_data_cntrl [19:3]}),
        .up_dac_iqcor_enb_reg_1(i_core_n_177),
        .up_dac_iqcor_enb_reg_2(i_core_n_213),
        .up_dac_iqcor_enb_reg_3(i_up_axi_n_41),
        .up_dac_iqcor_enb_reg_4(i_up_axi_n_110),
        .up_dac_lb_enb_reg(i_core_n_179),
        .up_dac_lb_enb_reg_0(i_core_n_215),
        .up_dac_lb_enb_reg_1(i_up_axi_n_75),
        .up_dac_lb_enb_reg_2(i_up_axi_n_112),
        .up_dac_par_enb_reg(i_core_n_245),
        .up_dac_par_type0(\i_up_dac_common/up_dac_par_type0 ),
        .up_dac_par_type_reg({up_data_cntrl[11],up_data_cntrl[8:4],up_data_cntrl[1:0]}),
        .\up_dac_pat_data_1_reg[10] (i_core_n_169),
        .\up_dac_pat_data_1_reg[10]_0 (i_core_n_205),
        .\up_dac_pat_data_1_reg[11] (i_core_n_168),
        .\up_dac_pat_data_1_reg[11]_0 (i_core_n_204),
        .\up_dac_pat_data_1_reg[12] (i_core_n_167),
        .\up_dac_pat_data_1_reg[12]_0 (i_core_n_203),
        .\up_dac_pat_data_1_reg[13] (i_core_n_166),
        .\up_dac_pat_data_1_reg[13]_0 (i_core_n_202),
        .\up_dac_pat_data_1_reg[14] (i_core_n_165),
        .\up_dac_pat_data_1_reg[14]_0 (i_core_n_201),
        .\up_dac_pat_data_1_reg[15] (i_core_n_147),
        .\up_dac_pat_data_1_reg[15]_0 (i_core_n_183),
        .\up_dac_pat_data_1_reg[4] (i_core_n_175),
        .\up_dac_pat_data_1_reg[4]_0 (i_core_n_211),
        .\up_dac_pat_data_1_reg[5] (i_core_n_174),
        .\up_dac_pat_data_1_reg[5]_0 (i_core_n_210),
        .\up_dac_pat_data_1_reg[6] (i_core_n_173),
        .\up_dac_pat_data_1_reg[6]_0 (i_core_n_209),
        .\up_dac_pat_data_1_reg[7] (i_core_n_172),
        .\up_dac_pat_data_1_reg[7]_0 (i_core_n_208),
        .\up_dac_pat_data_1_reg[8] (i_core_n_171),
        .\up_dac_pat_data_1_reg[8]_0 (i_core_n_207),
        .\up_dac_pat_data_1_reg[9] (i_core_n_170),
        .\up_dac_pat_data_1_reg[9]_0 (i_core_n_206),
        .\up_dac_pat_data_2_reg[15] (\i_channel_1/i_up_dac_channel/up_dac_pat_data_20 ),
        .up_dac_pn_enb_reg(i_core_n_182),
        .up_dac_pn_enb_reg_0(i_core_n_218),
        .up_dac_pn_enb_reg_1(i_up_axi_n_76),
        .up_dac_pn_enb_reg_2(i_up_axi_n_113),
        .up_dac_r1_mode_reg(i_core_n_244),
        .up_dac_sync_reg(i_core_n_127),
        .up_dac_sync_reg_0(i_up_axi_n_161),
        .\up_data_status_reg[0] (i_core_n_453),
        .\up_drp_addr_reg[10] (i_core_n_308),
        .\up_drp_addr_reg[11] (i_core_n_309),
        .\up_drp_addr_reg[2] (i_core_n_294),
        .\up_drp_addr_reg[4] (i_core_n_302),
        .\up_drp_addr_reg[5] (i_core_n_303),
        .\up_drp_addr_reg[6] (up_drp_addr_s),
        .\up_drp_addr_reg[6]_0 (i_core_n_304),
        .\up_drp_addr_reg[7] (i_core_n_305),
        .\up_drp_addr_reg[8] (i_core_n_306),
        .\up_drp_addr_reg[9] (i_core_n_307),
        .\up_drp_rdata_hold_reg[0] (up_drp_ready_s),
        .\up_drp_rdata_hold_reg[15] (up_drp_rdata),
        .up_drp_rwn_reg(i_core_n_310),
        .up_drp_sel0(\i_up_dac_common/up_drp_sel0 ),
        .up_drp_sel_s(up_drp_sel_s),
        .up_drp_status_reg({data10[16:3],data10[1:0]}),
        .up_drp_status_reg_0(i_up_axi_n_165),
        .\up_drp_wdata_reg[15] (up_drp_wdata_s),
        .up_drp_wr_reg(i_up_axi_n_118),
        .up_drp_wr_s(up_drp_wr_s),
        .up_mmcm_resetn_reg(i_core_n_219),
        .up_mmcm_resetn_reg_0(i_up_axi_n_166),
        .up_rack_s(up_rack_s),
        .\up_rdata_reg[15]_0 (up_raddr_s),
        .\up_rdata_reg[17]_0 (i_up_axi_n_160),
        .\up_rdata_reg[17]_1 (i_up_axi_n_154),
        .\up_rdata_reg[28]_0 (i_up_axi_n_155),
        .\up_rdata_reg[2]_0 (i_up_axi_n_152),
        .\up_rdata_reg[2]_1 (i_up_axi_n_153),
        .\up_rdata_reg[2]_2 (i_up_axi_n_159),
        .\up_rdata_reg[2]_3 (i_up_axi_n_158),
        .\up_rdata_reg[2]_4 (i_up_axi_n_157),
        .\up_rdata_reg[31]_0 ({i_core_n_456,i_core_n_457,i_core_n_458,i_core_n_459,i_core_n_460,i_core_n_461,i_core_n_462,i_core_n_463,i_core_n_464,i_core_n_465,i_core_n_466,i_core_n_467,i_core_n_468,i_core_n_469,i_core_n_470,i_core_n_471,i_core_n_472,i_core_n_473,i_core_n_474,i_core_n_475,i_core_n_476,i_core_n_477,i_core_n_478,i_core_n_479,i_core_n_480,i_core_n_481,i_core_n_482,i_core_n_483,i_core_n_484,i_core_n_485,i_core_n_486,i_core_n_487}),
        .\up_rdata_reg[31]_1 (\i_channel_1/i_up_dac_channel/p_0_in ),
        .\up_rdata_reg[31]_2 ({i_up_axi_n_121,i_up_axi_n_122,i_up_axi_n_123,i_up_axi_n_124,i_up_axi_n_125,i_up_axi_n_126,i_up_axi_n_127,i_up_axi_n_128,i_up_axi_n_129,i_up_axi_n_130,i_up_axi_n_131,i_up_axi_n_132,i_up_axi_n_133,i_up_axi_n_134,i_up_axi_n_135,i_up_axi_n_136,i_up_axi_n_137,i_up_axi_n_138,i_up_axi_n_139,i_up_axi_n_140,i_up_axi_n_141,i_up_axi_n_142,i_up_axi_n_143,i_up_axi_n_144,i_up_axi_n_145,i_up_axi_n_146,i_up_axi_n_147,i_up_axi_n_148,i_up_axi_n_149,i_up_axi_n_150,i_up_axi_n_151}),
        .up_resetn_reg(i_up_axi_n_167),
        .up_rreq_s(\i_channel_0/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_2(\i_channel_1/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_3(\i_up_dac_common/up_rreq_s ),
        .\up_scratch_reg[0] (\i_up_dac_common/up_scratch0 ),
        .\up_scratch_reg[10] (i_core_n_313),
        .\up_scratch_reg[11] (i_core_n_314),
        .\up_scratch_reg[12] (i_core_n_315),
        .\up_scratch_reg[13] (i_core_n_316),
        .\up_scratch_reg[14] (i_core_n_317),
        .\up_scratch_reg[15] (i_core_n_318),
        .\up_scratch_reg[16] (i_core_n_319),
        .\up_scratch_reg[17] (i_core_n_320),
        .\up_scratch_reg[31] ({up_scratch[31:18],up_scratch[7],up_scratch[4],up_scratch[0]}),
        .\up_scratch_reg[8] (i_core_n_311),
        .\up_scratch_reg[9] (i_core_n_312),
        .up_status_ovf_reg(i_up_axi_n_164),
        .up_status_ovf_s(\i_up_dac_common/up_status_ovf_s ),
        .up_status_unf_reg(i_up_axi_n_163),
        .up_wack_s(up_wack_s),
        .up_wreq_s(\i_up_dac_common/up_wreq_s ),
        .up_xfer_done_s(\i_up_dac_common/up_xfer_done_s ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122_if i_if
       (.Q(up_drp_rdata),
        .dac_clk_in_n(dac_clk_in_n),
        .dac_clk_in_p(dac_clk_in_p),
        .dac_clk_out_n(dac_clk_out_n),
        .dac_clk_out_p(dac_clk_out_p),
        .dac_data_out_n(dac_data_out_n),
        .dac_data_out_p(dac_data_out_p),
        .\dac_data_out_p[15] ({dac_data_i3_s,dac_data_i2_s,dac_data_i1_s,dac_data_i0_s}),
        .\dac_data_out_p[15]_0 ({dac_data_q3_s,dac_data_q2_s,dac_data_q1_s,dac_data_q0_s}),
        .dac_div_clk(dac_div_clk),
        .dac_frame_out_n(dac_frame_out_n),
        .dac_frame_out_p(dac_frame_out_p),
        .dac_frame_out_p_0({dac_frame_i2_s,dac_frame_i0_s}),
        .dac_frame_out_p_1({dac_frame_q2_s,dac_frame_q0_s}),
        .dac_status_s(dac_status_s),
        .data10(data10[17]),
        .mmcm_rst(mmcm_rst),
        .rst(dac_rst),
        .s_axi_aclk(s_axi_aclk),
        .\up_drp_rdata_reg[0] (i_core_n_0),
        .up_drp_ready_reg(up_drp_ready_s),
        .up_drp_ready_reg_0(up_drp_wdata_s),
        .up_drp_ready_reg_1(up_drp_addr_s),
        .up_drp_sel_s(up_drp_sel_s),
        .up_drp_wr_s(up_drp_wr_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi i_up_axi
       (.D(\i_channel_0/i_up_dac_channel/p_0_in ),
        .E(\i_channel_0/i_up_dac_channel/up_dac_pat_data_20 ),
        .Q(up_raddr_s),
        .data1(data1),
        .data10({data10[17:3],data10[1:0]}),
        .data8(data8),
        .p_11_in(\i_channel_0/i_up_dac_channel/p_11_in ),
        .p_11_in_1(\i_channel_1/i_up_dac_channel/p_11_in ),
        .p_2_in(\i_up_dac_common/p_2_in ),
        .p_5_in(\i_channel_0/i_up_dac_channel/p_5_in ),
        .p_5_in_3(\i_channel_1/i_up_dac_channel/p_5_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[15:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[15:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .up_axi_rvalid_reg_0(s_axi_rvalid),
        .up_axi_rvalid_reg_1(i_core_n_0),
        .up_dac_frame_reg(i_core_n_128),
        .\up_dac_iqcor_coeff_1_reg[15] (\i_channel_1/i_up_dac_channel/p_0_in ),
        .up_dac_iqcor_enb_reg({\i_channel_0/i_up_dac_channel/up_data_cntrl [164],\i_channel_0/i_up_dac_channel/up_data_cntrl [115:100],\i_channel_0/i_up_dac_channel/up_data_cntrl [67:52],\i_channel_0/i_up_dac_channel/up_data_cntrl [23],\i_channel_0/i_up_dac_channel/up_data_cntrl [19:3]}),
        .up_dac_iqcor_enb_reg_0({\i_channel_1/i_up_dac_channel/up_data_cntrl [164],\i_channel_1/i_up_dac_channel/up_data_cntrl [115:100],\i_channel_1/i_up_dac_channel/up_data_cntrl [67:52],\i_channel_1/i_up_dac_channel/up_data_cntrl [23],\i_channel_1/i_up_dac_channel/up_data_cntrl [19:3]}),
        .up_dac_par_type0(\i_up_dac_common/up_dac_par_type0 ),
        .up_dac_sync_reg(i_core_n_127),
        .up_drp_ready_reg(i_up_axi_n_165),
        .up_drp_sel0(\i_up_dac_common/up_drp_sel0 ),
        .up_drp_status_reg(up_drp_ready_s),
        .up_rack_s(up_rack_s),
        .\up_raddr_reg[0]_0 (i_up_axi_n_154),
        .\up_raddr_reg[0]_1 (i_up_axi_n_155),
        .\up_raddr_reg[0]_2 (i_up_axi_n_160),
        .\up_raddr_reg[1]_0 (i_up_axi_n_158),
        .\up_raddr_reg[2]_0 (i_up_axi_n_157),
        .\up_raddr_reg[3]_0 (i_up_axi_n_153),
        .\up_raddr_reg[4]_0 (i_up_axi_n_159),
        .\up_raddr_reg[9]_0 ({i_up_axi_n_121,i_up_axi_n_122,i_up_axi_n_123,i_up_axi_n_124,i_up_axi_n_125,i_up_axi_n_126,i_up_axi_n_127,i_up_axi_n_128,i_up_axi_n_129,i_up_axi_n_130,i_up_axi_n_131,i_up_axi_n_132,i_up_axi_n_133,i_up_axi_n_134,i_up_axi_n_135,i_up_axi_n_136,i_up_axi_n_137,i_up_axi_n_138,i_up_axi_n_139,i_up_axi_n_140,i_up_axi_n_141,i_up_axi_n_142,i_up_axi_n_143,i_up_axi_n_144,i_up_axi_n_145,i_up_axi_n_146,i_up_axi_n_147,i_up_axi_n_148,i_up_axi_n_149,i_up_axi_n_150,i_up_axi_n_151}),
        .\up_raddr_reg[9]_1 (i_up_axi_n_152),
        .\up_rdata_int_reg[31]_0 ({i_core_n_456,i_core_n_457,i_core_n_458,i_core_n_459,i_core_n_460,i_core_n_461,i_core_n_462,i_core_n_463,i_core_n_464,i_core_n_465,i_core_n_466,i_core_n_467,i_core_n_468,i_core_n_469,i_core_n_470,i_core_n_471,i_core_n_472,i_core_n_473,i_core_n_474,i_core_n_475,i_core_n_476,i_core_n_477,i_core_n_478,i_core_n_479,i_core_n_480,i_core_n_481,i_core_n_482,i_core_n_483,i_core_n_484,i_core_n_485,i_core_n_486,i_core_n_487}),
        .\up_rdata_reg[0] (i_core_n_182),
        .\up_rdata_reg[0]_0 (i_core_n_181),
        .\up_rdata_reg[0]_1 (i_core_n_218),
        .\up_rdata_reg[0]_2 (i_core_n_217),
        .\up_rdata_reg[10] (i_core_n_169),
        .\up_rdata_reg[10]_0 (i_core_n_205),
        .\up_rdata_reg[10]_1 (i_core_n_313),
        .\up_rdata_reg[11] (i_core_n_168),
        .\up_rdata_reg[11]_0 (i_core_n_204),
        .\up_rdata_reg[11]_1 (i_core_n_314),
        .\up_rdata_reg[12] (i_core_n_167),
        .\up_rdata_reg[12]_0 (i_core_n_203),
        .\up_rdata_reg[12]_1 (i_core_n_315),
        .\up_rdata_reg[13] (i_core_n_166),
        .\up_rdata_reg[13]_0 (i_core_n_202),
        .\up_rdata_reg[13]_1 (i_core_n_316),
        .\up_rdata_reg[14] (i_core_n_165),
        .\up_rdata_reg[14]_0 (i_core_n_201),
        .\up_rdata_reg[14]_1 (i_core_n_317),
        .\up_rdata_reg[15] (i_core_n_147),
        .\up_rdata_reg[15]_0 (i_core_n_183),
        .\up_rdata_reg[15]_1 (i_core_n_318),
        .\up_rdata_reg[15]_2 ({up_drp_wdata_s[15:3],up_drp_wdata_s[1:0]}),
        .\up_rdata_reg[16] (i_core_n_319),
        .\up_rdata_reg[17] (i_core_n_320),
        .\up_rdata_reg[18] (i_core_n_294),
        .\up_rdata_reg[19] ({up_drp_addr_s[3],up_drp_addr_s[1:0]}),
        .\up_rdata_reg[1] (i_core_n_179),
        .\up_rdata_reg[1]_0 (i_core_n_180),
        .\up_rdata_reg[1]_1 (i_core_n_215),
        .\up_rdata_reg[1]_2 (i_core_n_216),
        .\up_rdata_reg[1]_3 (i_core_n_219),
        .\up_rdata_reg[20] (i_core_n_302),
        .\up_rdata_reg[21] (i_core_n_303),
        .\up_rdata_reg[22] (i_core_n_304),
        .\up_rdata_reg[23] (i_core_n_305),
        .\up_rdata_reg[24] (i_core_n_306),
        .\up_rdata_reg[25] (i_core_n_307),
        .\up_rdata_reg[26] (i_core_n_308),
        .\up_rdata_reg[27] (i_core_n_309),
        .\up_rdata_reg[28] (i_core_n_310),
        .\up_rdata_reg[2] (i_core_n_177),
        .\up_rdata_reg[2]_0 (i_core_n_178),
        .\up_rdata_reg[2]_1 (i_core_n_213),
        .\up_rdata_reg[2]_2 (i_core_n_214),
        .\up_rdata_reg[31] ({\i_channel_0/i_up_dac_channel/data7 [31:16],\i_channel_0/i_up_dac_channel/data7 [3]}),
        .\up_rdata_reg[31]_0 ({\i_channel_1/i_up_dac_channel/data7 [31:16],\i_channel_1/i_up_dac_channel/data7 [3]}),
        .\up_rdata_reg[31]_1 ({up_scratch[31:18],up_scratch[7],up_scratch[4],up_scratch[0]}),
        .\up_rdata_reg[31]_2 ({up_d_count[31:3],up_d_count[1:0]}),
        .\up_rdata_reg[31]_3 ({up_dac_gpio_out[31:29],up_dac_gpio_out[19],up_dac_gpio_out[7],up_dac_gpio_out[4],up_dac_gpio_out[0]}),
        .\up_rdata_reg[3] (i_core_n_176),
        .\up_rdata_reg[3]_0 (i_core_n_212),
        .\up_rdata_reg[3]_1 (i_core_n_246),
        .\up_rdata_reg[4] (i_core_n_175),
        .\up_rdata_reg[4]_0 (i_core_n_211),
        .\up_rdata_reg[5] (i_core_n_174),
        .\up_rdata_reg[5]_0 (i_core_n_210),
        .\up_rdata_reg[5]_1 (i_core_n_244),
        .\up_rdata_reg[6] (i_core_n_173),
        .\up_rdata_reg[6]_0 (i_core_n_209),
        .\up_rdata_reg[6]_1 (i_core_n_245),
        .\up_rdata_reg[7] (i_core_n_172),
        .\up_rdata_reg[7]_0 (i_core_n_208),
        .\up_rdata_reg[7]_1 ({up_data_cntrl[11],up_data_cntrl[8:4],up_data_cntrl[1:0]}),
        .\up_rdata_reg[8] (i_core_n_171),
        .\up_rdata_reg[8]_0 (i_core_n_207),
        .\up_rdata_reg[8]_1 (i_core_n_311),
        .\up_rdata_reg[9] (i_core_n_170),
        .\up_rdata_reg[9]_0 (i_core_n_206),
        .\up_rdata_reg[9]_1 (i_core_n_312),
        .up_rreq_s(\i_channel_0/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_0(\i_channel_1/i_up_dac_channel/up_rreq_s ),
        .up_rreq_s_2(\i_up_dac_common/up_rreq_s ),
        .up_status_ovf_s(\i_up_dac_common/up_status_ovf_s ),
        .up_status_unf_reg(i_core_n_453),
        .up_wack_s(up_wack_s),
        .\up_waddr_reg[0]_0 (\i_up_dac_common/up_scratch0 ),
        .\up_waddr_reg[0]_1 (\i_channel_0/i_up_dac_channel/up_dac_dds_scale_20 ),
        .\up_waddr_reg[0]_2 (\i_channel_1/i_up_dac_channel/up_dac_dds_scale_20 ),
        .\up_waddr_reg[1]_0 (\i_up_dac_common/up_dac_datarate0 ),
        .\up_waddr_reg[1]_1 (\i_channel_0/i_up_dac_channel/up_dac_iqcor_coeff_10 ),
        .\up_waddr_reg[1]_2 (\i_channel_0/i_up_dac_channel/up_dac_dds_init_20 ),
        .\up_waddr_reg[1]_3 (\i_channel_0/i_up_dac_channel/up_dac_dds_init_10 ),
        .\up_waddr_reg[1]_4 (\i_channel_0/i_up_dac_channel/up_dac_dds_scale_10 ),
        .\up_waddr_reg[1]_5 (\i_channel_1/i_up_dac_channel/up_dac_iqcor_coeff_10 ),
        .\up_waddr_reg[1]_6 (\i_channel_1/i_up_dac_channel/up_dac_dds_init_20 ),
        .\up_waddr_reg[1]_7 (\i_channel_1/i_up_dac_channel/up_dac_dds_init_10 ),
        .\up_waddr_reg[1]_8 (\i_channel_1/i_up_dac_channel/up_dac_dds_scale_10 ),
        .\up_waddr_reg[1]_9 (\i_channel_1/i_up_dac_channel/up_dac_pat_data_20 ),
        .\up_waddr_reg[2]_0 (\i_channel_0/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_waddr_reg[2]_1 (\i_channel_1/i_up_dac_channel/up_dac_data_sel0 ),
        .\up_waddr_reg[4]_0 (\i_up_dac_common/up_dac_gpio_out0 ),
        .\up_wdata_reg[0]_0 (i_up_axi_n_76),
        .\up_wdata_reg[0]_1 (i_up_axi_n_113),
        .\up_wdata_reg[0]_2 (i_up_axi_n_161),
        .\up_wdata_reg[0]_3 (i_up_axi_n_162),
        .\up_wdata_reg[0]_4 (i_up_axi_n_163),
        .\up_wdata_reg[0]_5 (i_up_axi_n_167),
        .\up_wdata_reg[1]_0 (i_up_axi_n_75),
        .\up_wdata_reg[1]_1 (i_up_axi_n_112),
        .\up_wdata_reg[1]_2 (i_up_axi_n_164),
        .\up_wdata_reg[1]_3 (i_up_axi_n_166),
        .\up_wdata_reg[28]_0 (i_up_axi_n_118),
        .\up_wdata_reg[2]_0 (i_up_axi_n_41),
        .\up_wdata_reg[2]_1 (i_up_axi_n_110),
        .\up_wdata_reg[31]_0 (up_wdata_s),
        .up_wreq_s(\i_up_dac_common/up_wreq_s ),
        .up_xfer_done_s(\i_up_dac_common/up_xfer_done_s ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122_channel
   (s_axi_aresetn_0,
    up_wack_0_s,
    up_rack_0_s,
    up_dac_pn_enb_reg,
    up_dac_lb_enb_reg,
    up_dac_iqcor_enb_reg,
    dac_enable_0,
    \up_dac_pat_data_1_reg[15] ,
    \up_dac_pat_data_1_reg[14] ,
    \up_dac_pat_data_1_reg[13] ,
    \up_dac_pat_data_1_reg[12] ,
    \up_dac_pat_data_1_reg[11] ,
    \up_dac_pat_data_1_reg[10] ,
    \up_dac_pat_data_1_reg[9] ,
    \up_dac_pat_data_1_reg[8] ,
    \up_dac_pat_data_1_reg[7] ,
    \up_dac_pat_data_1_reg[6] ,
    \up_dac_pat_data_1_reg[5] ,
    \up_dac_pat_data_1_reg[4] ,
    \up_dac_dds_incr_1_reg[3] ,
    up_dac_iqcor_enb_reg_0,
    \up_dac_dds_incr_1_reg[2] ,
    up_dac_lb_enb_reg_0,
    \up_dac_dds_incr_1_reg[1] ,
    \up_dac_dds_incr_1_reg[0] ,
    up_dac_pn_enb_reg_0,
    Q,
    \dds_data_int_reg[15] ,
    \dds_data_int_reg[15]_0 ,
    \dds_data_int_reg[15]_1 ,
    \dds_data_int_reg[15]_2 ,
    \up_dac_iqcor_coeff_1_reg[15] ,
    \up_rdata_reg[31] ,
    \dac_data_reg[63]_0 ,
    \dac_frame_reg[2]_0 ,
    d_xfer_toggle_reg,
    s_axi_aclk,
    \d_data_cntrl_reg[0] ,
    p_11_in,
    up_rreq_s,
    up_dac_pn_enb_reg_1,
    up_dac_lb_enb_reg_1,
    up_dac_iqcor_enb_reg_1,
    E,
    \up_rdata_reg[15] ,
    s_axi_aresetn,
    DI,
    \dac_dds_phase_1_0_reg[3]_0 ,
    \dac_dds_phase_1_1_reg[3]_0 ,
    \dac_dds_phase_2_0_reg[3]_0 ,
    \dac_dds_phase_2_1_reg[3]_0 ,
    \dac_dds_phase_3_1_reg[3]_0 ,
    D,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 ,
    \dds_data_reg[15]_1 ,
    \up_dac_pat_data_2_reg[15] ,
    \up_dac_iqcor_coeff_1_reg[15]_0 ,
    \up_dac_dds_incr_2_reg[15] ,
    \up_dac_dds_scale_2_reg[15] ,
    \up_dac_dds_incr_1_reg[15] ,
    \up_dac_dds_scale_1_reg[15] ,
    \up_dac_iqcor_coeff_2_reg[15] ,
    \up_dac_data_sel_reg[3] ,
    \up_rdata_reg[31]_0 ,
    dac_ddata_0,
    dac_frame_s_0);
  output s_axi_aresetn_0;
  output up_wack_0_s;
  output up_rack_0_s;
  output up_dac_pn_enb_reg;
  output up_dac_lb_enb_reg;
  output [50:0]up_dac_iqcor_enb_reg;
  output dac_enable_0;
  output \up_dac_pat_data_1_reg[15] ;
  output \up_dac_pat_data_1_reg[14] ;
  output \up_dac_pat_data_1_reg[13] ;
  output \up_dac_pat_data_1_reg[12] ;
  output \up_dac_pat_data_1_reg[11] ;
  output \up_dac_pat_data_1_reg[10] ;
  output \up_dac_pat_data_1_reg[9] ;
  output \up_dac_pat_data_1_reg[8] ;
  output \up_dac_pat_data_1_reg[7] ;
  output \up_dac_pat_data_1_reg[6] ;
  output \up_dac_pat_data_1_reg[5] ;
  output \up_dac_pat_data_1_reg[4] ;
  output \up_dac_dds_incr_1_reg[3] ;
  output up_dac_iqcor_enb_reg_0;
  output \up_dac_dds_incr_1_reg[2] ;
  output up_dac_lb_enb_reg_0;
  output \up_dac_dds_incr_1_reg[1] ;
  output \up_dac_dds_incr_1_reg[0] ;
  output up_dac_pn_enb_reg_0;
  output [3:0]Q;
  output [0:0]\dds_data_int_reg[15] ;
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [0:0]\dds_data_int_reg[15]_1 ;
  output [0:0]\dds_data_int_reg[15]_2 ;
  output [16:0]\up_dac_iqcor_coeff_1_reg[15] ;
  output [31:0]\up_rdata_reg[31] ;
  output [63:0]\dac_data_reg[63]_0 ;
  output [1:0]\dac_frame_reg[2]_0 ;
  input d_xfer_toggle_reg;
  input s_axi_aclk;
  input \d_data_cntrl_reg[0] ;
  input p_11_in;
  input up_rreq_s;
  input up_dac_pn_enb_reg_1;
  input up_dac_lb_enb_reg_1;
  input up_dac_iqcor_enb_reg_1;
  input [0:0]E;
  input [2:0]\up_rdata_reg[15] ;
  input s_axi_aresetn;
  input [1:0]DI;
  input [1:0]\dac_dds_phase_1_0_reg[3]_0 ;
  input [1:0]\dac_dds_phase_1_1_reg[3]_0 ;
  input [1:0]\dac_dds_phase_2_0_reg[3]_0 ;
  input [1:0]\dac_dds_phase_2_1_reg[3]_0 ;
  input [1:0]\dac_dds_phase_3_1_reg[3]_0 ;
  input [0:0]D;
  input [0:0]\dds_data_reg[15] ;
  input [0:0]\dds_data_reg[15]_0 ;
  input [0:0]\dds_data_reg[15]_1 ;
  input [0:0]\up_dac_pat_data_2_reg[15] ;
  input [31:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  input [0:0]\up_dac_dds_incr_2_reg[15] ;
  input [0:0]\up_dac_dds_scale_2_reg[15] ;
  input [0:0]\up_dac_dds_incr_1_reg[15] ;
  input [0:0]\up_dac_dds_scale_1_reg[15] ;
  input [0:0]\up_dac_iqcor_coeff_2_reg[15] ;
  input [0:0]\up_dac_data_sel_reg[3] ;
  input [31:0]\up_rdata_reg[31]_0 ;
  input [63:0]dac_ddata_0;
  input dac_frame_s_0;

  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire \d_data_cntrl_reg[0] ;
  wire d_xfer_toggle_reg;
  wire [63:0]\dac_data_reg[63]_0 ;
  wire [63:0]dac_ddata_0;
  wire [63:0]dac_dds_data;
  wire [15:0]dac_dds_data_0_s;
  wire [15:0]dac_dds_data_1_s;
  wire [15:0]dac_dds_data_2_s;
  wire [15:0]dac_dds_data_3_s;
  wire [15:2]dac_dds_incr_0;
  wire [15:2]dac_dds_incr_1;
  wire [13:2]dac_dds_incr_1_s;
  wire [13:2]dac_dds_incr_2_s;
  wire [1:0]dac_dds_init_1_s;
  wire [1:0]dac_dds_init_2_s;
  wire \dac_dds_phase_0_0[10]_i_2__0_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_3__0_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_4__0_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_5__0_n_0 ;
  wire \dac_dds_phase_0_0[14]_i_2__0_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_2__0_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_3__0_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_4__0_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_5__0_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_2__0_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_3__0_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_4__0_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_5__0_n_0 ;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [15:15]dac_dds_phase_0_0_reg__0;
  wire \dac_dds_phase_0_1[10]_i_2__0_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_3__0_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_4__0_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_5__0_n_0 ;
  wire \dac_dds_phase_0_1[14]_i_2__0_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_2__0_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_3__0_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_4__0_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_5__0_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_2__0_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_3__0_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_4__0_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_5__0_n_0 ;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [15:15]dac_dds_phase_0_1_reg__0;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [1:0]\dac_dds_phase_1_0_reg[3]_0 ;
  wire [15:15]dac_dds_phase_1_0_reg__0;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [1:0]\dac_dds_phase_1_1_reg[3]_0 ;
  wire [15:15]dac_dds_phase_1_1_reg__0;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [1:0]\dac_dds_phase_2_0_reg[3]_0 ;
  wire [15:15]dac_dds_phase_2_0_reg__0;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [1:0]\dac_dds_phase_2_1_reg[3]_0 ;
  wire [15:15]dac_dds_phase_2_1_reg__0;
  wire [14:0]dac_dds_phase_3_0_reg;
  wire [15:15]dac_dds_phase_3_0_reg__0;
  wire [14:0]dac_dds_phase_3_1_reg;
  wire [1:0]\dac_dds_phase_3_1_reg[3]_0 ;
  wire [15:15]dac_dds_phase_3_1_reg__0;
  wire [15:0]dac_dds_scale_1_s;
  wire [15:0]dac_dds_scale_2_s;
  wire dac_enable_0;
  wire [1:0]\dac_frame_reg[2]_0 ;
  wire dac_frame_s_0;
  wire [0:0]\dds_data_int_reg[15] ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire [0:0]\dds_data_int_reg[15]_1 ;
  wire [0:0]\dds_data_int_reg[15]_2 ;
  wire [0:0]\dds_data_reg[15] ;
  wire [0:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire [15:0]dds_scale_0_r;
  wire [15:0]dds_scale_1_r;
  wire i_up_dac_channel_n_139;
  wire i_up_dac_channel_n_140;
  wire i_up_dac_channel_n_141;
  wire i_up_dac_channel_n_142;
  wire i_up_dac_channel_n_143;
  wire i_up_dac_channel_n_144;
  wire i_up_dac_channel_n_145;
  wire i_up_dac_channel_n_146;
  wire i_up_dac_channel_n_147;
  wire i_up_dac_channel_n_148;
  wire i_up_dac_channel_n_149;
  wire i_up_dac_channel_n_150;
  wire i_up_dac_channel_n_151;
  wire i_up_dac_channel_n_152;
  wire i_up_dac_channel_n_153;
  wire i_up_dac_channel_n_154;
  wire i_up_dac_channel_n_155;
  wire i_up_dac_channel_n_156;
  wire i_up_dac_channel_n_157;
  wire i_up_dac_channel_n_158;
  wire i_up_dac_channel_n_159;
  wire i_up_dac_channel_n_160;
  wire i_up_dac_channel_n_161;
  wire i_up_dac_channel_n_162;
  wire i_up_dac_channel_n_163;
  wire i_up_dac_channel_n_164;
  wire i_up_dac_channel_n_165;
  wire i_up_dac_channel_n_166;
  wire i_up_dac_channel_n_167;
  wire i_up_dac_channel_n_168;
  wire i_up_dac_channel_n_169;
  wire i_up_dac_channel_n_170;
  wire i_up_dac_channel_n_171;
  wire i_up_dac_channel_n_172;
  wire i_up_dac_channel_n_173;
  wire i_up_dac_channel_n_174;
  wire i_up_dac_channel_n_175;
  wire i_up_dac_channel_n_176;
  wire i_up_dac_channel_n_177;
  wire i_up_dac_channel_n_178;
  wire i_up_dac_channel_n_179;
  wire i_up_dac_channel_n_180;
  wire i_up_dac_channel_n_181;
  wire i_up_dac_channel_n_182;
  wire i_up_dac_channel_n_183;
  wire i_up_dac_channel_n_184;
  wire i_up_dac_channel_n_185;
  wire i_up_dac_channel_n_186;
  wire i_up_dac_channel_n_187;
  wire i_up_dac_channel_n_188;
  wire i_up_dac_channel_n_189;
  wire i_up_dac_channel_n_190;
  wire i_up_dac_channel_n_191;
  wire i_up_dac_channel_n_192;
  wire i_up_dac_channel_n_193;
  wire i_up_dac_channel_n_194;
  wire i_up_dac_channel_n_195;
  wire i_up_dac_channel_n_196;
  wire i_up_dac_channel_n_197;
  wire i_up_dac_channel_n_198;
  wire i_up_dac_channel_n_199;
  wire i_up_dac_channel_n_200;
  wire i_up_dac_channel_n_201;
  wire i_up_dac_channel_n_202;
  wire i_up_dac_channel_n_203;
  wire i_up_dac_channel_n_204;
  wire i_up_dac_channel_n_205;
  wire i_up_dac_channel_n_206;
  wire i_up_dac_channel_n_207;
  wire i_up_dac_channel_n_208;
  wire i_up_dac_channel_n_209;
  wire i_up_dac_channel_n_210;
  wire i_up_dac_channel_n_211;
  wire i_up_dac_channel_n_212;
  wire i_up_dac_channel_n_213;
  wire i_up_dac_channel_n_214;
  wire i_up_dac_channel_n_215;
  wire i_up_dac_channel_n_216;
  wire i_up_dac_channel_n_217;
  wire i_up_dac_channel_n_218;
  wire i_up_dac_channel_n_219;
  wire i_up_dac_channel_n_220;
  wire i_up_dac_channel_n_221;
  wire i_up_dac_channel_n_222;
  wire i_up_dac_channel_n_223;
  wire i_up_dac_channel_n_224;
  wire i_up_dac_channel_n_225;
  wire i_up_dac_channel_n_226;
  wire i_up_dac_channel_n_227;
  wire i_up_dac_channel_n_228;
  wire i_up_dac_channel_n_229;
  wire i_up_dac_channel_n_230;
  wire i_up_dac_channel_n_231;
  wire i_up_dac_channel_n_232;
  wire i_up_dac_channel_n_233;
  wire i_up_dac_channel_n_234;
  wire i_up_dac_channel_n_235;
  wire i_up_dac_channel_n_236;
  wire i_up_dac_channel_n_237;
  wire i_up_dac_channel_n_238;
  wire i_up_dac_channel_n_239;
  wire i_up_dac_channel_n_240;
  wire i_up_dac_channel_n_241;
  wire i_up_dac_channel_n_242;
  wire i_up_dac_channel_n_243;
  wire i_up_dac_channel_n_244;
  wire i_up_dac_channel_n_245;
  wire i_up_dac_channel_n_246;
  wire i_up_dac_channel_n_247;
  wire i_up_dac_channel_n_248;
  wire i_up_dac_channel_n_249;
  wire i_up_dac_channel_n_250;
  wire i_up_dac_channel_n_251;
  wire i_up_dac_channel_n_252;
  wire i_up_dac_channel_n_253;
  wire i_up_dac_channel_n_254;
  wire i_up_dac_channel_n_255;
  wire i_up_dac_channel_n_256;
  wire i_up_dac_channel_n_257;
  wire i_up_dac_channel_n_258;
  wire i_up_dac_channel_n_259;
  wire i_up_dac_channel_n_260;
  wire i_up_dac_channel_n_261;
  wire i_up_dac_channel_n_262;
  wire i_up_dac_channel_n_312;
  wire i_up_dac_channel_n_313;
  wire i_up_dac_channel_n_314;
  wire i_up_dac_channel_n_315;
  wire i_up_dac_channel_n_316;
  wire i_up_dac_channel_n_317;
  wire i_up_dac_channel_n_318;
  wire i_up_dac_channel_n_319;
  wire i_up_dac_channel_n_320;
  wire i_up_dac_channel_n_321;
  wire i_up_dac_channel_n_322;
  wire i_up_dac_channel_n_323;
  wire i_up_dac_channel_n_324;
  wire i_up_dac_channel_n_325;
  wire i_up_dac_channel_n_326;
  wire i_up_dac_channel_n_327;
  wire i_up_dac_channel_n_328;
  wire i_up_dac_channel_n_329;
  wire i_up_dac_channel_n_330;
  wire i_up_dac_channel_n_331;
  wire i_up_dac_channel_n_332;
  wire i_up_dac_channel_n_333;
  wire i_up_dac_channel_n_334;
  wire i_up_dac_channel_n_335;
  wire i_up_dac_channel_n_336;
  wire i_up_dac_channel_n_337;
  wire i_up_dac_channel_n_338;
  wire i_up_dac_channel_n_339;
  wire i_up_dac_channel_n_340;
  wire i_up_dac_channel_n_341;
  wire i_up_dac_channel_n_342;
  wire i_up_dac_channel_n_343;
  wire i_up_dac_channel_n_344;
  wire i_up_dac_channel_n_345;
  wire i_up_dac_channel_n_346;
  wire i_up_dac_channel_n_347;
  wire i_up_dac_channel_n_348;
  wire i_up_dac_channel_n_349;
  wire i_up_dac_channel_n_350;
  wire i_up_dac_channel_n_351;
  wire i_up_dac_channel_n_352;
  wire i_up_dac_channel_n_353;
  wire i_up_dac_channel_n_354;
  wire i_up_dac_channel_n_355;
  wire i_up_dac_channel_n_356;
  wire i_up_dac_channel_n_357;
  wire i_up_dac_channel_n_358;
  wire i_up_dac_channel_n_359;
  wire i_up_dac_channel_n_360;
  wire i_up_dac_channel_n_361;
  wire i_up_dac_channel_n_362;
  wire i_up_dac_channel_n_363;
  wire i_up_dac_channel_n_364;
  wire i_up_dac_channel_n_365;
  wire i_up_dac_channel_n_366;
  wire i_up_dac_channel_n_367;
  wire i_up_dac_channel_n_368;
  wire i_up_dac_channel_n_369;
  wire i_up_dac_channel_n_370;
  wire i_up_dac_channel_n_371;
  wire i_up_dac_channel_n_372;
  wire i_up_dac_channel_n_373;
  wire i_up_dac_channel_n_374;
  wire i_up_dac_channel_n_375;
  wire i_up_dac_channel_n_376;
  wire i_up_dac_channel_n_377;
  wire i_up_dac_channel_n_378;
  wire p_11_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [0:0]\up_dac_data_sel_reg[3] ;
  wire \up_dac_dds_incr_1_reg[0] ;
  wire [0:0]\up_dac_dds_incr_1_reg[15] ;
  wire \up_dac_dds_incr_1_reg[1] ;
  wire \up_dac_dds_incr_1_reg[2] ;
  wire \up_dac_dds_incr_1_reg[3] ;
  wire [0:0]\up_dac_dds_incr_2_reg[15] ;
  wire [0:0]\up_dac_dds_scale_1_reg[15] ;
  wire [0:0]\up_dac_dds_scale_2_reg[15] ;
  wire [16:0]\up_dac_iqcor_coeff_1_reg[15] ;
  wire [31:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  wire [0:0]\up_dac_iqcor_coeff_2_reg[15] ;
  wire [50:0]up_dac_iqcor_enb_reg;
  wire up_dac_iqcor_enb_reg_0;
  wire up_dac_iqcor_enb_reg_1;
  wire up_dac_lb_enb_reg;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire \up_dac_pat_data_1_reg[10] ;
  wire \up_dac_pat_data_1_reg[11] ;
  wire \up_dac_pat_data_1_reg[12] ;
  wire \up_dac_pat_data_1_reg[13] ;
  wire \up_dac_pat_data_1_reg[14] ;
  wire \up_dac_pat_data_1_reg[15] ;
  wire \up_dac_pat_data_1_reg[4] ;
  wire \up_dac_pat_data_1_reg[5] ;
  wire \up_dac_pat_data_1_reg[6] ;
  wire \up_dac_pat_data_1_reg[7] ;
  wire \up_dac_pat_data_1_reg[8] ;
  wire \up_dac_pat_data_1_reg[9] ;
  wire [0:0]\up_dac_pat_data_2_reg[15] ;
  wire up_dac_pn_enb_reg;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire up_rack_0_s;
  wire [2:0]\up_rdata_reg[15] ;
  wire [31:0]\up_rdata_reg[31] ;
  wire [31:0]\up_rdata_reg[31]_0 ;
  wire up_rreq_s;
  wire up_wack_0_s;

  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_375),
        .Q(\dac_data_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_365),
        .Q(\dac_data_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_364),
        .Q(\dac_data_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_363),
        .Q(\dac_data_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_362),
        .Q(\dac_data_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_361),
        .Q(\dac_data_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_360),
        .Q(\dac_data_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[16] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_359),
        .Q(\dac_data_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[17] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_358),
        .Q(\dac_data_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[18] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_357),
        .Q(\dac_data_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[19] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_356),
        .Q(\dac_data_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_374),
        .Q(\dac_data_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[20] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_355),
        .Q(\dac_data_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[21] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_354),
        .Q(\dac_data_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[22] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_353),
        .Q(\dac_data_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[23] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_352),
        .Q(\dac_data_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[24] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_351),
        .Q(\dac_data_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[25] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_350),
        .Q(\dac_data_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[26] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_349),
        .Q(\dac_data_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[27] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_348),
        .Q(\dac_data_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[28] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_347),
        .Q(\dac_data_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[29] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_346),
        .Q(\dac_data_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_373),
        .Q(\dac_data_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[30] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_345),
        .Q(\dac_data_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[31] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_344),
        .Q(\dac_data_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[32] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_343),
        .Q(\dac_data_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[33] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_342),
        .Q(\dac_data_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[34] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_341),
        .Q(\dac_data_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[35] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_340),
        .Q(\dac_data_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[36] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_339),
        .Q(\dac_data_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[37] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_338),
        .Q(\dac_data_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[38] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_337),
        .Q(\dac_data_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[39] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_336),
        .Q(\dac_data_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_372),
        .Q(\dac_data_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[40] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_335),
        .Q(\dac_data_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[41] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_334),
        .Q(\dac_data_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[42] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_333),
        .Q(\dac_data_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[43] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_332),
        .Q(\dac_data_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[44] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_331),
        .Q(\dac_data_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[45] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_330),
        .Q(\dac_data_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[46] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_329),
        .Q(\dac_data_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[47] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_328),
        .Q(\dac_data_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[48] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_327),
        .Q(\dac_data_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[49] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_326),
        .Q(\dac_data_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_371),
        .Q(\dac_data_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[50] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_325),
        .Q(\dac_data_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[51] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_324),
        .Q(\dac_data_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[52] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_323),
        .Q(\dac_data_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[53] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_322),
        .Q(\dac_data_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[54] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_321),
        .Q(\dac_data_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[55] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_320),
        .Q(\dac_data_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[56] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_319),
        .Q(\dac_data_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[57] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_318),
        .Q(\dac_data_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[58] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_317),
        .Q(\dac_data_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[59] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_316),
        .Q(\dac_data_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_370),
        .Q(\dac_data_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[60] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_315),
        .Q(\dac_data_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[61] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_314),
        .Q(\dac_data_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[62] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_313),
        .Q(\dac_data_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[63] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_312),
        .Q(\dac_data_reg[63]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_369),
        .Q(\dac_data_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_368),
        .Q(\dac_data_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_367),
        .Q(\dac_data_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_366),
        .Q(\dac_data_reg[63]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[0]),
        .Q(dac_dds_data[0]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[10]),
        .Q(dac_dds_data[10]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[11]),
        .Q(dac_dds_data[11]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[12]),
        .Q(dac_dds_data[12]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[13]),
        .Q(dac_dds_data[13]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[14]),
        .Q(dac_dds_data[14]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[15]),
        .Q(dac_dds_data[15]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[16] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[0]),
        .Q(dac_dds_data[16]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[17] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[1]),
        .Q(dac_dds_data[17]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[18] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[2]),
        .Q(dac_dds_data[18]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[19] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[3]),
        .Q(dac_dds_data[19]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[1]),
        .Q(dac_dds_data[1]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[20] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[4]),
        .Q(dac_dds_data[20]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[21] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[5]),
        .Q(dac_dds_data[21]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[22] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[6]),
        .Q(dac_dds_data[22]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[23] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[7]),
        .Q(dac_dds_data[23]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[24] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[8]),
        .Q(dac_dds_data[24]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[25] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[9]),
        .Q(dac_dds_data[25]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[26] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[10]),
        .Q(dac_dds_data[26]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[27] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[11]),
        .Q(dac_dds_data[27]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[28] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[12]),
        .Q(dac_dds_data[28]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[29] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[13]),
        .Q(dac_dds_data[29]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[2]),
        .Q(dac_dds_data[2]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[30] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[14]),
        .Q(dac_dds_data[30]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[31] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_1_s[15]),
        .Q(dac_dds_data[31]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[32] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[0]),
        .Q(dac_dds_data[32]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[33] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[1]),
        .Q(dac_dds_data[33]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[34] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[2]),
        .Q(dac_dds_data[34]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[35] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[3]),
        .Q(dac_dds_data[35]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[36] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[4]),
        .Q(dac_dds_data[36]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[37] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[5]),
        .Q(dac_dds_data[37]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[38] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[6]),
        .Q(dac_dds_data[38]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[39] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[7]),
        .Q(dac_dds_data[39]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[3]),
        .Q(dac_dds_data[3]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[40] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[8]),
        .Q(dac_dds_data[40]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[41] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[9]),
        .Q(dac_dds_data[41]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[42] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[10]),
        .Q(dac_dds_data[42]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[43] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[11]),
        .Q(dac_dds_data[43]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[44] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[12]),
        .Q(dac_dds_data[44]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[45] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[13]),
        .Q(dac_dds_data[45]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[46] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[14]),
        .Q(dac_dds_data[46]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[47] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_2_s[15]),
        .Q(dac_dds_data[47]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[48] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[0]),
        .Q(dac_dds_data[48]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[49] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[1]),
        .Q(dac_dds_data[49]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[4]),
        .Q(dac_dds_data[4]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[50] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[2]),
        .Q(dac_dds_data[50]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[51] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[3]),
        .Q(dac_dds_data[51]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[52] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[4]),
        .Q(dac_dds_data[52]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[53] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[5]),
        .Q(dac_dds_data[53]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[54] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[6]),
        .Q(dac_dds_data[54]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[55] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[7]),
        .Q(dac_dds_data[55]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[56] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[8]),
        .Q(dac_dds_data[56]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[57] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[9]),
        .Q(dac_dds_data[57]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[58] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[10]),
        .Q(dac_dds_data[58]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[59] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[11]),
        .Q(dac_dds_data[59]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[5]),
        .Q(dac_dds_data[5]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[60] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[12]),
        .Q(dac_dds_data[60]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[61] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[13]),
        .Q(dac_dds_data[61]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[62] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[14]),
        .Q(dac_dds_data[62]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[63] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_3_s[15]),
        .Q(dac_dds_data[63]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[6]),
        .Q(dac_dds_data[6]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[7]),
        .Q(dac_dds_data[7]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[8]),
        .Q(dac_dds_data[8]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(dac_dds_data_0_s[9]),
        .Q(dac_dds_data[9]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[8]),
        .Q(dac_dds_incr_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[9]),
        .Q(dac_dds_incr_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[10]),
        .Q(dac_dds_incr_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[11]),
        .Q(dac_dds_incr_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[12]),
        .Q(dac_dds_incr_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[13]),
        .Q(dac_dds_incr_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(Q[2]),
        .Q(dac_dds_incr_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(Q[3]),
        .Q(dac_dds_incr_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[2]),
        .Q(dac_dds_incr_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[3]),
        .Q(dac_dds_incr_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[4]),
        .Q(dac_dds_incr_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[5]),
        .Q(dac_dds_incr_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[6]),
        .Q(dac_dds_incr_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_1_s[7]),
        .Q(dac_dds_incr_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[8]),
        .Q(dac_dds_incr_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[9]),
        .Q(dac_dds_incr_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[10]),
        .Q(dac_dds_incr_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[11]),
        .Q(dac_dds_incr_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[12]),
        .Q(dac_dds_incr_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[13]),
        .Q(dac_dds_incr_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(Q[0]),
        .Q(dac_dds_incr_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(Q[1]),
        .Q(dac_dds_incr_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[2]),
        .Q(dac_dds_incr_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[3]),
        .Q(dac_dds_incr_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[4]),
        .Q(dac_dds_incr_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[5]),
        .Q(dac_dds_incr_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[6]),
        .Q(dac_dds_incr_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_incr_2_s[7]),
        .Q(dac_dds_incr_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[10]_i_2__0 
       (.I0(dac_dds_incr_0[13]),
        .I1(E),
        .O(\dac_dds_phase_0_0[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[10]_i_3__0 
       (.I0(dac_dds_incr_0[12]),
        .I1(E),
        .O(\dac_dds_phase_0_0[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[10]_i_4__0 
       (.I0(dac_dds_incr_0[11]),
        .I1(E),
        .O(\dac_dds_phase_0_0[10]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[10]_i_5__0 
       (.I0(dac_dds_incr_0[10]),
        .I1(E),
        .O(\dac_dds_phase_0_0[10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[14]_i_2__0 
       (.I0(dac_dds_incr_0[14]),
        .I1(E),
        .O(\dac_dds_phase_0_0[14]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[3]_i_2__0 
       (.I0(dac_dds_incr_0[5]),
        .I1(E),
        .O(\dac_dds_phase_0_0[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[3]_i_3__0 
       (.I0(dac_dds_incr_0[4]),
        .I1(E),
        .O(\dac_dds_phase_0_0[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[3]_i_4__0 
       (.I0(dac_dds_incr_0[3]),
        .I1(E),
        .O(\dac_dds_phase_0_0[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[3]_i_5__0 
       (.I0(dac_dds_incr_0[2]),
        .I1(E),
        .O(\dac_dds_phase_0_0[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[6]_i_2__0 
       (.I0(dac_dds_incr_0[9]),
        .I1(E),
        .O(\dac_dds_phase_0_0[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[6]_i_3__0 
       (.I0(dac_dds_incr_0[8]),
        .I1(E),
        .O(\dac_dds_phase_0_0[6]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[6]_i_4__0 
       (.I0(dac_dds_incr_0[7]),
        .I1(E),
        .O(\dac_dds_phase_0_0[6]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[6]_i_5__0 
       (.I0(dac_dds_incr_0[6]),
        .I1(E),
        .O(\dac_dds_phase_0_0[6]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_init_1_s[0]),
        .Q(dac_dds_phase_0_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_149),
        .Q(dac_dds_phase_0_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_148),
        .Q(dac_dds_phase_0_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_147),
        .Q(dac_dds_phase_0_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_146),
        .Q(dac_dds_phase_0_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_151),
        .Q(dac_dds_phase_0_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_150),
        .Q(dac_dds_phase_0_0_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_init_1_s[1]),
        .Q(dac_dds_phase_0_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_261),
        .Q(dac_dds_phase_0_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_141),
        .Q(dac_dds_phase_0_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_140),
        .Q(dac_dds_phase_0_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_139),
        .Q(dac_dds_phase_0_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_145),
        .Q(dac_dds_phase_0_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_144),
        .Q(dac_dds_phase_0_0_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_143),
        .Q(dac_dds_phase_0_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_142),
        .Q(dac_dds_phase_0_0_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[10]_i_2__0 
       (.I0(dac_dds_incr_1[13]),
        .I1(E),
        .O(\dac_dds_phase_0_1[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[10]_i_3__0 
       (.I0(dac_dds_incr_1[12]),
        .I1(E),
        .O(\dac_dds_phase_0_1[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[10]_i_4__0 
       (.I0(dac_dds_incr_1[11]),
        .I1(E),
        .O(\dac_dds_phase_0_1[10]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[10]_i_5__0 
       (.I0(dac_dds_incr_1[10]),
        .I1(E),
        .O(\dac_dds_phase_0_1[10]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[14]_i_2__0 
       (.I0(dac_dds_incr_1[14]),
        .I1(E),
        .O(\dac_dds_phase_0_1[14]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[3]_i_2__0 
       (.I0(dac_dds_incr_1[5]),
        .I1(E),
        .O(\dac_dds_phase_0_1[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[3]_i_3__0 
       (.I0(dac_dds_incr_1[4]),
        .I1(E),
        .O(\dac_dds_phase_0_1[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[3]_i_4__0 
       (.I0(dac_dds_incr_1[3]),
        .I1(E),
        .O(\dac_dds_phase_0_1[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[3]_i_5__0 
       (.I0(dac_dds_incr_1[2]),
        .I1(E),
        .O(\dac_dds_phase_0_1[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[6]_i_2__0 
       (.I0(dac_dds_incr_1[9]),
        .I1(E),
        .O(\dac_dds_phase_0_1[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[6]_i_3__0 
       (.I0(dac_dds_incr_1[8]),
        .I1(E),
        .O(\dac_dds_phase_0_1[6]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[6]_i_4__0 
       (.I0(dac_dds_incr_1[7]),
        .I1(E),
        .O(\dac_dds_phase_0_1[6]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[6]_i_5__0 
       (.I0(dac_dds_incr_1[6]),
        .I1(E),
        .O(\dac_dds_phase_0_1[6]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_init_2_s[0]),
        .Q(dac_dds_phase_0_1_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_162),
        .Q(dac_dds_phase_0_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_161),
        .Q(dac_dds_phase_0_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_160),
        .Q(dac_dds_phase_0_1_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_159),
        .Q(dac_dds_phase_0_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_164),
        .Q(dac_dds_phase_0_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_163),
        .Q(dac_dds_phase_0_1_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(E),
        .D(dac_dds_init_2_s[1]),
        .Q(dac_dds_phase_0_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_262),
        .Q(dac_dds_phase_0_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_154),
        .Q(dac_dds_phase_0_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_153),
        .Q(dac_dds_phase_0_1_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_152),
        .Q(dac_dds_phase_0_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_158),
        .Q(dac_dds_phase_0_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_157),
        .Q(dac_dds_phase_0_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_156),
        .Q(dac_dds_phase_0_1_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_155),
        .Q(dac_dds_phase_0_1_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_168),
        .Q(dac_dds_phase_1_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_174),
        .Q(dac_dds_phase_1_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_173),
        .Q(dac_dds_phase_1_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_180),
        .Q(dac_dds_phase_1_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_179),
        .Q(dac_dds_phase_1_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_178),
        .Q(dac_dds_phase_1_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_177),
        .Q(dac_dds_phase_1_0_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_167),
        .Q(dac_dds_phase_1_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_166),
        .Q(dac_dds_phase_1_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_165),
        .Q(dac_dds_phase_1_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_172),
        .Q(dac_dds_phase_1_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_171),
        .Q(dac_dds_phase_1_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_170),
        .Q(dac_dds_phase_1_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_169),
        .Q(dac_dds_phase_1_0_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_176),
        .Q(dac_dds_phase_1_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_175),
        .Q(dac_dds_phase_1_0_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_184),
        .Q(dac_dds_phase_1_1_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_190),
        .Q(dac_dds_phase_1_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_189),
        .Q(dac_dds_phase_1_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_196),
        .Q(dac_dds_phase_1_1_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_195),
        .Q(dac_dds_phase_1_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_194),
        .Q(dac_dds_phase_1_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_193),
        .Q(dac_dds_phase_1_1_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_183),
        .Q(dac_dds_phase_1_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_182),
        .Q(dac_dds_phase_1_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_181),
        .Q(dac_dds_phase_1_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_188),
        .Q(dac_dds_phase_1_1_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_187),
        .Q(dac_dds_phase_1_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_186),
        .Q(dac_dds_phase_1_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_185),
        .Q(dac_dds_phase_1_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_192),
        .Q(dac_dds_phase_1_1_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_191),
        .Q(dac_dds_phase_1_1_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_200),
        .Q(dac_dds_phase_2_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_206),
        .Q(dac_dds_phase_2_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_205),
        .Q(dac_dds_phase_2_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_212),
        .Q(dac_dds_phase_2_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_211),
        .Q(dac_dds_phase_2_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_210),
        .Q(dac_dds_phase_2_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_209),
        .Q(dac_dds_phase_2_0_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_199),
        .Q(dac_dds_phase_2_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_198),
        .Q(dac_dds_phase_2_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_197),
        .Q(dac_dds_phase_2_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_204),
        .Q(dac_dds_phase_2_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_203),
        .Q(dac_dds_phase_2_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_202),
        .Q(dac_dds_phase_2_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_201),
        .Q(dac_dds_phase_2_0_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_208),
        .Q(dac_dds_phase_2_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_207),
        .Q(dac_dds_phase_2_0_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_216),
        .Q(dac_dds_phase_2_1_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_222),
        .Q(dac_dds_phase_2_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_221),
        .Q(dac_dds_phase_2_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_228),
        .Q(dac_dds_phase_2_1_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_227),
        .Q(dac_dds_phase_2_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_226),
        .Q(dac_dds_phase_2_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_225),
        .Q(dac_dds_phase_2_1_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_215),
        .Q(dac_dds_phase_2_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_214),
        .Q(dac_dds_phase_2_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_213),
        .Q(dac_dds_phase_2_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_220),
        .Q(dac_dds_phase_2_1_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_219),
        .Q(dac_dds_phase_2_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_218),
        .Q(dac_dds_phase_2_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_217),
        .Q(dac_dds_phase_2_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_224),
        .Q(dac_dds_phase_2_1_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_223),
        .Q(dac_dds_phase_2_1_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_232),
        .Q(dac_dds_phase_3_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_238),
        .Q(dac_dds_phase_3_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_237),
        .Q(dac_dds_phase_3_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_244),
        .Q(dac_dds_phase_3_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_243),
        .Q(dac_dds_phase_3_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_242),
        .Q(dac_dds_phase_3_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_241),
        .Q(dac_dds_phase_3_0_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_231),
        .Q(dac_dds_phase_3_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_230),
        .Q(dac_dds_phase_3_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_229),
        .Q(dac_dds_phase_3_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_236),
        .Q(dac_dds_phase_3_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_235),
        .Q(dac_dds_phase_3_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_234),
        .Q(dac_dds_phase_3_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_233),
        .Q(dac_dds_phase_3_0_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_240),
        .Q(dac_dds_phase_3_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_239),
        .Q(dac_dds_phase_3_0_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_248),
        .Q(dac_dds_phase_3_1_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[10] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_254),
        .Q(dac_dds_phase_3_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[11] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_253),
        .Q(dac_dds_phase_3_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[12] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_260),
        .Q(dac_dds_phase_3_1_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[13] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_259),
        .Q(dac_dds_phase_3_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[14] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_258),
        .Q(dac_dds_phase_3_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[15] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_257),
        .Q(dac_dds_phase_3_1_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[1] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_247),
        .Q(dac_dds_phase_3_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_246),
        .Q(dac_dds_phase_3_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[3] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_245),
        .Q(dac_dds_phase_3_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[4] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_252),
        .Q(dac_dds_phase_3_1_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[5] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_251),
        .Q(dac_dds_phase_3_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[6] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_250),
        .Q(dac_dds_phase_3_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[7] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_249),
        .Q(dac_dds_phase_3_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[8] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_256),
        .Q(dac_dds_phase_3_1_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[9] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_255),
        .Q(dac_dds_phase_3_1_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_enable_reg
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_378),
        .Q(dac_enable_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_frame_reg[0] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_377),
        .Q(\dac_frame_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_frame_reg[2] 
       (.C(d_xfer_toggle_reg),
        .CE(1'b1),
        .D(i_up_dac_channel_n_376),
        .Q(\dac_frame_reg[2]_0 [1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_95 i_dds_0
       (.B(dds_scale_0_r),
        .D(D),
        .Q({dac_dds_scale_1_s,dac_dds_scale_2_s}),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\ddata_out_reg[0] (d_xfer_toggle_reg),
        .\dds_data_int_reg[15]_0 (\dds_data_int_reg[15] ),
        .\dds_data_reg[15]_0 (dac_dds_data_0_s),
        .\dds_scale_1_r_reg[15]_0 (dds_scale_1_r));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_96 i_dds_1
       (.B(dds_scale_0_r),
        .Q(dac_dds_data_1_s),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\ddata_out_reg[0] (d_xfer_toggle_reg),
        .\dds_data_int_reg[15]_0 (\dds_data_int_reg[15]_0 ),
        .\dds_data_reg[15]_0 (dds_scale_1_r),
        .\dds_data_reg[15]_1 (\dds_data_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_97 i_dds_2
       (.B(dds_scale_0_r),
        .Q(dac_dds_data_2_s),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\ddata_out_reg[0] (d_xfer_toggle_reg),
        .\dds_data_int_reg[15]_0 (\dds_data_int_reg[15]_1 ),
        .\dds_data_reg[15]_0 (dds_scale_1_r),
        .\dds_data_reg[15]_1 (\dds_data_reg[15]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_98 i_dds_3
       (.A(dac_dds_phase_3_0_reg),
        .B(dds_scale_0_r),
        .Q(dac_dds_data_3_s),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\ddata_out_reg[0] (d_xfer_toggle_reg),
        .\dds_data_int_reg[15]_0 (\dds_data_int_reg[15]_2 ),
        .\dds_data_reg[15]_0 (dds_scale_1_r),
        .\dds_data_reg[15]_1 (\dds_data_reg[15]_1 ),
        .\s1_data_p_reg[29] (dac_dds_phase_3_1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel i_up_dac_channel
       (.A(dac_dds_phase_3_0_reg),
        .D({i_up_dac_channel_n_312,i_up_dac_channel_n_313,i_up_dac_channel_n_314,i_up_dac_channel_n_315,i_up_dac_channel_n_316,i_up_dac_channel_n_317,i_up_dac_channel_n_318,i_up_dac_channel_n_319,i_up_dac_channel_n_320,i_up_dac_channel_n_321,i_up_dac_channel_n_322,i_up_dac_channel_n_323,i_up_dac_channel_n_324,i_up_dac_channel_n_325,i_up_dac_channel_n_326,i_up_dac_channel_n_327,i_up_dac_channel_n_328,i_up_dac_channel_n_329,i_up_dac_channel_n_330,i_up_dac_channel_n_331,i_up_dac_channel_n_332,i_up_dac_channel_n_333,i_up_dac_channel_n_334,i_up_dac_channel_n_335,i_up_dac_channel_n_336,i_up_dac_channel_n_337,i_up_dac_channel_n_338,i_up_dac_channel_n_339,i_up_dac_channel_n_340,i_up_dac_channel_n_341,i_up_dac_channel_n_342,i_up_dac_channel_n_343,i_up_dac_channel_n_344,i_up_dac_channel_n_345,i_up_dac_channel_n_346,i_up_dac_channel_n_347,i_up_dac_channel_n_348,i_up_dac_channel_n_349,i_up_dac_channel_n_350,i_up_dac_channel_n_351,i_up_dac_channel_n_352,i_up_dac_channel_n_353,i_up_dac_channel_n_354,i_up_dac_channel_n_355,i_up_dac_channel_n_356,i_up_dac_channel_n_357,i_up_dac_channel_n_358,i_up_dac_channel_n_359,i_up_dac_channel_n_360,i_up_dac_channel_n_361,i_up_dac_channel_n_362,i_up_dac_channel_n_363,i_up_dac_channel_n_364,i_up_dac_channel_n_365,i_up_dac_channel_n_366,i_up_dac_channel_n_367,i_up_dac_channel_n_368,i_up_dac_channel_n_369,i_up_dac_channel_n_370,i_up_dac_channel_n_371,i_up_dac_channel_n_372,i_up_dac_channel_n_373,i_up_dac_channel_n_374,i_up_dac_channel_n_375}),
        .DI({\dac_dds_phase_0_0[3]_i_2__0_n_0 ,\dac_dds_phase_0_0[3]_i_3__0_n_0 ,\dac_dds_phase_0_0[3]_i_4__0_n_0 ,\dac_dds_phase_0_0[3]_i_5__0_n_0 }),
        .E(E),
        .O({i_up_dac_channel_n_139,i_up_dac_channel_n_140,i_up_dac_channel_n_141}),
        .Q({dac_dds_scale_1_s,dac_dds_init_1_s,dac_dds_incr_1_s,Q[3:2],dac_dds_scale_2_s,dac_dds_init_2_s,dac_dds_incr_2_s,Q[1:0]}),
        .\d_data_cntrl_reg[0] (\d_data_cntrl_reg[0] ),
        .\d_data_cntrl_reg[39] ({i_up_dac_channel_n_181,i_up_dac_channel_n_182,i_up_dac_channel_n_183,i_up_dac_channel_n_184}),
        .\d_data_cntrl_reg[39]_0 ({i_up_dac_channel_n_213,i_up_dac_channel_n_214,i_up_dac_channel_n_215,i_up_dac_channel_n_216}),
        .\d_data_cntrl_reg[39]_1 ({i_up_dac_channel_n_245,i_up_dac_channel_n_246,i_up_dac_channel_n_247,i_up_dac_channel_n_248}),
        .\d_data_cntrl_reg[3] ({i_up_dac_channel_n_376,i_up_dac_channel_n_377}),
        .\d_data_cntrl_reg[3]_0 (i_up_dac_channel_n_378),
        .\d_data_cntrl_reg[43] ({i_up_dac_channel_n_185,i_up_dac_channel_n_186,i_up_dac_channel_n_187,i_up_dac_channel_n_188}),
        .\d_data_cntrl_reg[43]_0 ({i_up_dac_channel_n_217,i_up_dac_channel_n_218,i_up_dac_channel_n_219,i_up_dac_channel_n_220}),
        .\d_data_cntrl_reg[43]_1 ({i_up_dac_channel_n_249,i_up_dac_channel_n_250,i_up_dac_channel_n_251,i_up_dac_channel_n_252}),
        .\d_data_cntrl_reg[47] ({i_up_dac_channel_n_189,i_up_dac_channel_n_190,i_up_dac_channel_n_191,i_up_dac_channel_n_192}),
        .\d_data_cntrl_reg[47]_0 ({i_up_dac_channel_n_221,i_up_dac_channel_n_222,i_up_dac_channel_n_223,i_up_dac_channel_n_224}),
        .\d_data_cntrl_reg[47]_1 ({i_up_dac_channel_n_253,i_up_dac_channel_n_254,i_up_dac_channel_n_255,i_up_dac_channel_n_256}),
        .\d_data_cntrl_reg[50] ({i_up_dac_channel_n_193,i_up_dac_channel_n_194,i_up_dac_channel_n_195,i_up_dac_channel_n_196}),
        .\d_data_cntrl_reg[50]_0 ({i_up_dac_channel_n_225,i_up_dac_channel_n_226,i_up_dac_channel_n_227,i_up_dac_channel_n_228}),
        .\d_data_cntrl_reg[50]_1 ({i_up_dac_channel_n_257,i_up_dac_channel_n_258,i_up_dac_channel_n_259,i_up_dac_channel_n_260}),
        .\d_data_cntrl_reg[87] ({i_up_dac_channel_n_165,i_up_dac_channel_n_166,i_up_dac_channel_n_167,i_up_dac_channel_n_168}),
        .\d_data_cntrl_reg[87]_0 ({i_up_dac_channel_n_197,i_up_dac_channel_n_198,i_up_dac_channel_n_199,i_up_dac_channel_n_200}),
        .\d_data_cntrl_reg[87]_1 ({i_up_dac_channel_n_229,i_up_dac_channel_n_230,i_up_dac_channel_n_231,i_up_dac_channel_n_232}),
        .\d_data_cntrl_reg[91] ({i_up_dac_channel_n_169,i_up_dac_channel_n_170,i_up_dac_channel_n_171,i_up_dac_channel_n_172}),
        .\d_data_cntrl_reg[91]_0 ({i_up_dac_channel_n_201,i_up_dac_channel_n_202,i_up_dac_channel_n_203,i_up_dac_channel_n_204}),
        .\d_data_cntrl_reg[91]_1 ({i_up_dac_channel_n_233,i_up_dac_channel_n_234,i_up_dac_channel_n_235,i_up_dac_channel_n_236}),
        .\d_data_cntrl_reg[95] ({i_up_dac_channel_n_173,i_up_dac_channel_n_174,i_up_dac_channel_n_175,i_up_dac_channel_n_176}),
        .\d_data_cntrl_reg[95]_0 ({i_up_dac_channel_n_205,i_up_dac_channel_n_206,i_up_dac_channel_n_207,i_up_dac_channel_n_208}),
        .\d_data_cntrl_reg[95]_1 ({i_up_dac_channel_n_237,i_up_dac_channel_n_238,i_up_dac_channel_n_239,i_up_dac_channel_n_240}),
        .\d_data_cntrl_reg[98] ({i_up_dac_channel_n_177,i_up_dac_channel_n_178,i_up_dac_channel_n_179,i_up_dac_channel_n_180}),
        .\d_data_cntrl_reg[98]_0 ({i_up_dac_channel_n_209,i_up_dac_channel_n_210,i_up_dac_channel_n_211,i_up_dac_channel_n_212}),
        .\d_data_cntrl_reg[98]_1 ({i_up_dac_channel_n_241,i_up_dac_channel_n_242,i_up_dac_channel_n_243,i_up_dac_channel_n_244}),
        .d_xfer_toggle_reg(d_xfer_toggle_reg),
        .\dac_data_reg[63] (dac_dds_data),
        .dac_ddata_0(dac_ddata_0),
        .\dac_dds_incr_0_reg[13] ({i_up_dac_channel_n_146,i_up_dac_channel_n_147,i_up_dac_channel_n_148,i_up_dac_channel_n_149}),
        .\dac_dds_incr_0_reg[14] ({i_up_dac_channel_n_150,i_up_dac_channel_n_151}),
        .\dac_dds_incr_0_reg[2] (i_up_dac_channel_n_261),
        .\dac_dds_incr_0_reg[9] ({i_up_dac_channel_n_142,i_up_dac_channel_n_143,i_up_dac_channel_n_144,i_up_dac_channel_n_145}),
        .\dac_dds_incr_1_reg[13] ({i_up_dac_channel_n_159,i_up_dac_channel_n_160,i_up_dac_channel_n_161,i_up_dac_channel_n_162}),
        .\dac_dds_incr_1_reg[14] ({i_up_dac_channel_n_163,i_up_dac_channel_n_164}),
        .\dac_dds_incr_1_reg[2] (i_up_dac_channel_n_262),
        .\dac_dds_incr_1_reg[5] ({i_up_dac_channel_n_152,i_up_dac_channel_n_153,i_up_dac_channel_n_154}),
        .\dac_dds_incr_1_reg[9] ({i_up_dac_channel_n_155,i_up_dac_channel_n_156,i_up_dac_channel_n_157,i_up_dac_channel_n_158}),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .\dac_dds_phase_0_0_reg[13] ({\dac_dds_phase_0_0[10]_i_2__0_n_0 ,\dac_dds_phase_0_0[10]_i_3__0_n_0 ,\dac_dds_phase_0_0[10]_i_4__0_n_0 ,\dac_dds_phase_0_0[10]_i_5__0_n_0 }),
        .\dac_dds_phase_0_0_reg[15] (\dac_dds_phase_0_0[14]_i_2__0_n_0 ),
        .\dac_dds_phase_0_0_reg[9] ({\dac_dds_phase_0_0[6]_i_2__0_n_0 ,\dac_dds_phase_0_0[6]_i_3__0_n_0 ,\dac_dds_phase_0_0[6]_i_4__0_n_0 ,\dac_dds_phase_0_0[6]_i_5__0_n_0 }),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .\dac_dds_phase_0_1_reg[13] ({\dac_dds_phase_0_1[10]_i_2__0_n_0 ,\dac_dds_phase_0_1[10]_i_3__0_n_0 ,\dac_dds_phase_0_1[10]_i_4__0_n_0 ,\dac_dds_phase_0_1[10]_i_5__0_n_0 }),
        .\dac_dds_phase_0_1_reg[15] (\dac_dds_phase_0_1[14]_i_2__0_n_0 ),
        .\dac_dds_phase_0_1_reg[5] ({\dac_dds_phase_0_1[3]_i_2__0_n_0 ,\dac_dds_phase_0_1[3]_i_3__0_n_0 ,\dac_dds_phase_0_1[3]_i_4__0_n_0 ,\dac_dds_phase_0_1[3]_i_5__0_n_0 }),
        .\dac_dds_phase_0_1_reg[9] ({\dac_dds_phase_0_1[6]_i_2__0_n_0 ,\dac_dds_phase_0_1[6]_i_3__0_n_0 ,\dac_dds_phase_0_1[6]_i_4__0_n_0 ,\dac_dds_phase_0_1[6]_i_5__0_n_0 }),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .\dac_dds_phase_1_0_reg[3] (\dac_dds_phase_1_0_reg[3]_0 ),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .\dac_dds_phase_1_1_reg[3] (\dac_dds_phase_1_1_reg[3]_0 ),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .\dac_dds_phase_2_0_reg[3] (\dac_dds_phase_2_0_reg[3]_0 ),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .\dac_dds_phase_2_1_reg[3] (\dac_dds_phase_2_1_reg[3]_0 ),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\dac_dds_phase_3_0_reg[15] (dac_dds_incr_0),
        .\dac_dds_phase_3_0_reg[3] (DI),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\dac_dds_phase_3_1_reg[15] (dac_dds_phase_3_1_reg),
        .\dac_dds_phase_3_1_reg[15]_0 (dac_dds_incr_1),
        .\dac_dds_phase_3_1_reg[3] (\dac_dds_phase_3_1_reg[3]_0 ),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .dac_frame_s_0(dac_frame_s_0),
        .p_11_in(p_11_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .\up_dac_data_sel_reg[3]_0 (\up_dac_data_sel_reg[3] ),
        .\up_dac_dds_incr_1_reg[0]_0 (\up_dac_dds_incr_1_reg[0] ),
        .\up_dac_dds_incr_1_reg[15]_0 (\up_dac_dds_incr_1_reg[15] ),
        .\up_dac_dds_incr_1_reg[1]_0 (\up_dac_dds_incr_1_reg[1] ),
        .\up_dac_dds_incr_1_reg[2]_0 (\up_dac_dds_incr_1_reg[2] ),
        .\up_dac_dds_incr_1_reg[3]_0 (\up_dac_dds_incr_1_reg[3] ),
        .\up_dac_dds_incr_2_reg[15]_0 (\up_dac_dds_incr_2_reg[15] ),
        .\up_dac_dds_scale_1_reg[15]_0 (\up_dac_dds_scale_1_reg[15] ),
        .\up_dac_dds_scale_2_reg[15]_0 (\up_dac_dds_scale_2_reg[15] ),
        .\up_dac_iqcor_coeff_1_reg[15]_0 (\up_dac_iqcor_coeff_1_reg[15] ),
        .\up_dac_iqcor_coeff_1_reg[15]_1 (\up_dac_iqcor_coeff_1_reg[15]_0 ),
        .\up_dac_iqcor_coeff_2_reg[15]_0 (\up_dac_iqcor_coeff_2_reg[15] ),
        .up_dac_iqcor_enb_reg_0(up_dac_iqcor_enb_reg),
        .up_dac_iqcor_enb_reg_1(up_dac_iqcor_enb_reg_0),
        .up_dac_iqcor_enb_reg_2(up_dac_iqcor_enb_reg_1),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg),
        .up_dac_lb_enb_reg_1(up_dac_lb_enb_reg_0),
        .up_dac_lb_enb_reg_2(up_dac_lb_enb_reg_1),
        .\up_dac_pat_data_1_reg[10]_0 (\up_dac_pat_data_1_reg[10] ),
        .\up_dac_pat_data_1_reg[11]_0 (\up_dac_pat_data_1_reg[11] ),
        .\up_dac_pat_data_1_reg[12]_0 (\up_dac_pat_data_1_reg[12] ),
        .\up_dac_pat_data_1_reg[13]_0 (\up_dac_pat_data_1_reg[13] ),
        .\up_dac_pat_data_1_reg[14]_0 (\up_dac_pat_data_1_reg[14] ),
        .\up_dac_pat_data_1_reg[15]_0 (\up_dac_pat_data_1_reg[15] ),
        .\up_dac_pat_data_1_reg[4]_0 (\up_dac_pat_data_1_reg[4] ),
        .\up_dac_pat_data_1_reg[5]_0 (\up_dac_pat_data_1_reg[5] ),
        .\up_dac_pat_data_1_reg[6]_0 (\up_dac_pat_data_1_reg[6] ),
        .\up_dac_pat_data_1_reg[7]_0 (\up_dac_pat_data_1_reg[7] ),
        .\up_dac_pat_data_1_reg[8]_0 (\up_dac_pat_data_1_reg[8] ),
        .\up_dac_pat_data_1_reg[9]_0 (\up_dac_pat_data_1_reg[9] ),
        .\up_dac_pat_data_2_reg[15]_0 (\up_dac_pat_data_2_reg[15] ),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg),
        .up_dac_pn_enb_reg_1(up_dac_pn_enb_reg_0),
        .up_dac_pn_enb_reg_2(up_dac_pn_enb_reg_1),
        .up_rack_0_s(up_rack_0_s),
        .\up_rdata_reg[15]_0 (\up_rdata_reg[15] ),
        .\up_rdata_reg[31]_0 (\up_rdata_reg[31] ),
        .\up_rdata_reg[31]_1 (\up_rdata_reg[31]_0 ),
        .up_rreq_s(up_rreq_s),
        .up_wack_0_s(up_wack_0_s));
endmodule

(* ORIG_REF_NAME = "axi_ad9122_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122_channel__parameterized0
   (up_wack_1_s,
    up_rack_1_s,
    up_dac_pn_enb_reg,
    up_dac_lb_enb_reg,
    up_dac_iqcor_enb_reg,
    dac_enable_1,
    \up_dac_pat_data_1_reg[15] ,
    \up_dac_pat_data_1_reg[14] ,
    \up_dac_pat_data_1_reg[13] ,
    \up_dac_pat_data_1_reg[12] ,
    \up_dac_pat_data_1_reg[11] ,
    \up_dac_pat_data_1_reg[10] ,
    \up_dac_pat_data_1_reg[9] ,
    \up_dac_pat_data_1_reg[8] ,
    \up_dac_pat_data_1_reg[7] ,
    \up_dac_pat_data_1_reg[6] ,
    \up_dac_pat_data_1_reg[5] ,
    \up_dac_pat_data_1_reg[4] ,
    \up_dac_dds_incr_1_reg[3] ,
    up_dac_iqcor_enb_reg_0,
    \up_dac_dds_incr_1_reg[2] ,
    up_dac_lb_enb_reg_0,
    \up_dac_dds_incr_1_reg[1] ,
    \up_dac_dds_incr_1_reg[0] ,
    up_dac_pn_enb_reg_0,
    Q,
    \dds_data_int_reg[15] ,
    \dds_data_int_reg[15]_0 ,
    \dds_data_int_reg[15]_1 ,
    \dds_data_int_reg[15]_2 ,
    \up_dac_iqcor_coeff_1_reg[15] ,
    \up_rdata_reg[31] ,
    \dac_data_reg[63]_0 ,
    \dac_frame_reg[2]_0 ,
    \d_data_cntrl_reg[131] ,
    s_axi_aclk,
    \up_xfer_data_reg[1] ,
    \d_data_cntrl_reg[0] ,
    p_11_in_1,
    up_rreq_s_2,
    up_dac_pn_enb_reg_1,
    up_dac_lb_enb_reg_1,
    up_dac_iqcor_enb_reg_1,
    E,
    \up_rdata_reg[15] ,
    DI,
    \dac_dds_phase_1_0_reg[3]_0 ,
    \dac_dds_phase_1_1_reg[3]_0 ,
    \dac_dds_phase_2_0_reg[3]_0 ,
    \dac_dds_phase_2_1_reg[3]_0 ,
    \dac_dds_phase_3_1_reg[3]_0 ,
    D,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 ,
    \dds_data_reg[15]_1 ,
    \up_dac_pat_data_2_reg[15] ,
    \up_dac_iqcor_coeff_1_reg[15]_0 ,
    \up_dac_dds_incr_2_reg[15] ,
    \up_dac_dds_scale_2_reg[15] ,
    \up_dac_dds_incr_1_reg[15] ,
    \up_dac_dds_scale_1_reg[15] ,
    \up_dac_iqcor_coeff_2_reg[15] ,
    \up_dac_data_sel_reg[3] ,
    \up_rdata_reg[31]_0 ,
    dac_ddata_1,
    dac_frame_s_0);
  output up_wack_1_s;
  output up_rack_1_s;
  output up_dac_pn_enb_reg;
  output up_dac_lb_enb_reg;
  output [50:0]up_dac_iqcor_enb_reg;
  output dac_enable_1;
  output \up_dac_pat_data_1_reg[15] ;
  output \up_dac_pat_data_1_reg[14] ;
  output \up_dac_pat_data_1_reg[13] ;
  output \up_dac_pat_data_1_reg[12] ;
  output \up_dac_pat_data_1_reg[11] ;
  output \up_dac_pat_data_1_reg[10] ;
  output \up_dac_pat_data_1_reg[9] ;
  output \up_dac_pat_data_1_reg[8] ;
  output \up_dac_pat_data_1_reg[7] ;
  output \up_dac_pat_data_1_reg[6] ;
  output \up_dac_pat_data_1_reg[5] ;
  output \up_dac_pat_data_1_reg[4] ;
  output \up_dac_dds_incr_1_reg[3] ;
  output up_dac_iqcor_enb_reg_0;
  output \up_dac_dds_incr_1_reg[2] ;
  output up_dac_lb_enb_reg_0;
  output \up_dac_dds_incr_1_reg[1] ;
  output \up_dac_dds_incr_1_reg[0] ;
  output up_dac_pn_enb_reg_0;
  output [3:0]Q;
  output [0:0]\dds_data_int_reg[15] ;
  output [0:0]\dds_data_int_reg[15]_0 ;
  output [0:0]\dds_data_int_reg[15]_1 ;
  output [0:0]\dds_data_int_reg[15]_2 ;
  output [16:0]\up_dac_iqcor_coeff_1_reg[15] ;
  output [31:0]\up_rdata_reg[31] ;
  output [63:0]\dac_data_reg[63]_0 ;
  output [1:0]\dac_frame_reg[2]_0 ;
  input \d_data_cntrl_reg[131] ;
  input s_axi_aclk;
  input \up_xfer_data_reg[1] ;
  input \d_data_cntrl_reg[0] ;
  input p_11_in_1;
  input up_rreq_s_2;
  input up_dac_pn_enb_reg_1;
  input up_dac_lb_enb_reg_1;
  input up_dac_iqcor_enb_reg_1;
  input [0:0]E;
  input [2:0]\up_rdata_reg[15] ;
  input [1:0]DI;
  input [1:0]\dac_dds_phase_1_0_reg[3]_0 ;
  input [1:0]\dac_dds_phase_1_1_reg[3]_0 ;
  input [1:0]\dac_dds_phase_2_0_reg[3]_0 ;
  input [1:0]\dac_dds_phase_2_1_reg[3]_0 ;
  input [1:0]\dac_dds_phase_3_1_reg[3]_0 ;
  input [0:0]D;
  input [0:0]\dds_data_reg[15] ;
  input [0:0]\dds_data_reg[15]_0 ;
  input [0:0]\dds_data_reg[15]_1 ;
  input [0:0]\up_dac_pat_data_2_reg[15] ;
  input [31:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  input [0:0]\up_dac_dds_incr_2_reg[15] ;
  input [0:0]\up_dac_dds_scale_2_reg[15] ;
  input [0:0]\up_dac_dds_incr_1_reg[15] ;
  input [0:0]\up_dac_dds_scale_1_reg[15] ;
  input [0:0]\up_dac_iqcor_coeff_2_reg[15] ;
  input [0:0]\up_dac_data_sel_reg[3] ;
  input [31:0]\up_rdata_reg[31]_0 ;
  input [63:0]dac_ddata_1;
  input dac_frame_s_0;

  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire \d_data_cntrl_reg[0] ;
  wire \d_data_cntrl_reg[131] ;
  wire [63:0]\dac_data_reg[63]_0 ;
  wire [63:0]dac_ddata_1;
  wire [63:0]dac_dds_data;
  wire [15:0]dac_dds_data_0_s;
  wire [15:0]dac_dds_data_1_s;
  wire [15:0]dac_dds_data_2_s;
  wire [15:0]dac_dds_data_3_s;
  wire [15:2]dac_dds_incr_0;
  wire [15:2]dac_dds_incr_1;
  wire [13:2]dac_dds_incr_1_s;
  wire [13:2]dac_dds_incr_2_s;
  wire [1:0]dac_dds_init_1_s;
  wire [1:0]dac_dds_init_2_s;
  wire \dac_dds_phase_0_0[10]_i_2_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_3_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_4_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_5_n_0 ;
  wire \dac_dds_phase_0_0[14]_i_2_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_2_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_3_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_4_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_5_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_2_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_3_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_4_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_5_n_0 ;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [15:15]dac_dds_phase_0_0_reg__0;
  wire \dac_dds_phase_0_1[10]_i_2_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_3_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_4_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_5_n_0 ;
  wire \dac_dds_phase_0_1[14]_i_2_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_2_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_3_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_4_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_5_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_2_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_3_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_4_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_5_n_0 ;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [15:15]dac_dds_phase_0_1_reg__0;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [1:0]\dac_dds_phase_1_0_reg[3]_0 ;
  wire [15:15]dac_dds_phase_1_0_reg__0;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [1:0]\dac_dds_phase_1_1_reg[3]_0 ;
  wire [15:15]dac_dds_phase_1_1_reg__0;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [1:0]\dac_dds_phase_2_0_reg[3]_0 ;
  wire [15:15]dac_dds_phase_2_0_reg__0;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [1:0]\dac_dds_phase_2_1_reg[3]_0 ;
  wire [15:15]dac_dds_phase_2_1_reg__0;
  wire [14:0]dac_dds_phase_3_0_reg;
  wire [15:15]dac_dds_phase_3_0_reg__0;
  wire [14:0]dac_dds_phase_3_1_reg;
  wire [1:0]\dac_dds_phase_3_1_reg[3]_0 ;
  wire [15:15]dac_dds_phase_3_1_reg__0;
  wire [15:0]dac_dds_scale_1_s;
  wire [15:0]dac_dds_scale_2_s;
  wire dac_enable_1;
  wire [1:0]\dac_frame_reg[2]_0 ;
  wire dac_frame_s_0;
  wire [0:0]\dds_data_int_reg[15] ;
  wire [0:0]\dds_data_int_reg[15]_0 ;
  wire [0:0]\dds_data_int_reg[15]_1 ;
  wire [0:0]\dds_data_int_reg[15]_2 ;
  wire [0:0]\dds_data_reg[15] ;
  wire [0:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire [15:0]dds_scale_0_r;
  wire [15:0]dds_scale_1_r;
  wire i_up_dac_channel_n_138;
  wire i_up_dac_channel_n_139;
  wire i_up_dac_channel_n_140;
  wire i_up_dac_channel_n_141;
  wire i_up_dac_channel_n_142;
  wire i_up_dac_channel_n_143;
  wire i_up_dac_channel_n_144;
  wire i_up_dac_channel_n_145;
  wire i_up_dac_channel_n_146;
  wire i_up_dac_channel_n_147;
  wire i_up_dac_channel_n_148;
  wire i_up_dac_channel_n_149;
  wire i_up_dac_channel_n_150;
  wire i_up_dac_channel_n_151;
  wire i_up_dac_channel_n_152;
  wire i_up_dac_channel_n_153;
  wire i_up_dac_channel_n_154;
  wire i_up_dac_channel_n_155;
  wire i_up_dac_channel_n_156;
  wire i_up_dac_channel_n_157;
  wire i_up_dac_channel_n_158;
  wire i_up_dac_channel_n_159;
  wire i_up_dac_channel_n_160;
  wire i_up_dac_channel_n_161;
  wire i_up_dac_channel_n_162;
  wire i_up_dac_channel_n_163;
  wire i_up_dac_channel_n_164;
  wire i_up_dac_channel_n_165;
  wire i_up_dac_channel_n_166;
  wire i_up_dac_channel_n_167;
  wire i_up_dac_channel_n_168;
  wire i_up_dac_channel_n_169;
  wire i_up_dac_channel_n_170;
  wire i_up_dac_channel_n_171;
  wire i_up_dac_channel_n_172;
  wire i_up_dac_channel_n_173;
  wire i_up_dac_channel_n_174;
  wire i_up_dac_channel_n_175;
  wire i_up_dac_channel_n_176;
  wire i_up_dac_channel_n_177;
  wire i_up_dac_channel_n_178;
  wire i_up_dac_channel_n_179;
  wire i_up_dac_channel_n_180;
  wire i_up_dac_channel_n_181;
  wire i_up_dac_channel_n_182;
  wire i_up_dac_channel_n_183;
  wire i_up_dac_channel_n_184;
  wire i_up_dac_channel_n_185;
  wire i_up_dac_channel_n_186;
  wire i_up_dac_channel_n_187;
  wire i_up_dac_channel_n_188;
  wire i_up_dac_channel_n_189;
  wire i_up_dac_channel_n_190;
  wire i_up_dac_channel_n_191;
  wire i_up_dac_channel_n_192;
  wire i_up_dac_channel_n_193;
  wire i_up_dac_channel_n_194;
  wire i_up_dac_channel_n_195;
  wire i_up_dac_channel_n_196;
  wire i_up_dac_channel_n_197;
  wire i_up_dac_channel_n_198;
  wire i_up_dac_channel_n_199;
  wire i_up_dac_channel_n_200;
  wire i_up_dac_channel_n_201;
  wire i_up_dac_channel_n_202;
  wire i_up_dac_channel_n_203;
  wire i_up_dac_channel_n_204;
  wire i_up_dac_channel_n_205;
  wire i_up_dac_channel_n_206;
  wire i_up_dac_channel_n_207;
  wire i_up_dac_channel_n_208;
  wire i_up_dac_channel_n_209;
  wire i_up_dac_channel_n_210;
  wire i_up_dac_channel_n_211;
  wire i_up_dac_channel_n_212;
  wire i_up_dac_channel_n_213;
  wire i_up_dac_channel_n_214;
  wire i_up_dac_channel_n_215;
  wire i_up_dac_channel_n_216;
  wire i_up_dac_channel_n_217;
  wire i_up_dac_channel_n_218;
  wire i_up_dac_channel_n_219;
  wire i_up_dac_channel_n_220;
  wire i_up_dac_channel_n_221;
  wire i_up_dac_channel_n_222;
  wire i_up_dac_channel_n_223;
  wire i_up_dac_channel_n_224;
  wire i_up_dac_channel_n_225;
  wire i_up_dac_channel_n_226;
  wire i_up_dac_channel_n_227;
  wire i_up_dac_channel_n_228;
  wire i_up_dac_channel_n_229;
  wire i_up_dac_channel_n_230;
  wire i_up_dac_channel_n_231;
  wire i_up_dac_channel_n_232;
  wire i_up_dac_channel_n_233;
  wire i_up_dac_channel_n_234;
  wire i_up_dac_channel_n_235;
  wire i_up_dac_channel_n_236;
  wire i_up_dac_channel_n_237;
  wire i_up_dac_channel_n_238;
  wire i_up_dac_channel_n_239;
  wire i_up_dac_channel_n_240;
  wire i_up_dac_channel_n_241;
  wire i_up_dac_channel_n_242;
  wire i_up_dac_channel_n_243;
  wire i_up_dac_channel_n_244;
  wire i_up_dac_channel_n_245;
  wire i_up_dac_channel_n_246;
  wire i_up_dac_channel_n_247;
  wire i_up_dac_channel_n_248;
  wire i_up_dac_channel_n_249;
  wire i_up_dac_channel_n_250;
  wire i_up_dac_channel_n_251;
  wire i_up_dac_channel_n_252;
  wire i_up_dac_channel_n_253;
  wire i_up_dac_channel_n_254;
  wire i_up_dac_channel_n_255;
  wire i_up_dac_channel_n_256;
  wire i_up_dac_channel_n_257;
  wire i_up_dac_channel_n_258;
  wire i_up_dac_channel_n_259;
  wire i_up_dac_channel_n_260;
  wire i_up_dac_channel_n_261;
  wire i_up_dac_channel_n_311;
  wire i_up_dac_channel_n_312;
  wire i_up_dac_channel_n_313;
  wire i_up_dac_channel_n_314;
  wire i_up_dac_channel_n_315;
  wire i_up_dac_channel_n_316;
  wire i_up_dac_channel_n_317;
  wire i_up_dac_channel_n_318;
  wire i_up_dac_channel_n_319;
  wire i_up_dac_channel_n_320;
  wire i_up_dac_channel_n_321;
  wire i_up_dac_channel_n_322;
  wire i_up_dac_channel_n_323;
  wire i_up_dac_channel_n_324;
  wire i_up_dac_channel_n_325;
  wire i_up_dac_channel_n_326;
  wire i_up_dac_channel_n_327;
  wire i_up_dac_channel_n_328;
  wire i_up_dac_channel_n_329;
  wire i_up_dac_channel_n_330;
  wire i_up_dac_channel_n_331;
  wire i_up_dac_channel_n_332;
  wire i_up_dac_channel_n_333;
  wire i_up_dac_channel_n_334;
  wire i_up_dac_channel_n_335;
  wire i_up_dac_channel_n_336;
  wire i_up_dac_channel_n_337;
  wire i_up_dac_channel_n_338;
  wire i_up_dac_channel_n_339;
  wire i_up_dac_channel_n_340;
  wire i_up_dac_channel_n_341;
  wire i_up_dac_channel_n_342;
  wire i_up_dac_channel_n_343;
  wire i_up_dac_channel_n_344;
  wire i_up_dac_channel_n_345;
  wire i_up_dac_channel_n_346;
  wire i_up_dac_channel_n_347;
  wire i_up_dac_channel_n_348;
  wire i_up_dac_channel_n_349;
  wire i_up_dac_channel_n_350;
  wire i_up_dac_channel_n_351;
  wire i_up_dac_channel_n_352;
  wire i_up_dac_channel_n_353;
  wire i_up_dac_channel_n_354;
  wire i_up_dac_channel_n_355;
  wire i_up_dac_channel_n_356;
  wire i_up_dac_channel_n_357;
  wire i_up_dac_channel_n_358;
  wire i_up_dac_channel_n_359;
  wire i_up_dac_channel_n_360;
  wire i_up_dac_channel_n_361;
  wire i_up_dac_channel_n_362;
  wire i_up_dac_channel_n_363;
  wire i_up_dac_channel_n_364;
  wire i_up_dac_channel_n_365;
  wire i_up_dac_channel_n_366;
  wire i_up_dac_channel_n_367;
  wire i_up_dac_channel_n_368;
  wire i_up_dac_channel_n_369;
  wire i_up_dac_channel_n_370;
  wire i_up_dac_channel_n_371;
  wire i_up_dac_channel_n_372;
  wire i_up_dac_channel_n_373;
  wire i_up_dac_channel_n_374;
  wire i_up_dac_channel_n_375;
  wire i_up_dac_channel_n_376;
  wire i_up_dac_channel_n_377;
  wire p_11_in_1;
  wire s_axi_aclk;
  wire [0:0]\up_dac_data_sel_reg[3] ;
  wire \up_dac_dds_incr_1_reg[0] ;
  wire [0:0]\up_dac_dds_incr_1_reg[15] ;
  wire \up_dac_dds_incr_1_reg[1] ;
  wire \up_dac_dds_incr_1_reg[2] ;
  wire \up_dac_dds_incr_1_reg[3] ;
  wire [0:0]\up_dac_dds_incr_2_reg[15] ;
  wire [0:0]\up_dac_dds_scale_1_reg[15] ;
  wire [0:0]\up_dac_dds_scale_2_reg[15] ;
  wire [16:0]\up_dac_iqcor_coeff_1_reg[15] ;
  wire [31:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  wire [0:0]\up_dac_iqcor_coeff_2_reg[15] ;
  wire [50:0]up_dac_iqcor_enb_reg;
  wire up_dac_iqcor_enb_reg_0;
  wire up_dac_iqcor_enb_reg_1;
  wire up_dac_lb_enb_reg;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire \up_dac_pat_data_1_reg[10] ;
  wire \up_dac_pat_data_1_reg[11] ;
  wire \up_dac_pat_data_1_reg[12] ;
  wire \up_dac_pat_data_1_reg[13] ;
  wire \up_dac_pat_data_1_reg[14] ;
  wire \up_dac_pat_data_1_reg[15] ;
  wire \up_dac_pat_data_1_reg[4] ;
  wire \up_dac_pat_data_1_reg[5] ;
  wire \up_dac_pat_data_1_reg[6] ;
  wire \up_dac_pat_data_1_reg[7] ;
  wire \up_dac_pat_data_1_reg[8] ;
  wire \up_dac_pat_data_1_reg[9] ;
  wire [0:0]\up_dac_pat_data_2_reg[15] ;
  wire up_dac_pn_enb_reg;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire up_rack_1_s;
  wire [2:0]\up_rdata_reg[15] ;
  wire [31:0]\up_rdata_reg[31] ;
  wire [31:0]\up_rdata_reg[31]_0 ;
  wire up_rreq_s_2;
  wire up_wack_1_s;
  wire \up_xfer_data_reg[1] ;

  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_374),
        .Q(\dac_data_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_364),
        .Q(\dac_data_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_363),
        .Q(\dac_data_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_362),
        .Q(\dac_data_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_361),
        .Q(\dac_data_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_360),
        .Q(\dac_data_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_359),
        .Q(\dac_data_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[16] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_358),
        .Q(\dac_data_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[17] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_357),
        .Q(\dac_data_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[18] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_356),
        .Q(\dac_data_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[19] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_355),
        .Q(\dac_data_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_373),
        .Q(\dac_data_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[20] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_354),
        .Q(\dac_data_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[21] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_353),
        .Q(\dac_data_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[22] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_352),
        .Q(\dac_data_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[23] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_351),
        .Q(\dac_data_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[24] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_350),
        .Q(\dac_data_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[25] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_349),
        .Q(\dac_data_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[26] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_348),
        .Q(\dac_data_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[27] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_347),
        .Q(\dac_data_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[28] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_346),
        .Q(\dac_data_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[29] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_345),
        .Q(\dac_data_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_372),
        .Q(\dac_data_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[30] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_344),
        .Q(\dac_data_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[31] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_343),
        .Q(\dac_data_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[32] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_342),
        .Q(\dac_data_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[33] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_341),
        .Q(\dac_data_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[34] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_340),
        .Q(\dac_data_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[35] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_339),
        .Q(\dac_data_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[36] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_338),
        .Q(\dac_data_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[37] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_337),
        .Q(\dac_data_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[38] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_336),
        .Q(\dac_data_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[39] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_335),
        .Q(\dac_data_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_371),
        .Q(\dac_data_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[40] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_334),
        .Q(\dac_data_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[41] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_333),
        .Q(\dac_data_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[42] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_332),
        .Q(\dac_data_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[43] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_331),
        .Q(\dac_data_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[44] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_330),
        .Q(\dac_data_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[45] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_329),
        .Q(\dac_data_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[46] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_328),
        .Q(\dac_data_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[47] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_327),
        .Q(\dac_data_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[48] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_326),
        .Q(\dac_data_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[49] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_325),
        .Q(\dac_data_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_370),
        .Q(\dac_data_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[50] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_324),
        .Q(\dac_data_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[51] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_323),
        .Q(\dac_data_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[52] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_322),
        .Q(\dac_data_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[53] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_321),
        .Q(\dac_data_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[54] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_320),
        .Q(\dac_data_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[55] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_319),
        .Q(\dac_data_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[56] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_318),
        .Q(\dac_data_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[57] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_317),
        .Q(\dac_data_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[58] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_316),
        .Q(\dac_data_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[59] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_315),
        .Q(\dac_data_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_369),
        .Q(\dac_data_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[60] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_314),
        .Q(\dac_data_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[61] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_313),
        .Q(\dac_data_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[62] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_312),
        .Q(\dac_data_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[63] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_311),
        .Q(\dac_data_reg[63]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_368),
        .Q(\dac_data_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_367),
        .Q(\dac_data_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_366),
        .Q(\dac_data_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_data_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_365),
        .Q(\dac_data_reg[63]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[0]),
        .Q(dac_dds_data[0]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[10]),
        .Q(dac_dds_data[10]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[11]),
        .Q(dac_dds_data[11]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[12]),
        .Q(dac_dds_data[12]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[13]),
        .Q(dac_dds_data[13]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[14]),
        .Q(dac_dds_data[14]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[15]),
        .Q(dac_dds_data[15]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[16] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[0]),
        .Q(dac_dds_data[16]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[17] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[1]),
        .Q(dac_dds_data[17]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[18] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[2]),
        .Q(dac_dds_data[18]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[19] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[3]),
        .Q(dac_dds_data[19]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[1]),
        .Q(dac_dds_data[1]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[20] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[4]),
        .Q(dac_dds_data[20]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[21] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[5]),
        .Q(dac_dds_data[21]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[22] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[6]),
        .Q(dac_dds_data[22]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[23] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[7]),
        .Q(dac_dds_data[23]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[24] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[8]),
        .Q(dac_dds_data[24]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[25] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[9]),
        .Q(dac_dds_data[25]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[26] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[10]),
        .Q(dac_dds_data[26]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[27] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[11]),
        .Q(dac_dds_data[27]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[28] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[12]),
        .Q(dac_dds_data[28]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[29] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[13]),
        .Q(dac_dds_data[29]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[2]),
        .Q(dac_dds_data[2]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[30] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[14]),
        .Q(dac_dds_data[30]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[31] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_1_s[15]),
        .Q(dac_dds_data[31]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[32] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[0]),
        .Q(dac_dds_data[32]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[33] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[1]),
        .Q(dac_dds_data[33]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[34] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[2]),
        .Q(dac_dds_data[34]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[35] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[3]),
        .Q(dac_dds_data[35]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[36] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[4]),
        .Q(dac_dds_data[36]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[37] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[5]),
        .Q(dac_dds_data[37]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[38] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[6]),
        .Q(dac_dds_data[38]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[39] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[7]),
        .Q(dac_dds_data[39]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[3]),
        .Q(dac_dds_data[3]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[40] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[8]),
        .Q(dac_dds_data[40]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[41] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[9]),
        .Q(dac_dds_data[41]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[42] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[10]),
        .Q(dac_dds_data[42]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[43] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[11]),
        .Q(dac_dds_data[43]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[44] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[12]),
        .Q(dac_dds_data[44]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[45] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[13]),
        .Q(dac_dds_data[45]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[46] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[14]),
        .Q(dac_dds_data[46]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[47] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_2_s[15]),
        .Q(dac_dds_data[47]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[48] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[0]),
        .Q(dac_dds_data[48]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[49] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[1]),
        .Q(dac_dds_data[49]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[4]),
        .Q(dac_dds_data[4]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[50] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[2]),
        .Q(dac_dds_data[50]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[51] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[3]),
        .Q(dac_dds_data[51]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[52] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[4]),
        .Q(dac_dds_data[52]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[53] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[5]),
        .Q(dac_dds_data[53]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[54] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[6]),
        .Q(dac_dds_data[54]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[55] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[7]),
        .Q(dac_dds_data[55]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[56] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[8]),
        .Q(dac_dds_data[56]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[57] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[9]),
        .Q(dac_dds_data[57]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[58] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[10]),
        .Q(dac_dds_data[58]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[59] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[11]),
        .Q(dac_dds_data[59]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[5]),
        .Q(dac_dds_data[5]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[60] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[12]),
        .Q(dac_dds_data[60]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[61] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[13]),
        .Q(dac_dds_data[61]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[62] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[14]),
        .Q(dac_dds_data[62]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[63] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_3_s[15]),
        .Q(dac_dds_data[63]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[6]),
        .Q(dac_dds_data[6]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[7]),
        .Q(dac_dds_data[7]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[8]),
        .Q(dac_dds_data[8]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_data_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(dac_dds_data_0_s[9]),
        .Q(dac_dds_data[9]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[8]),
        .Q(dac_dds_incr_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[9]),
        .Q(dac_dds_incr_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[10]),
        .Q(dac_dds_incr_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[11]),
        .Q(dac_dds_incr_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[12]),
        .Q(dac_dds_incr_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[13]),
        .Q(dac_dds_incr_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(Q[2]),
        .Q(dac_dds_incr_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(Q[3]),
        .Q(dac_dds_incr_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[2]),
        .Q(dac_dds_incr_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[3]),
        .Q(dac_dds_incr_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[4]),
        .Q(dac_dds_incr_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[5]),
        .Q(dac_dds_incr_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[6]),
        .Q(dac_dds_incr_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_0_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_1_s[7]),
        .Q(dac_dds_incr_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[8]),
        .Q(dac_dds_incr_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[9]),
        .Q(dac_dds_incr_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[10]),
        .Q(dac_dds_incr_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[11]),
        .Q(dac_dds_incr_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[12]),
        .Q(dac_dds_incr_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[13]),
        .Q(dac_dds_incr_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(Q[0]),
        .Q(dac_dds_incr_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(Q[1]),
        .Q(dac_dds_incr_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[2]),
        .Q(dac_dds_incr_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[3]),
        .Q(dac_dds_incr_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[4]),
        .Q(dac_dds_incr_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[5]),
        .Q(dac_dds_incr_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[6]),
        .Q(dac_dds_incr_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_incr_1_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_incr_2_s[7]),
        .Q(dac_dds_incr_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[10]_i_2 
       (.I0(dac_dds_incr_0[13]),
        .I1(E),
        .O(\dac_dds_phase_0_0[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[10]_i_3 
       (.I0(dac_dds_incr_0[12]),
        .I1(E),
        .O(\dac_dds_phase_0_0[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[10]_i_4 
       (.I0(dac_dds_incr_0[11]),
        .I1(E),
        .O(\dac_dds_phase_0_0[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[10]_i_5 
       (.I0(dac_dds_incr_0[10]),
        .I1(E),
        .O(\dac_dds_phase_0_0[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[14]_i_2 
       (.I0(dac_dds_incr_0[14]),
        .I1(E),
        .O(\dac_dds_phase_0_0[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[3]_i_2 
       (.I0(dac_dds_incr_0[5]),
        .I1(E),
        .O(\dac_dds_phase_0_0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[3]_i_3 
       (.I0(dac_dds_incr_0[4]),
        .I1(E),
        .O(\dac_dds_phase_0_0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[3]_i_4 
       (.I0(dac_dds_incr_0[3]),
        .I1(E),
        .O(\dac_dds_phase_0_0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[3]_i_5 
       (.I0(dac_dds_incr_0[2]),
        .I1(E),
        .O(\dac_dds_phase_0_0[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[6]_i_2 
       (.I0(dac_dds_incr_0[9]),
        .I1(E),
        .O(\dac_dds_phase_0_0[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[6]_i_3 
       (.I0(dac_dds_incr_0[8]),
        .I1(E),
        .O(\dac_dds_phase_0_0[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[6]_i_4 
       (.I0(dac_dds_incr_0[7]),
        .I1(E),
        .O(\dac_dds_phase_0_0[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_0[6]_i_5 
       (.I0(dac_dds_incr_0[6]),
        .I1(E),
        .O(\dac_dds_phase_0_0[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_init_1_s[0]),
        .Q(dac_dds_phase_0_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_148),
        .Q(dac_dds_phase_0_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_147),
        .Q(dac_dds_phase_0_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_146),
        .Q(dac_dds_phase_0_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_145),
        .Q(dac_dds_phase_0_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_150),
        .Q(dac_dds_phase_0_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_149),
        .Q(dac_dds_phase_0_0_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_init_1_s[1]),
        .Q(dac_dds_phase_0_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_260),
        .Q(dac_dds_phase_0_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_140),
        .Q(dac_dds_phase_0_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_139),
        .Q(dac_dds_phase_0_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_138),
        .Q(dac_dds_phase_0_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_144),
        .Q(dac_dds_phase_0_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_143),
        .Q(dac_dds_phase_0_0_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_142),
        .Q(dac_dds_phase_0_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_0_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_141),
        .Q(dac_dds_phase_0_0_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[10]_i_2 
       (.I0(dac_dds_incr_1[13]),
        .I1(E),
        .O(\dac_dds_phase_0_1[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[10]_i_3 
       (.I0(dac_dds_incr_1[12]),
        .I1(E),
        .O(\dac_dds_phase_0_1[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[10]_i_4 
       (.I0(dac_dds_incr_1[11]),
        .I1(E),
        .O(\dac_dds_phase_0_1[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[10]_i_5 
       (.I0(dac_dds_incr_1[10]),
        .I1(E),
        .O(\dac_dds_phase_0_1[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[14]_i_2 
       (.I0(dac_dds_incr_1[14]),
        .I1(E),
        .O(\dac_dds_phase_0_1[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[3]_i_2 
       (.I0(dac_dds_incr_1[5]),
        .I1(E),
        .O(\dac_dds_phase_0_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[3]_i_3 
       (.I0(dac_dds_incr_1[4]),
        .I1(E),
        .O(\dac_dds_phase_0_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[3]_i_4 
       (.I0(dac_dds_incr_1[3]),
        .I1(E),
        .O(\dac_dds_phase_0_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[3]_i_5 
       (.I0(dac_dds_incr_1[2]),
        .I1(E),
        .O(\dac_dds_phase_0_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[6]_i_2 
       (.I0(dac_dds_incr_1[9]),
        .I1(E),
        .O(\dac_dds_phase_0_1[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[6]_i_3 
       (.I0(dac_dds_incr_1[8]),
        .I1(E),
        .O(\dac_dds_phase_0_1[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[6]_i_4 
       (.I0(dac_dds_incr_1[7]),
        .I1(E),
        .O(\dac_dds_phase_0_1[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac_dds_phase_0_1[6]_i_5 
       (.I0(dac_dds_incr_1[6]),
        .I1(E),
        .O(\dac_dds_phase_0_1[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_init_2_s[0]),
        .Q(dac_dds_phase_0_1_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_161),
        .Q(dac_dds_phase_0_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_160),
        .Q(dac_dds_phase_0_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_159),
        .Q(dac_dds_phase_0_1_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_158),
        .Q(dac_dds_phase_0_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_163),
        .Q(dac_dds_phase_0_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_162),
        .Q(dac_dds_phase_0_1_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(E),
        .D(dac_dds_init_2_s[1]),
        .Q(dac_dds_phase_0_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_261),
        .Q(dac_dds_phase_0_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_153),
        .Q(dac_dds_phase_0_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_152),
        .Q(dac_dds_phase_0_1_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_151),
        .Q(dac_dds_phase_0_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_157),
        .Q(dac_dds_phase_0_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_156),
        .Q(dac_dds_phase_0_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_155),
        .Q(dac_dds_phase_0_1_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_0_1_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_154),
        .Q(dac_dds_phase_0_1_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_167),
        .Q(dac_dds_phase_1_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_173),
        .Q(dac_dds_phase_1_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_172),
        .Q(dac_dds_phase_1_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_179),
        .Q(dac_dds_phase_1_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_178),
        .Q(dac_dds_phase_1_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_177),
        .Q(dac_dds_phase_1_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_176),
        .Q(dac_dds_phase_1_0_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_166),
        .Q(dac_dds_phase_1_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_165),
        .Q(dac_dds_phase_1_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_164),
        .Q(dac_dds_phase_1_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_171),
        .Q(dac_dds_phase_1_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_170),
        .Q(dac_dds_phase_1_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_169),
        .Q(dac_dds_phase_1_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_168),
        .Q(dac_dds_phase_1_0_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_175),
        .Q(dac_dds_phase_1_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_0_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_174),
        .Q(dac_dds_phase_1_0_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_183),
        .Q(dac_dds_phase_1_1_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_189),
        .Q(dac_dds_phase_1_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_188),
        .Q(dac_dds_phase_1_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_195),
        .Q(dac_dds_phase_1_1_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_194),
        .Q(dac_dds_phase_1_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_193),
        .Q(dac_dds_phase_1_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_192),
        .Q(dac_dds_phase_1_1_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_182),
        .Q(dac_dds_phase_1_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_181),
        .Q(dac_dds_phase_1_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_180),
        .Q(dac_dds_phase_1_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_187),
        .Q(dac_dds_phase_1_1_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_186),
        .Q(dac_dds_phase_1_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_185),
        .Q(dac_dds_phase_1_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_184),
        .Q(dac_dds_phase_1_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_191),
        .Q(dac_dds_phase_1_1_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_1_1_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_190),
        .Q(dac_dds_phase_1_1_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_199),
        .Q(dac_dds_phase_2_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_205),
        .Q(dac_dds_phase_2_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_204),
        .Q(dac_dds_phase_2_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_211),
        .Q(dac_dds_phase_2_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_210),
        .Q(dac_dds_phase_2_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_209),
        .Q(dac_dds_phase_2_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_208),
        .Q(dac_dds_phase_2_0_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_198),
        .Q(dac_dds_phase_2_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_197),
        .Q(dac_dds_phase_2_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_196),
        .Q(dac_dds_phase_2_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_203),
        .Q(dac_dds_phase_2_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_202),
        .Q(dac_dds_phase_2_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_201),
        .Q(dac_dds_phase_2_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_200),
        .Q(dac_dds_phase_2_0_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_207),
        .Q(dac_dds_phase_2_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_0_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_206),
        .Q(dac_dds_phase_2_0_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_215),
        .Q(dac_dds_phase_2_1_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_221),
        .Q(dac_dds_phase_2_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_220),
        .Q(dac_dds_phase_2_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_227),
        .Q(dac_dds_phase_2_1_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_226),
        .Q(dac_dds_phase_2_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_225),
        .Q(dac_dds_phase_2_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_224),
        .Q(dac_dds_phase_2_1_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_214),
        .Q(dac_dds_phase_2_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_213),
        .Q(dac_dds_phase_2_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_212),
        .Q(dac_dds_phase_2_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_219),
        .Q(dac_dds_phase_2_1_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_218),
        .Q(dac_dds_phase_2_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_217),
        .Q(dac_dds_phase_2_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_216),
        .Q(dac_dds_phase_2_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_223),
        .Q(dac_dds_phase_2_1_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_2_1_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_222),
        .Q(dac_dds_phase_2_1_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_231),
        .Q(dac_dds_phase_3_0_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_237),
        .Q(dac_dds_phase_3_0_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_236),
        .Q(dac_dds_phase_3_0_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_243),
        .Q(dac_dds_phase_3_0_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_242),
        .Q(dac_dds_phase_3_0_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_241),
        .Q(dac_dds_phase_3_0_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_240),
        .Q(dac_dds_phase_3_0_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_230),
        .Q(dac_dds_phase_3_0_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_229),
        .Q(dac_dds_phase_3_0_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_228),
        .Q(dac_dds_phase_3_0_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_235),
        .Q(dac_dds_phase_3_0_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_234),
        .Q(dac_dds_phase_3_0_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_233),
        .Q(dac_dds_phase_3_0_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_232),
        .Q(dac_dds_phase_3_0_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_239),
        .Q(dac_dds_phase_3_0_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_0_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_238),
        .Q(dac_dds_phase_3_0_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_247),
        .Q(dac_dds_phase_3_1_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[10] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_253),
        .Q(dac_dds_phase_3_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[11] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_252),
        .Q(dac_dds_phase_3_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[12] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_259),
        .Q(dac_dds_phase_3_1_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[13] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_258),
        .Q(dac_dds_phase_3_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[14] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_257),
        .Q(dac_dds_phase_3_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[15] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_256),
        .Q(dac_dds_phase_3_1_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[1] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_246),
        .Q(dac_dds_phase_3_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_245),
        .Q(dac_dds_phase_3_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[3] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_244),
        .Q(dac_dds_phase_3_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[4] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_251),
        .Q(dac_dds_phase_3_1_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[5] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_250),
        .Q(dac_dds_phase_3_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[6] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_249),
        .Q(dac_dds_phase_3_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[7] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_248),
        .Q(dac_dds_phase_3_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[8] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_255),
        .Q(dac_dds_phase_3_1_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_dds_phase_3_1_reg[9] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_254),
        .Q(dac_dds_phase_3_1_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_enable_reg
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_377),
        .Q(dac_enable_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_frame_reg[0] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_376),
        .Q(\dac_frame_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac_frame_reg[2] 
       (.C(\d_data_cntrl_reg[131] ),
        .CE(1'b1),
        .D(i_up_dac_channel_n_375),
        .Q(\dac_frame_reg[2]_0 [1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds i_dds_0
       (.B(dds_scale_0_r),
        .D(D),
        .Q({dac_dds_scale_1_s,dac_dds_scale_2_s}),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .\ddata_out_reg[0] (\d_data_cntrl_reg[131] ),
        .\dds_data_int_reg[15]_0 (\dds_data_int_reg[15] ),
        .\dds_data_reg[15]_0 (dac_dds_data_0_s),
        .\dds_scale_1_r_reg[15]_0 (dds_scale_1_r));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_1 i_dds_1
       (.B(dds_scale_0_r),
        .Q(dac_dds_data_1_s),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .\ddata_out_reg[0] (\d_data_cntrl_reg[131] ),
        .\dds_data_int_reg[15]_0 (\dds_data_int_reg[15]_0 ),
        .\dds_data_reg[15]_0 (dds_scale_1_r),
        .\dds_data_reg[15]_1 (\dds_data_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_2 i_dds_2
       (.B(dds_scale_0_r),
        .Q(dac_dds_data_2_s),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\ddata_out_reg[0] (\d_data_cntrl_reg[131] ),
        .\dds_data_int_reg[15]_0 (\dds_data_int_reg[15]_1 ),
        .\dds_data_reg[15]_0 (dds_scale_1_r),
        .\dds_data_reg[15]_1 (\dds_data_reg[15]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_dds_3 i_dds_3
       (.A(dac_dds_phase_3_0_reg),
        .B(dds_scale_0_r),
        .Q(dac_dds_data_3_s),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .\ddata_out_reg[0] (\d_data_cntrl_reg[131] ),
        .\dds_data_int_reg[15]_0 (\dds_data_int_reg[15]_2 ),
        .\dds_data_reg[15]_0 (dds_scale_1_r),
        .\dds_data_reg[15]_1 (\dds_data_reg[15]_1 ),
        .\s1_data_p_reg[29] (dac_dds_phase_3_1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0 i_up_dac_channel
       (.A(dac_dds_phase_3_0_reg),
        .D({i_up_dac_channel_n_311,i_up_dac_channel_n_312,i_up_dac_channel_n_313,i_up_dac_channel_n_314,i_up_dac_channel_n_315,i_up_dac_channel_n_316,i_up_dac_channel_n_317,i_up_dac_channel_n_318,i_up_dac_channel_n_319,i_up_dac_channel_n_320,i_up_dac_channel_n_321,i_up_dac_channel_n_322,i_up_dac_channel_n_323,i_up_dac_channel_n_324,i_up_dac_channel_n_325,i_up_dac_channel_n_326,i_up_dac_channel_n_327,i_up_dac_channel_n_328,i_up_dac_channel_n_329,i_up_dac_channel_n_330,i_up_dac_channel_n_331,i_up_dac_channel_n_332,i_up_dac_channel_n_333,i_up_dac_channel_n_334,i_up_dac_channel_n_335,i_up_dac_channel_n_336,i_up_dac_channel_n_337,i_up_dac_channel_n_338,i_up_dac_channel_n_339,i_up_dac_channel_n_340,i_up_dac_channel_n_341,i_up_dac_channel_n_342,i_up_dac_channel_n_343,i_up_dac_channel_n_344,i_up_dac_channel_n_345,i_up_dac_channel_n_346,i_up_dac_channel_n_347,i_up_dac_channel_n_348,i_up_dac_channel_n_349,i_up_dac_channel_n_350,i_up_dac_channel_n_351,i_up_dac_channel_n_352,i_up_dac_channel_n_353,i_up_dac_channel_n_354,i_up_dac_channel_n_355,i_up_dac_channel_n_356,i_up_dac_channel_n_357,i_up_dac_channel_n_358,i_up_dac_channel_n_359,i_up_dac_channel_n_360,i_up_dac_channel_n_361,i_up_dac_channel_n_362,i_up_dac_channel_n_363,i_up_dac_channel_n_364,i_up_dac_channel_n_365,i_up_dac_channel_n_366,i_up_dac_channel_n_367,i_up_dac_channel_n_368,i_up_dac_channel_n_369,i_up_dac_channel_n_370,i_up_dac_channel_n_371,i_up_dac_channel_n_372,i_up_dac_channel_n_373,i_up_dac_channel_n_374}),
        .DI({\dac_dds_phase_0_0[3]_i_2_n_0 ,\dac_dds_phase_0_0[3]_i_3_n_0 ,\dac_dds_phase_0_0[3]_i_4_n_0 ,\dac_dds_phase_0_0[3]_i_5_n_0 }),
        .E(E),
        .O({i_up_dac_channel_n_138,i_up_dac_channel_n_139,i_up_dac_channel_n_140}),
        .Q({dac_dds_scale_1_s,dac_dds_init_1_s,dac_dds_incr_1_s,Q[3:2],dac_dds_scale_2_s,dac_dds_init_2_s,dac_dds_incr_2_s,Q[1:0]}),
        .\d_data_cntrl_reg[0] (\d_data_cntrl_reg[0] ),
        .\d_data_cntrl_reg[131] (\d_data_cntrl_reg[131] ),
        .\d_data_cntrl_reg[39] ({i_up_dac_channel_n_180,i_up_dac_channel_n_181,i_up_dac_channel_n_182,i_up_dac_channel_n_183}),
        .\d_data_cntrl_reg[39]_0 ({i_up_dac_channel_n_212,i_up_dac_channel_n_213,i_up_dac_channel_n_214,i_up_dac_channel_n_215}),
        .\d_data_cntrl_reg[39]_1 ({i_up_dac_channel_n_244,i_up_dac_channel_n_245,i_up_dac_channel_n_246,i_up_dac_channel_n_247}),
        .\d_data_cntrl_reg[3] ({i_up_dac_channel_n_375,i_up_dac_channel_n_376}),
        .\d_data_cntrl_reg[3]_0 (i_up_dac_channel_n_377),
        .\d_data_cntrl_reg[43] ({i_up_dac_channel_n_184,i_up_dac_channel_n_185,i_up_dac_channel_n_186,i_up_dac_channel_n_187}),
        .\d_data_cntrl_reg[43]_0 ({i_up_dac_channel_n_216,i_up_dac_channel_n_217,i_up_dac_channel_n_218,i_up_dac_channel_n_219}),
        .\d_data_cntrl_reg[43]_1 ({i_up_dac_channel_n_248,i_up_dac_channel_n_249,i_up_dac_channel_n_250,i_up_dac_channel_n_251}),
        .\d_data_cntrl_reg[47] ({i_up_dac_channel_n_188,i_up_dac_channel_n_189,i_up_dac_channel_n_190,i_up_dac_channel_n_191}),
        .\d_data_cntrl_reg[47]_0 ({i_up_dac_channel_n_220,i_up_dac_channel_n_221,i_up_dac_channel_n_222,i_up_dac_channel_n_223}),
        .\d_data_cntrl_reg[47]_1 ({i_up_dac_channel_n_252,i_up_dac_channel_n_253,i_up_dac_channel_n_254,i_up_dac_channel_n_255}),
        .\d_data_cntrl_reg[50] ({i_up_dac_channel_n_192,i_up_dac_channel_n_193,i_up_dac_channel_n_194,i_up_dac_channel_n_195}),
        .\d_data_cntrl_reg[50]_0 ({i_up_dac_channel_n_224,i_up_dac_channel_n_225,i_up_dac_channel_n_226,i_up_dac_channel_n_227}),
        .\d_data_cntrl_reg[50]_1 ({i_up_dac_channel_n_256,i_up_dac_channel_n_257,i_up_dac_channel_n_258,i_up_dac_channel_n_259}),
        .\d_data_cntrl_reg[87] ({i_up_dac_channel_n_164,i_up_dac_channel_n_165,i_up_dac_channel_n_166,i_up_dac_channel_n_167}),
        .\d_data_cntrl_reg[87]_0 ({i_up_dac_channel_n_196,i_up_dac_channel_n_197,i_up_dac_channel_n_198,i_up_dac_channel_n_199}),
        .\d_data_cntrl_reg[87]_1 ({i_up_dac_channel_n_228,i_up_dac_channel_n_229,i_up_dac_channel_n_230,i_up_dac_channel_n_231}),
        .\d_data_cntrl_reg[91] ({i_up_dac_channel_n_168,i_up_dac_channel_n_169,i_up_dac_channel_n_170,i_up_dac_channel_n_171}),
        .\d_data_cntrl_reg[91]_0 ({i_up_dac_channel_n_200,i_up_dac_channel_n_201,i_up_dac_channel_n_202,i_up_dac_channel_n_203}),
        .\d_data_cntrl_reg[91]_1 ({i_up_dac_channel_n_232,i_up_dac_channel_n_233,i_up_dac_channel_n_234,i_up_dac_channel_n_235}),
        .\d_data_cntrl_reg[95] ({i_up_dac_channel_n_172,i_up_dac_channel_n_173,i_up_dac_channel_n_174,i_up_dac_channel_n_175}),
        .\d_data_cntrl_reg[95]_0 ({i_up_dac_channel_n_204,i_up_dac_channel_n_205,i_up_dac_channel_n_206,i_up_dac_channel_n_207}),
        .\d_data_cntrl_reg[95]_1 ({i_up_dac_channel_n_236,i_up_dac_channel_n_237,i_up_dac_channel_n_238,i_up_dac_channel_n_239}),
        .\d_data_cntrl_reg[98] ({i_up_dac_channel_n_176,i_up_dac_channel_n_177,i_up_dac_channel_n_178,i_up_dac_channel_n_179}),
        .\d_data_cntrl_reg[98]_0 ({i_up_dac_channel_n_208,i_up_dac_channel_n_209,i_up_dac_channel_n_210,i_up_dac_channel_n_211}),
        .\d_data_cntrl_reg[98]_1 ({i_up_dac_channel_n_240,i_up_dac_channel_n_241,i_up_dac_channel_n_242,i_up_dac_channel_n_243}),
        .\dac_data_reg[63] (dac_dds_data),
        .dac_ddata_1(dac_ddata_1),
        .\dac_dds_incr_0_reg[13] ({i_up_dac_channel_n_145,i_up_dac_channel_n_146,i_up_dac_channel_n_147,i_up_dac_channel_n_148}),
        .\dac_dds_incr_0_reg[14] ({i_up_dac_channel_n_149,i_up_dac_channel_n_150}),
        .\dac_dds_incr_0_reg[2] (i_up_dac_channel_n_260),
        .\dac_dds_incr_0_reg[9] ({i_up_dac_channel_n_141,i_up_dac_channel_n_142,i_up_dac_channel_n_143,i_up_dac_channel_n_144}),
        .\dac_dds_incr_1_reg[13] ({i_up_dac_channel_n_158,i_up_dac_channel_n_159,i_up_dac_channel_n_160,i_up_dac_channel_n_161}),
        .\dac_dds_incr_1_reg[14] ({i_up_dac_channel_n_162,i_up_dac_channel_n_163}),
        .\dac_dds_incr_1_reg[2] (i_up_dac_channel_n_261),
        .\dac_dds_incr_1_reg[5] ({i_up_dac_channel_n_151,i_up_dac_channel_n_152,i_up_dac_channel_n_153}),
        .\dac_dds_incr_1_reg[9] ({i_up_dac_channel_n_154,i_up_dac_channel_n_155,i_up_dac_channel_n_156,i_up_dac_channel_n_157}),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .\dac_dds_phase_0_0_reg[13] ({\dac_dds_phase_0_0[10]_i_2_n_0 ,\dac_dds_phase_0_0[10]_i_3_n_0 ,\dac_dds_phase_0_0[10]_i_4_n_0 ,\dac_dds_phase_0_0[10]_i_5_n_0 }),
        .\dac_dds_phase_0_0_reg[15] (\dac_dds_phase_0_0[14]_i_2_n_0 ),
        .\dac_dds_phase_0_0_reg[9] ({\dac_dds_phase_0_0[6]_i_2_n_0 ,\dac_dds_phase_0_0[6]_i_3_n_0 ,\dac_dds_phase_0_0[6]_i_4_n_0 ,\dac_dds_phase_0_0[6]_i_5_n_0 }),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .\dac_dds_phase_0_1_reg[13] ({\dac_dds_phase_0_1[10]_i_2_n_0 ,\dac_dds_phase_0_1[10]_i_3_n_0 ,\dac_dds_phase_0_1[10]_i_4_n_0 ,\dac_dds_phase_0_1[10]_i_5_n_0 }),
        .\dac_dds_phase_0_1_reg[15] (\dac_dds_phase_0_1[14]_i_2_n_0 ),
        .\dac_dds_phase_0_1_reg[5] ({\dac_dds_phase_0_1[3]_i_2_n_0 ,\dac_dds_phase_0_1[3]_i_3_n_0 ,\dac_dds_phase_0_1[3]_i_4_n_0 ,\dac_dds_phase_0_1[3]_i_5_n_0 }),
        .\dac_dds_phase_0_1_reg[9] ({\dac_dds_phase_0_1[6]_i_2_n_0 ,\dac_dds_phase_0_1[6]_i_3_n_0 ,\dac_dds_phase_0_1[6]_i_4_n_0 ,\dac_dds_phase_0_1[6]_i_5_n_0 }),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .\dac_dds_phase_1_0_reg[3] (\dac_dds_phase_1_0_reg[3]_0 ),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .\dac_dds_phase_1_1_reg[3] (\dac_dds_phase_1_1_reg[3]_0 ),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .\dac_dds_phase_2_0_reg[3] (\dac_dds_phase_2_0_reg[3]_0 ),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .\dac_dds_phase_2_1_reg[3] (\dac_dds_phase_2_1_reg[3]_0 ),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\dac_dds_phase_3_0_reg[15] (dac_dds_incr_0),
        .\dac_dds_phase_3_0_reg[3] (DI),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\dac_dds_phase_3_1_reg[15] (dac_dds_phase_3_1_reg),
        .\dac_dds_phase_3_1_reg[15]_0 (dac_dds_incr_1),
        .\dac_dds_phase_3_1_reg[3] (\dac_dds_phase_3_1_reg[3]_0 ),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .dac_frame_s_0(dac_frame_s_0),
        .p_11_in_1(p_11_in_1),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3]_0 (\up_dac_data_sel_reg[3] ),
        .\up_dac_dds_incr_1_reg[0]_0 (\up_dac_dds_incr_1_reg[0] ),
        .\up_dac_dds_incr_1_reg[15]_0 (\up_dac_dds_incr_1_reg[15] ),
        .\up_dac_dds_incr_1_reg[1]_0 (\up_dac_dds_incr_1_reg[1] ),
        .\up_dac_dds_incr_1_reg[2]_0 (\up_dac_dds_incr_1_reg[2] ),
        .\up_dac_dds_incr_1_reg[3]_0 (\up_dac_dds_incr_1_reg[3] ),
        .\up_dac_dds_incr_2_reg[15]_0 (\up_dac_dds_incr_2_reg[15] ),
        .\up_dac_dds_scale_1_reg[15]_0 (\up_dac_dds_scale_1_reg[15] ),
        .\up_dac_dds_scale_2_reg[15]_0 (\up_dac_dds_scale_2_reg[15] ),
        .\up_dac_iqcor_coeff_1_reg[15]_0 (\up_dac_iqcor_coeff_1_reg[15] ),
        .\up_dac_iqcor_coeff_1_reg[15]_1 (\up_dac_iqcor_coeff_1_reg[15]_0 ),
        .\up_dac_iqcor_coeff_2_reg[15]_0 (\up_dac_iqcor_coeff_2_reg[15] ),
        .up_dac_iqcor_enb_reg_0(up_dac_iqcor_enb_reg),
        .up_dac_iqcor_enb_reg_1(up_dac_iqcor_enb_reg_0),
        .up_dac_iqcor_enb_reg_2(up_dac_iqcor_enb_reg_1),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg),
        .up_dac_lb_enb_reg_1(up_dac_lb_enb_reg_0),
        .up_dac_lb_enb_reg_2(up_dac_lb_enb_reg_1),
        .\up_dac_pat_data_1_reg[10]_0 (\up_dac_pat_data_1_reg[10] ),
        .\up_dac_pat_data_1_reg[11]_0 (\up_dac_pat_data_1_reg[11] ),
        .\up_dac_pat_data_1_reg[12]_0 (\up_dac_pat_data_1_reg[12] ),
        .\up_dac_pat_data_1_reg[13]_0 (\up_dac_pat_data_1_reg[13] ),
        .\up_dac_pat_data_1_reg[14]_0 (\up_dac_pat_data_1_reg[14] ),
        .\up_dac_pat_data_1_reg[15]_0 (\up_dac_pat_data_1_reg[15] ),
        .\up_dac_pat_data_1_reg[4]_0 (\up_dac_pat_data_1_reg[4] ),
        .\up_dac_pat_data_1_reg[5]_0 (\up_dac_pat_data_1_reg[5] ),
        .\up_dac_pat_data_1_reg[6]_0 (\up_dac_pat_data_1_reg[6] ),
        .\up_dac_pat_data_1_reg[7]_0 (\up_dac_pat_data_1_reg[7] ),
        .\up_dac_pat_data_1_reg[8]_0 (\up_dac_pat_data_1_reg[8] ),
        .\up_dac_pat_data_1_reg[9]_0 (\up_dac_pat_data_1_reg[9] ),
        .\up_dac_pat_data_2_reg[15]_0 (\up_dac_pat_data_2_reg[15] ),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg),
        .up_dac_pn_enb_reg_1(up_dac_pn_enb_reg_0),
        .up_dac_pn_enb_reg_2(up_dac_pn_enb_reg_1),
        .up_rack_1_s(up_rack_1_s),
        .\up_rdata_reg[15]_0 (\up_rdata_reg[15] ),
        .\up_rdata_reg[31]_0 (\up_rdata_reg[31] ),
        .\up_rdata_reg[31]_1 (\up_rdata_reg[31]_0 ),
        .up_rreq_s_2(up_rreq_s_2),
        .up_wack_1_s(up_wack_1_s),
        .\up_xfer_data_reg[1] (\up_xfer_data_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122_core
   (s_axi_aresetn_0,
    AR,
    p_5_in,
    up_dac_iqcor_enb_reg,
    dac_enable_0,
    p_5_in_0,
    up_dac_iqcor_enb_reg_0,
    dac_enable_1,
    up_xfer_done_s,
    up_dac_par_type_reg,
    dac_sync_reg,
    up_drp_sel_s,
    up_drp_wr_s,
    up_wack_s,
    up_rack_s,
    mmcm_rst,
    data1,
    up_dac_sync_reg,
    up_dac_frame_reg,
    p_2_in,
    up_drp_status_reg,
    \up_dac_pat_data_1_reg[15] ,
    \up_dac_iqcor_coeff_1_reg[15] ,
    \up_dac_pat_data_1_reg[14] ,
    \up_dac_pat_data_1_reg[13] ,
    \up_dac_pat_data_1_reg[12] ,
    \up_dac_pat_data_1_reg[11] ,
    \up_dac_pat_data_1_reg[10] ,
    \up_dac_pat_data_1_reg[9] ,
    \up_dac_pat_data_1_reg[8] ,
    \up_dac_pat_data_1_reg[7] ,
    \up_dac_pat_data_1_reg[6] ,
    \up_dac_pat_data_1_reg[5] ,
    \up_dac_pat_data_1_reg[4] ,
    \up_dac_dds_incr_1_reg[3] ,
    up_dac_iqcor_enb_reg_1,
    \up_dac_dds_incr_1_reg[2] ,
    up_dac_lb_enb_reg,
    \up_dac_dds_incr_1_reg[1] ,
    \up_dac_dds_incr_1_reg[0] ,
    up_dac_pn_enb_reg,
    \up_dac_pat_data_1_reg[15]_0 ,
    \up_dac_iqcor_coeff_1_reg[15]_0 ,
    \up_dac_pat_data_1_reg[14]_0 ,
    \up_dac_pat_data_1_reg[13]_0 ,
    \up_dac_pat_data_1_reg[12]_0 ,
    \up_dac_pat_data_1_reg[11]_0 ,
    \up_dac_pat_data_1_reg[10]_0 ,
    \up_dac_pat_data_1_reg[9]_0 ,
    \up_dac_pat_data_1_reg[8]_0 ,
    \up_dac_pat_data_1_reg[7]_0 ,
    \up_dac_pat_data_1_reg[6]_0 ,
    \up_dac_pat_data_1_reg[5]_0 ,
    \up_dac_pat_data_1_reg[4]_0 ,
    \up_dac_dds_incr_1_reg[3]_0 ,
    up_dac_iqcor_enb_reg_2,
    \up_dac_dds_incr_1_reg[2]_0 ,
    up_dac_lb_enb_reg_0,
    \up_dac_dds_incr_1_reg[1]_0 ,
    \up_dac_dds_incr_1_reg[0]_0 ,
    up_dac_pn_enb_reg_0,
    up_mmcm_resetn_reg,
    \up_scratch_reg[31] ,
    \up_dac_gpio_out_reg[31] ,
    up_dac_r1_mode_reg,
    up_dac_par_enb_reg,
    \up_dac_gpio_out_reg[3] ,
    \up_d_count_reg[31] ,
    \up_drp_wdata_reg[15] ,
    \up_drp_addr_reg[2] ,
    \up_drp_addr_reg[6] ,
    \up_drp_addr_reg[4] ,
    \up_drp_addr_reg[5] ,
    \up_drp_addr_reg[6]_0 ,
    \up_drp_addr_reg[7] ,
    \up_drp_addr_reg[8] ,
    \up_drp_addr_reg[9] ,
    \up_drp_addr_reg[10] ,
    \up_drp_addr_reg[11] ,
    up_drp_rwn_reg,
    \up_scratch_reg[8] ,
    \up_scratch_reg[9] ,
    \up_scratch_reg[10] ,
    \up_scratch_reg[11] ,
    \up_scratch_reg[12] ,
    \up_scratch_reg[13] ,
    \up_scratch_reg[14] ,
    \up_scratch_reg[15] ,
    \up_scratch_reg[16] ,
    \up_scratch_reg[17] ,
    \dac_data_reg[63] ,
    \dac_frame_reg[2] ,
    \dac_data_reg[63]_0 ,
    \dac_frame_reg[2]_0 ,
    \up_data_status_reg[0] ,
    up_status_ovf_s,
    data8,
    \up_rdata_reg[31]_0 ,
    \d_xfer_count_reg[5] ,
    s_axi_aclk,
    p_11_in,
    up_rreq_s,
    up_dac_pn_enb_reg_1,
    up_dac_lb_enb_reg_1,
    up_dac_iqcor_enb_reg_3,
    p_11_in_1,
    up_rreq_s_2,
    up_dac_pn_enb_reg_2,
    up_dac_lb_enb_reg_2,
    up_dac_iqcor_enb_reg_4,
    up_dac_par_type0,
    Q,
    up_drp_sel0,
    up_drp_wr_reg,
    up_wreq_s,
    up_rreq_s_3,
    up_resetn_reg,
    up_dac_sync_reg_0,
    up_dac_frame_reg_0,
    up_status_unf_reg,
    up_status_ovf_reg,
    up_mmcm_resetn_reg_0,
    up_drp_status_reg_0,
    \up_rdata_reg[15]_0 ,
    s_axi_aresetn,
    \up_rdata_reg[2]_0 ,
    \up_rdata_reg[2]_1 ,
    \up_rdata_reg[2]_2 ,
    \up_rdata_reg[2]_3 ,
    \up_rdata_reg[2]_4 ,
    \up_rdata_reg[28]_0 ,
    \up_rdata_reg[17]_0 ,
    \up_rdata_reg[17]_1 ,
    dac_status_s,
    dac_dovf,
    dac_dunf,
    E,
    \up_dac_dds_incr_2_reg[15] ,
    \up_dac_dds_scale_2_reg[15] ,
    \up_dac_dds_incr_1_reg[15] ,
    \up_dac_dds_scale_1_reg[15] ,
    \up_dac_iqcor_coeff_2_reg[15] ,
    \up_dac_data_sel_reg[3] ,
    D,
    \up_dac_pat_data_2_reg[15] ,
    \up_dac_dds_incr_2_reg[15]_0 ,
    \up_dac_dds_scale_2_reg[15]_0 ,
    \up_dac_dds_incr_1_reg[15]_0 ,
    \up_dac_dds_scale_1_reg[15]_0 ,
    \up_dac_iqcor_coeff_2_reg[15]_0 ,
    \up_dac_data_sel_reg[3]_0 ,
    \up_rdata_reg[31]_1 ,
    \up_dac_datarate_reg[0] ,
    \up_scratch_reg[0] ,
    \up_drp_rdata_hold_reg[0] ,
    \up_drp_rdata_hold_reg[15] ,
    \up_dac_gpio_out_reg[0] ,
    \up_rdata_reg[31]_2 ,
    dac_ddata_0,
    dac_ddata_1);
  output s_axi_aresetn_0;
  output [0:0]AR;
  output [1:0]p_5_in;
  output [50:0]up_dac_iqcor_enb_reg;
  output dac_enable_0;
  output [1:0]p_5_in_0;
  output [50:0]up_dac_iqcor_enb_reg_0;
  output dac_enable_1;
  output up_xfer_done_s;
  output [7:0]up_dac_par_type_reg;
  output dac_sync_reg;
  output up_drp_sel_s;
  output up_drp_wr_s;
  output up_wack_s;
  output up_rack_s;
  output mmcm_rst;
  output [1:0]data1;
  output up_dac_sync_reg;
  output up_dac_frame_reg;
  output [1:0]p_2_in;
  output [15:0]up_drp_status_reg;
  output \up_dac_pat_data_1_reg[15] ;
  output [16:0]\up_dac_iqcor_coeff_1_reg[15] ;
  output \up_dac_pat_data_1_reg[14] ;
  output \up_dac_pat_data_1_reg[13] ;
  output \up_dac_pat_data_1_reg[12] ;
  output \up_dac_pat_data_1_reg[11] ;
  output \up_dac_pat_data_1_reg[10] ;
  output \up_dac_pat_data_1_reg[9] ;
  output \up_dac_pat_data_1_reg[8] ;
  output \up_dac_pat_data_1_reg[7] ;
  output \up_dac_pat_data_1_reg[6] ;
  output \up_dac_pat_data_1_reg[5] ;
  output \up_dac_pat_data_1_reg[4] ;
  output \up_dac_dds_incr_1_reg[3] ;
  output up_dac_iqcor_enb_reg_1;
  output \up_dac_dds_incr_1_reg[2] ;
  output up_dac_lb_enb_reg;
  output \up_dac_dds_incr_1_reg[1] ;
  output \up_dac_dds_incr_1_reg[0] ;
  output up_dac_pn_enb_reg;
  output \up_dac_pat_data_1_reg[15]_0 ;
  output [16:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  output \up_dac_pat_data_1_reg[14]_0 ;
  output \up_dac_pat_data_1_reg[13]_0 ;
  output \up_dac_pat_data_1_reg[12]_0 ;
  output \up_dac_pat_data_1_reg[11]_0 ;
  output \up_dac_pat_data_1_reg[10]_0 ;
  output \up_dac_pat_data_1_reg[9]_0 ;
  output \up_dac_pat_data_1_reg[8]_0 ;
  output \up_dac_pat_data_1_reg[7]_0 ;
  output \up_dac_pat_data_1_reg[6]_0 ;
  output \up_dac_pat_data_1_reg[5]_0 ;
  output \up_dac_pat_data_1_reg[4]_0 ;
  output \up_dac_dds_incr_1_reg[3]_0 ;
  output up_dac_iqcor_enb_reg_2;
  output \up_dac_dds_incr_1_reg[2]_0 ;
  output up_dac_lb_enb_reg_0;
  output \up_dac_dds_incr_1_reg[1]_0 ;
  output \up_dac_dds_incr_1_reg[0]_0 ;
  output up_dac_pn_enb_reg_0;
  output up_mmcm_resetn_reg;
  output [16:0]\up_scratch_reg[31] ;
  output [6:0]\up_dac_gpio_out_reg[31] ;
  output up_dac_r1_mode_reg;
  output up_dac_par_enb_reg;
  output \up_dac_gpio_out_reg[3] ;
  output [30:0]\up_d_count_reg[31] ;
  output [15:0]\up_drp_wdata_reg[15] ;
  output \up_drp_addr_reg[2] ;
  output [6:0]\up_drp_addr_reg[6] ;
  output \up_drp_addr_reg[4] ;
  output \up_drp_addr_reg[5] ;
  output \up_drp_addr_reg[6]_0 ;
  output \up_drp_addr_reg[7] ;
  output \up_drp_addr_reg[8] ;
  output \up_drp_addr_reg[9] ;
  output \up_drp_addr_reg[10] ;
  output \up_drp_addr_reg[11] ;
  output up_drp_rwn_reg;
  output \up_scratch_reg[8] ;
  output \up_scratch_reg[9] ;
  output \up_scratch_reg[10] ;
  output \up_scratch_reg[11] ;
  output \up_scratch_reg[12] ;
  output \up_scratch_reg[13] ;
  output \up_scratch_reg[14] ;
  output \up_scratch_reg[15] ;
  output \up_scratch_reg[16] ;
  output \up_scratch_reg[17] ;
  output [63:0]\dac_data_reg[63] ;
  output [1:0]\dac_frame_reg[2] ;
  output [63:0]\dac_data_reg[63]_0 ;
  output [1:0]\dac_frame_reg[2]_0 ;
  output \up_data_status_reg[0] ;
  output up_status_ovf_s;
  output data8;
  output [31:0]\up_rdata_reg[31]_0 ;
  input \d_xfer_count_reg[5] ;
  input s_axi_aclk;
  input p_11_in;
  input up_rreq_s;
  input up_dac_pn_enb_reg_1;
  input up_dac_lb_enb_reg_1;
  input up_dac_iqcor_enb_reg_3;
  input p_11_in_1;
  input up_rreq_s_2;
  input up_dac_pn_enb_reg_2;
  input up_dac_lb_enb_reg_2;
  input up_dac_iqcor_enb_reg_4;
  input up_dac_par_type0;
  input [31:0]Q;
  input up_drp_sel0;
  input up_drp_wr_reg;
  input up_wreq_s;
  input up_rreq_s_3;
  input up_resetn_reg;
  input up_dac_sync_reg_0;
  input up_dac_frame_reg_0;
  input up_status_unf_reg;
  input up_status_ovf_reg;
  input up_mmcm_resetn_reg_0;
  input up_drp_status_reg_0;
  input [2:0]\up_rdata_reg[15]_0 ;
  input s_axi_aresetn;
  input \up_rdata_reg[2]_0 ;
  input \up_rdata_reg[2]_1 ;
  input \up_rdata_reg[2]_2 ;
  input \up_rdata_reg[2]_3 ;
  input \up_rdata_reg[2]_4 ;
  input \up_rdata_reg[28]_0 ;
  input \up_rdata_reg[17]_0 ;
  input \up_rdata_reg[17]_1 ;
  input dac_status_s;
  input dac_dovf;
  input dac_dunf;
  input [0:0]E;
  input [0:0]\up_dac_dds_incr_2_reg[15] ;
  input [0:0]\up_dac_dds_scale_2_reg[15] ;
  input [0:0]\up_dac_dds_incr_1_reg[15] ;
  input [0:0]\up_dac_dds_scale_1_reg[15] ;
  input [0:0]\up_dac_iqcor_coeff_2_reg[15] ;
  input [0:0]\up_dac_data_sel_reg[3] ;
  input [31:0]D;
  input [0:0]\up_dac_pat_data_2_reg[15] ;
  input [0:0]\up_dac_dds_incr_2_reg[15]_0 ;
  input [0:0]\up_dac_dds_scale_2_reg[15]_0 ;
  input [0:0]\up_dac_dds_incr_1_reg[15]_0 ;
  input [0:0]\up_dac_dds_scale_1_reg[15]_0 ;
  input [0:0]\up_dac_iqcor_coeff_2_reg[15]_0 ;
  input [0:0]\up_dac_data_sel_reg[3]_0 ;
  input [31:0]\up_rdata_reg[31]_1 ;
  input [0:0]\up_dac_datarate_reg[0] ;
  input [0:0]\up_scratch_reg[0] ;
  input [0:0]\up_drp_rdata_hold_reg[0] ;
  input [15:0]\up_drp_rdata_hold_reg[15] ;
  input [0:0]\up_dac_gpio_out_reg[0] ;
  input [30:0]\up_rdata_reg[31]_2 ;
  input [63:0]dac_ddata_0;
  input [63:0]dac_ddata_1;

  wire [0:0]AR;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \d_xfer_count_reg[5] ;
  wire [63:0]\dac_data_reg[63] ;
  wire [63:0]\dac_data_reg[63]_0 ;
  wire [63:0]dac_ddata_0;
  wire [63:0]dac_ddata_1;
  wire [1:0]dac_dds_incr_1_s;
  wire [1:0]dac_dds_incr_1_s_5;
  wire [1:0]dac_dds_incr_2_s;
  wire [1:0]dac_dds_incr_2_s_4;
  wire dac_dovf;
  wire dac_dunf;
  wire dac_enable_0;
  wire dac_enable_1;
  wire [1:0]\dac_frame_reg[2] ;
  wire [1:0]\dac_frame_reg[2]_0 ;
  wire dac_frame_s_0;
  wire dac_status_s;
  wire dac_sync_reg;
  wire [1:0]data1;
  wire data8;
  wire [15:15]\i_dds_0/dds_data_int ;
  wire [15:15]\i_dds_0/dds_data_int_3 ;
  wire [15:15]\i_dds_0/p_1_out ;
  wire [15:15]\i_dds_0/p_1_out_9 ;
  wire [15:15]\i_dds_1/dds_data_int ;
  wire [15:15]\i_dds_1/dds_data_int_2 ;
  wire [15:15]\i_dds_1/p_1_out ;
  wire [15:15]\i_dds_1/p_1_out_8 ;
  wire [15:15]\i_dds_2/dds_data_int ;
  wire [15:15]\i_dds_2/dds_data_int_1 ;
  wire [15:15]\i_dds_2/p_1_out ;
  wire [15:15]\i_dds_2/p_1_out_7 ;
  wire [15:15]\i_dds_3/dds_data_int ;
  wire [15:15]\i_dds_3/dds_data_int_0 ;
  wire [15:15]\i_dds_3/p_1_out ;
  wire [15:15]\i_dds_3/p_1_out_6 ;
  wire i_up_dac_common_n_100;
  wire i_up_dac_common_n_101;
  wire i_up_dac_common_n_102;
  wire i_up_dac_common_n_103;
  wire i_up_dac_common_n_104;
  wire i_up_dac_common_n_105;
  wire i_up_dac_common_n_106;
  wire i_up_dac_common_n_107;
  wire i_up_dac_common_n_108;
  wire i_up_dac_common_n_109;
  wire i_up_dac_common_n_88;
  wire i_up_dac_common_n_89;
  wire i_up_dac_common_n_90;
  wire i_up_dac_common_n_91;
  wire i_up_dac_common_n_92;
  wire i_up_dac_common_n_93;
  wire i_up_dac_common_n_94;
  wire i_up_dac_common_n_95;
  wire i_up_dac_common_n_96;
  wire i_up_dac_common_n_97;
  wire [1:0]in;
  wire [1:0]in_10;
  wire mmcm_rst;
  wire p_11_in;
  wire p_11_in_1;
  wire [1:0]p_2_in;
  wire [1:0]p_5_in;
  wire [1:0]p_5_in_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [30:0]\up_d_count_reg[31] ;
  wire [0:0]\up_dac_data_sel_reg[3] ;
  wire [0:0]\up_dac_data_sel_reg[3]_0 ;
  wire [0:0]\up_dac_datarate_reg[0] ;
  wire \up_dac_dds_incr_1_reg[0] ;
  wire \up_dac_dds_incr_1_reg[0]_0 ;
  wire [0:0]\up_dac_dds_incr_1_reg[15] ;
  wire [0:0]\up_dac_dds_incr_1_reg[15]_0 ;
  wire \up_dac_dds_incr_1_reg[1] ;
  wire \up_dac_dds_incr_1_reg[1]_0 ;
  wire \up_dac_dds_incr_1_reg[2] ;
  wire \up_dac_dds_incr_1_reg[2]_0 ;
  wire \up_dac_dds_incr_1_reg[3] ;
  wire \up_dac_dds_incr_1_reg[3]_0 ;
  wire [0:0]\up_dac_dds_incr_2_reg[15] ;
  wire [0:0]\up_dac_dds_incr_2_reg[15]_0 ;
  wire [0:0]\up_dac_dds_scale_1_reg[15] ;
  wire [0:0]\up_dac_dds_scale_1_reg[15]_0 ;
  wire [0:0]\up_dac_dds_scale_2_reg[15] ;
  wire [0:0]\up_dac_dds_scale_2_reg[15]_0 ;
  wire up_dac_frame_reg;
  wire up_dac_frame_reg_0;
  wire [0:0]\up_dac_gpio_out_reg[0] ;
  wire [6:0]\up_dac_gpio_out_reg[31] ;
  wire \up_dac_gpio_out_reg[3] ;
  wire [16:0]\up_dac_iqcor_coeff_1_reg[15] ;
  wire [16:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  wire [0:0]\up_dac_iqcor_coeff_2_reg[15] ;
  wire [0:0]\up_dac_iqcor_coeff_2_reg[15]_0 ;
  wire [50:0]up_dac_iqcor_enb_reg;
  wire [50:0]up_dac_iqcor_enb_reg_0;
  wire up_dac_iqcor_enb_reg_1;
  wire up_dac_iqcor_enb_reg_2;
  wire up_dac_iqcor_enb_reg_3;
  wire up_dac_iqcor_enb_reg_4;
  wire up_dac_lb_enb_reg;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire up_dac_lb_enb_reg_2;
  wire up_dac_par_enb_reg;
  wire up_dac_par_type0;
  wire [7:0]up_dac_par_type_reg;
  wire \up_dac_pat_data_1_reg[10] ;
  wire \up_dac_pat_data_1_reg[10]_0 ;
  wire \up_dac_pat_data_1_reg[11] ;
  wire \up_dac_pat_data_1_reg[11]_0 ;
  wire \up_dac_pat_data_1_reg[12] ;
  wire \up_dac_pat_data_1_reg[12]_0 ;
  wire \up_dac_pat_data_1_reg[13] ;
  wire \up_dac_pat_data_1_reg[13]_0 ;
  wire \up_dac_pat_data_1_reg[14] ;
  wire \up_dac_pat_data_1_reg[14]_0 ;
  wire \up_dac_pat_data_1_reg[15] ;
  wire \up_dac_pat_data_1_reg[15]_0 ;
  wire \up_dac_pat_data_1_reg[4] ;
  wire \up_dac_pat_data_1_reg[4]_0 ;
  wire \up_dac_pat_data_1_reg[5] ;
  wire \up_dac_pat_data_1_reg[5]_0 ;
  wire \up_dac_pat_data_1_reg[6] ;
  wire \up_dac_pat_data_1_reg[6]_0 ;
  wire \up_dac_pat_data_1_reg[7] ;
  wire \up_dac_pat_data_1_reg[7]_0 ;
  wire \up_dac_pat_data_1_reg[8] ;
  wire \up_dac_pat_data_1_reg[8]_0 ;
  wire \up_dac_pat_data_1_reg[9] ;
  wire \up_dac_pat_data_1_reg[9]_0 ;
  wire [0:0]\up_dac_pat_data_2_reg[15] ;
  wire up_dac_pn_enb_reg;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire up_dac_pn_enb_reg_2;
  wire up_dac_r1_mode_reg;
  wire up_dac_sync_reg;
  wire up_dac_sync_reg_0;
  wire \up_data_status_reg[0] ;
  wire \up_drp_addr_reg[10] ;
  wire \up_drp_addr_reg[11] ;
  wire \up_drp_addr_reg[2] ;
  wire \up_drp_addr_reg[4] ;
  wire \up_drp_addr_reg[5] ;
  wire [6:0]\up_drp_addr_reg[6] ;
  wire \up_drp_addr_reg[6]_0 ;
  wire \up_drp_addr_reg[7] ;
  wire \up_drp_addr_reg[8] ;
  wire \up_drp_addr_reg[9] ;
  wire [0:0]\up_drp_rdata_hold_reg[0] ;
  wire [15:0]\up_drp_rdata_hold_reg[15] ;
  wire up_drp_rwn_reg;
  wire up_drp_sel0;
  wire up_drp_sel_s;
  wire [15:0]up_drp_status_reg;
  wire up_drp_status_reg_0;
  wire [15:0]\up_drp_wdata_reg[15] ;
  wire up_drp_wr_reg;
  wire up_drp_wr_s;
  wire up_mmcm_resetn_reg;
  wire up_mmcm_resetn_reg_0;
  wire up_rack0__0;
  wire up_rack_0_s;
  wire up_rack_1_s;
  wire up_rack_s;
  wire up_rack_s_2;
  wire \up_rdata[0]_i_1_n_0 ;
  wire \up_rdata[10]_i_1_n_0 ;
  wire \up_rdata[11]_i_1_n_0 ;
  wire \up_rdata[12]_i_1_n_0 ;
  wire \up_rdata[13]_i_1_n_0 ;
  wire \up_rdata[14]_i_1_n_0 ;
  wire \up_rdata[15]_i_1_n_0 ;
  wire \up_rdata[16]_i_1_n_0 ;
  wire \up_rdata[17]_i_1_n_0 ;
  wire \up_rdata[18]_i_1_n_0 ;
  wire \up_rdata[19]_i_1_n_0 ;
  wire \up_rdata[1]_i_1_n_0 ;
  wire \up_rdata[20]_i_1_n_0 ;
  wire \up_rdata[21]_i_1_n_0 ;
  wire \up_rdata[22]_i_1_n_0 ;
  wire \up_rdata[23]_i_1_n_0 ;
  wire \up_rdata[24]_i_1_n_0 ;
  wire \up_rdata[25]_i_1_n_0 ;
  wire \up_rdata[26]_i_1_n_0 ;
  wire \up_rdata[27]_i_1_n_0 ;
  wire \up_rdata[28]_i_1_n_0 ;
  wire \up_rdata[29]_i_1_n_0 ;
  wire \up_rdata[2]_i_1_n_0 ;
  wire \up_rdata[30]_i_1_n_0 ;
  wire \up_rdata[31]_i_1_n_0 ;
  wire \up_rdata[3]_i_1_n_0 ;
  wire \up_rdata[4]_i_1_n_0 ;
  wire \up_rdata[5]_i_1_n_0 ;
  wire \up_rdata[6]_i_1_n_0 ;
  wire \up_rdata[7]_i_1_n_0 ;
  wire \up_rdata[8]_i_1_n_0 ;
  wire \up_rdata[9]_i_1_n_0 ;
  wire [31:0]up_rdata_0_s;
  wire [31:0]up_rdata_1_s;
  wire [2:0]\up_rdata_reg[15]_0 ;
  wire \up_rdata_reg[17]_0 ;
  wire \up_rdata_reg[17]_1 ;
  wire \up_rdata_reg[28]_0 ;
  wire \up_rdata_reg[2]_0 ;
  wire \up_rdata_reg[2]_1 ;
  wire \up_rdata_reg[2]_2 ;
  wire \up_rdata_reg[2]_3 ;
  wire \up_rdata_reg[2]_4 ;
  wire [31:0]\up_rdata_reg[31]_0 ;
  wire [31:0]\up_rdata_reg[31]_1 ;
  wire [30:0]\up_rdata_reg[31]_2 ;
  wire [31:0]up_rdata_s;
  wire up_resetn_reg;
  wire up_rreq_s;
  wire up_rreq_s_2;
  wire up_rreq_s_3;
  wire [0:0]\up_scratch_reg[0] ;
  wire \up_scratch_reg[10] ;
  wire \up_scratch_reg[11] ;
  wire \up_scratch_reg[12] ;
  wire \up_scratch_reg[13] ;
  wire \up_scratch_reg[14] ;
  wire \up_scratch_reg[15] ;
  wire \up_scratch_reg[16] ;
  wire \up_scratch_reg[17] ;
  wire [16:0]\up_scratch_reg[31] ;
  wire \up_scratch_reg[8] ;
  wire \up_scratch_reg[9] ;
  wire up_status_ovf_reg;
  wire up_status_ovf_s;
  wire up_status_unf_reg;
  wire up_wack0__0;
  wire up_wack_0_s;
  wire up_wack_1_s;
  wire up_wack_s;
  wire up_wack_s_1;
  wire up_wreq_s;
  wire up_xfer_done_s;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122_channel i_channel_0
       (.D(\i_dds_0/p_1_out_9 ),
        .DI(in_10),
        .E(dac_sync_reg),
        .Q({dac_dds_incr_1_s,dac_dds_incr_2_s}),
        .\d_data_cntrl_reg[0] (AR),
        .d_xfer_toggle_reg(\d_xfer_count_reg[5] ),
        .\dac_data_reg[63]_0 (\dac_data_reg[63] ),
        .dac_ddata_0(dac_ddata_0),
        .\dac_dds_phase_1_0_reg[3]_0 ({i_up_dac_common_n_88,i_up_dac_common_n_89}),
        .\dac_dds_phase_1_1_reg[3]_0 ({i_up_dac_common_n_94,i_up_dac_common_n_95}),
        .\dac_dds_phase_2_0_reg[3]_0 ({i_up_dac_common_n_90,i_up_dac_common_n_91}),
        .\dac_dds_phase_2_1_reg[3]_0 ({i_up_dac_common_n_96,i_up_dac_common_n_97}),
        .\dac_dds_phase_3_1_reg[3]_0 ({i_up_dac_common_n_92,i_up_dac_common_n_93}),
        .dac_enable_0(dac_enable_0),
        .\dac_frame_reg[2]_0 (\dac_frame_reg[2] ),
        .dac_frame_s_0(dac_frame_s_0),
        .\dds_data_int_reg[15] (\i_dds_0/dds_data_int ),
        .\dds_data_int_reg[15]_0 (\i_dds_1/dds_data_int ),
        .\dds_data_int_reg[15]_1 (\i_dds_2/dds_data_int ),
        .\dds_data_int_reg[15]_2 (\i_dds_3/dds_data_int ),
        .\dds_data_reg[15] (\i_dds_1/p_1_out_8 ),
        .\dds_data_reg[15]_0 (\i_dds_2/p_1_out_7 ),
        .\dds_data_reg[15]_1 (\i_dds_3/p_1_out_6 ),
        .p_11_in(p_11_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .\up_dac_data_sel_reg[3] (\up_dac_data_sel_reg[3] ),
        .\up_dac_dds_incr_1_reg[0] (\up_dac_dds_incr_1_reg[0] ),
        .\up_dac_dds_incr_1_reg[15] (\up_dac_dds_incr_1_reg[15] ),
        .\up_dac_dds_incr_1_reg[1] (\up_dac_dds_incr_1_reg[1] ),
        .\up_dac_dds_incr_1_reg[2] (\up_dac_dds_incr_1_reg[2] ),
        .\up_dac_dds_incr_1_reg[3] (\up_dac_dds_incr_1_reg[3] ),
        .\up_dac_dds_incr_2_reg[15] (\up_dac_dds_incr_2_reg[15] ),
        .\up_dac_dds_scale_1_reg[15] (\up_dac_dds_scale_1_reg[15] ),
        .\up_dac_dds_scale_2_reg[15] (\up_dac_dds_scale_2_reg[15] ),
        .\up_dac_iqcor_coeff_1_reg[15] (\up_dac_iqcor_coeff_1_reg[15] ),
        .\up_dac_iqcor_coeff_1_reg[15]_0 (Q),
        .\up_dac_iqcor_coeff_2_reg[15] (\up_dac_iqcor_coeff_2_reg[15] ),
        .up_dac_iqcor_enb_reg(up_dac_iqcor_enb_reg),
        .up_dac_iqcor_enb_reg_0(up_dac_iqcor_enb_reg_1),
        .up_dac_iqcor_enb_reg_1(up_dac_iqcor_enb_reg_3),
        .up_dac_lb_enb_reg(p_5_in[1]),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg),
        .up_dac_lb_enb_reg_1(up_dac_lb_enb_reg_1),
        .\up_dac_pat_data_1_reg[10] (\up_dac_pat_data_1_reg[10] ),
        .\up_dac_pat_data_1_reg[11] (\up_dac_pat_data_1_reg[11] ),
        .\up_dac_pat_data_1_reg[12] (\up_dac_pat_data_1_reg[12] ),
        .\up_dac_pat_data_1_reg[13] (\up_dac_pat_data_1_reg[13] ),
        .\up_dac_pat_data_1_reg[14] (\up_dac_pat_data_1_reg[14] ),
        .\up_dac_pat_data_1_reg[15] (\up_dac_pat_data_1_reg[15] ),
        .\up_dac_pat_data_1_reg[4] (\up_dac_pat_data_1_reg[4] ),
        .\up_dac_pat_data_1_reg[5] (\up_dac_pat_data_1_reg[5] ),
        .\up_dac_pat_data_1_reg[6] (\up_dac_pat_data_1_reg[6] ),
        .\up_dac_pat_data_1_reg[7] (\up_dac_pat_data_1_reg[7] ),
        .\up_dac_pat_data_1_reg[8] (\up_dac_pat_data_1_reg[8] ),
        .\up_dac_pat_data_1_reg[9] (\up_dac_pat_data_1_reg[9] ),
        .\up_dac_pat_data_2_reg[15] (E),
        .up_dac_pn_enb_reg(p_5_in[0]),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg),
        .up_dac_pn_enb_reg_1(up_dac_pn_enb_reg_1),
        .up_rack_0_s(up_rack_0_s),
        .\up_rdata_reg[15] (\up_rdata_reg[15]_0 ),
        .\up_rdata_reg[31] (up_rdata_0_s),
        .\up_rdata_reg[31]_0 (D),
        .up_rreq_s(up_rreq_s),
        .up_wack_0_s(up_wack_0_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122_channel__parameterized0 i_channel_1
       (.D(\i_dds_0/p_1_out ),
        .DI(in),
        .E(dac_sync_reg),
        .Q({dac_dds_incr_1_s_5,dac_dds_incr_2_s_4}),
        .\d_data_cntrl_reg[0] (AR),
        .\d_data_cntrl_reg[131] (\d_xfer_count_reg[5] ),
        .\dac_data_reg[63]_0 (\dac_data_reg[63]_0 ),
        .dac_ddata_1(dac_ddata_1),
        .\dac_dds_phase_1_0_reg[3]_0 ({i_up_dac_common_n_100,i_up_dac_common_n_101}),
        .\dac_dds_phase_1_1_reg[3]_0 ({i_up_dac_common_n_106,i_up_dac_common_n_107}),
        .\dac_dds_phase_2_0_reg[3]_0 ({i_up_dac_common_n_102,i_up_dac_common_n_103}),
        .\dac_dds_phase_2_1_reg[3]_0 ({i_up_dac_common_n_108,i_up_dac_common_n_109}),
        .\dac_dds_phase_3_1_reg[3]_0 ({i_up_dac_common_n_104,i_up_dac_common_n_105}),
        .dac_enable_1(dac_enable_1),
        .\dac_frame_reg[2]_0 (\dac_frame_reg[2]_0 ),
        .dac_frame_s_0(dac_frame_s_0),
        .\dds_data_int_reg[15] (\i_dds_0/dds_data_int_3 ),
        .\dds_data_int_reg[15]_0 (\i_dds_1/dds_data_int_2 ),
        .\dds_data_int_reg[15]_1 (\i_dds_2/dds_data_int_1 ),
        .\dds_data_int_reg[15]_2 (\i_dds_3/dds_data_int_0 ),
        .\dds_data_reg[15] (\i_dds_1/p_1_out ),
        .\dds_data_reg[15]_0 (\i_dds_2/p_1_out ),
        .\dds_data_reg[15]_1 (\i_dds_3/p_1_out ),
        .p_11_in_1(p_11_in_1),
        .s_axi_aclk(s_axi_aclk),
        .\up_dac_data_sel_reg[3] (\up_dac_data_sel_reg[3]_0 ),
        .\up_dac_dds_incr_1_reg[0] (\up_dac_dds_incr_1_reg[0]_0 ),
        .\up_dac_dds_incr_1_reg[15] (\up_dac_dds_incr_1_reg[15]_0 ),
        .\up_dac_dds_incr_1_reg[1] (\up_dac_dds_incr_1_reg[1]_0 ),
        .\up_dac_dds_incr_1_reg[2] (\up_dac_dds_incr_1_reg[2]_0 ),
        .\up_dac_dds_incr_1_reg[3] (\up_dac_dds_incr_1_reg[3]_0 ),
        .\up_dac_dds_incr_2_reg[15] (\up_dac_dds_incr_2_reg[15]_0 ),
        .\up_dac_dds_scale_1_reg[15] (\up_dac_dds_scale_1_reg[15]_0 ),
        .\up_dac_dds_scale_2_reg[15] (\up_dac_dds_scale_2_reg[15]_0 ),
        .\up_dac_iqcor_coeff_1_reg[15] (\up_dac_iqcor_coeff_1_reg[15]_0 ),
        .\up_dac_iqcor_coeff_1_reg[15]_0 (Q),
        .\up_dac_iqcor_coeff_2_reg[15] (\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .up_dac_iqcor_enb_reg(up_dac_iqcor_enb_reg_0),
        .up_dac_iqcor_enb_reg_0(up_dac_iqcor_enb_reg_2),
        .up_dac_iqcor_enb_reg_1(up_dac_iqcor_enb_reg_4),
        .up_dac_lb_enb_reg(p_5_in_0[1]),
        .up_dac_lb_enb_reg_0(up_dac_lb_enb_reg_0),
        .up_dac_lb_enb_reg_1(up_dac_lb_enb_reg_2),
        .\up_dac_pat_data_1_reg[10] (\up_dac_pat_data_1_reg[10]_0 ),
        .\up_dac_pat_data_1_reg[11] (\up_dac_pat_data_1_reg[11]_0 ),
        .\up_dac_pat_data_1_reg[12] (\up_dac_pat_data_1_reg[12]_0 ),
        .\up_dac_pat_data_1_reg[13] (\up_dac_pat_data_1_reg[13]_0 ),
        .\up_dac_pat_data_1_reg[14] (\up_dac_pat_data_1_reg[14]_0 ),
        .\up_dac_pat_data_1_reg[15] (\up_dac_pat_data_1_reg[15]_0 ),
        .\up_dac_pat_data_1_reg[4] (\up_dac_pat_data_1_reg[4]_0 ),
        .\up_dac_pat_data_1_reg[5] (\up_dac_pat_data_1_reg[5]_0 ),
        .\up_dac_pat_data_1_reg[6] (\up_dac_pat_data_1_reg[6]_0 ),
        .\up_dac_pat_data_1_reg[7] (\up_dac_pat_data_1_reg[7]_0 ),
        .\up_dac_pat_data_1_reg[8] (\up_dac_pat_data_1_reg[8]_0 ),
        .\up_dac_pat_data_1_reg[9] (\up_dac_pat_data_1_reg[9]_0 ),
        .\up_dac_pat_data_2_reg[15] (\up_dac_pat_data_2_reg[15] ),
        .up_dac_pn_enb_reg(p_5_in_0[0]),
        .up_dac_pn_enb_reg_0(up_dac_pn_enb_reg_0),
        .up_dac_pn_enb_reg_1(up_dac_pn_enb_reg_2),
        .up_rack_1_s(up_rack_1_s),
        .\up_rdata_reg[15] (\up_rdata_reg[15]_0 ),
        .\up_rdata_reg[31] (up_rdata_1_s),
        .\up_rdata_reg[31]_0 (\up_rdata_reg[31]_1 ),
        .up_rreq_s_2(up_rreq_s_2),
        .up_wack_1_s(up_wack_1_s),
        .\up_xfer_data_reg[1] (s_axi_aresetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_common i_up_dac_common
       (.D({up_dac_sync_reg,up_dac_frame_reg}),
        .DI(in_10),
        .E(dac_sync_reg),
        .Q(Q),
        .\d_data_cntrl_reg[8] (\i_dds_0/p_1_out_9 ),
        .\d_data_cntrl_reg[8]_0 (\i_dds_1/p_1_out_8 ),
        .\d_data_cntrl_reg[8]_1 (\i_dds_2/p_1_out_7 ),
        .\d_data_cntrl_reg[8]_2 (\i_dds_3/p_1_out_6 ),
        .\d_data_cntrl_reg[8]_3 (\i_dds_0/p_1_out ),
        .\d_data_cntrl_reg[8]_4 (\i_dds_1/p_1_out ),
        .\d_data_cntrl_reg[8]_5 (\i_dds_2/p_1_out ),
        .\d_data_cntrl_reg[8]_6 (\i_dds_3/p_1_out ),
        .\d_xfer_count_reg[5] (\d_xfer_count_reg[5] ),
        .\dac_dds_phase_3_0_reg[3] ({dac_dds_incr_1_s,dac_dds_incr_2_s}),
        .\dac_dds_phase_3_0_reg[3]_0 ({dac_dds_incr_1_s_5,dac_dds_incr_2_s_4}),
        .dac_dovf(dac_dovf),
        .dac_dunf(dac_dunf),
        .dac_frame_s_0(dac_frame_s_0),
        .dac_status_s(dac_status_s),
        .dac_sync_reg_0({i_up_dac_common_n_88,i_up_dac_common_n_89}),
        .dac_sync_reg_1({i_up_dac_common_n_90,i_up_dac_common_n_91}),
        .dac_sync_reg_10({i_up_dac_common_n_108,i_up_dac_common_n_109}),
        .dac_sync_reg_2({i_up_dac_common_n_92,i_up_dac_common_n_93}),
        .dac_sync_reg_3({i_up_dac_common_n_94,i_up_dac_common_n_95}),
        .dac_sync_reg_4({i_up_dac_common_n_96,i_up_dac_common_n_97}),
        .dac_sync_reg_5(in),
        .dac_sync_reg_6({i_up_dac_common_n_100,i_up_dac_common_n_101}),
        .dac_sync_reg_7({i_up_dac_common_n_102,i_up_dac_common_n_103}),
        .dac_sync_reg_8({i_up_dac_common_n_104,i_up_dac_common_n_105}),
        .dac_sync_reg_9({i_up_dac_common_n_106,i_up_dac_common_n_107}),
        .data1(data1),
        .data8(data8),
        .\dds_data_reg[15] (\i_dds_0/dds_data_int ),
        .\dds_data_reg[15]_0 (\i_dds_1/dds_data_int ),
        .\dds_data_reg[15]_1 (\i_dds_2/dds_data_int ),
        .\dds_data_reg[15]_2 (\i_dds_3/dds_data_int ),
        .\dds_data_reg[15]_3 (\i_dds_0/dds_data_int_3 ),
        .\dds_data_reg[15]_4 (\i_dds_1/dds_data_int_2 ),
        .\dds_data_reg[15]_5 (\i_dds_2/dds_data_int_1 ),
        .\dds_data_reg[15]_6 (\i_dds_3/dds_data_int_0 ),
        .mmcm_rst(mmcm_rst),
        .p_2_in(p_2_in),
        .rst_reg(AR),
        .s_axi_aclk(s_axi_aclk),
        .\up_d_count_reg[31] (\up_d_count_reg[31] ),
        .\up_dac_datarate_reg[0]_0 (\up_dac_datarate_reg[0] ),
        .up_dac_frame_reg_0(up_dac_frame_reg_0),
        .\up_dac_gpio_out_reg[0]_0 (\up_dac_gpio_out_reg[0] ),
        .\up_dac_gpio_out_reg[31]_0 (\up_dac_gpio_out_reg[31] ),
        .\up_dac_gpio_out_reg[3]_0 (\up_dac_gpio_out_reg[3] ),
        .up_dac_par_enb_reg_0(up_dac_par_enb_reg),
        .up_dac_par_type0(up_dac_par_type0),
        .up_dac_par_type_reg_0(up_dac_par_type_reg),
        .up_dac_r1_mode_reg_0(up_dac_r1_mode_reg),
        .up_dac_sync_reg_0(up_dac_sync_reg_0),
        .\up_data_status_reg[0] (\up_data_status_reg[0] ),
        .\up_data_status_reg[0]_0 (s_axi_aresetn_0),
        .\up_drp_addr_reg[10]_0 (\up_drp_addr_reg[10] ),
        .\up_drp_addr_reg[11]_0 (\up_drp_addr_reg[11] ),
        .\up_drp_addr_reg[2]_0 (\up_drp_addr_reg[2] ),
        .\up_drp_addr_reg[4]_0 (\up_drp_addr_reg[4] ),
        .\up_drp_addr_reg[5]_0 (\up_drp_addr_reg[5] ),
        .\up_drp_addr_reg[6]_0 (\up_drp_addr_reg[6] ),
        .\up_drp_addr_reg[6]_1 (\up_drp_addr_reg[6]_0 ),
        .\up_drp_addr_reg[7]_0 (\up_drp_addr_reg[7] ),
        .\up_drp_addr_reg[8]_0 (\up_drp_addr_reg[8] ),
        .\up_drp_addr_reg[9]_0 (\up_drp_addr_reg[9] ),
        .\up_drp_rdata_hold_reg[0]_0 (\up_drp_rdata_hold_reg[0] ),
        .\up_drp_rdata_hold_reg[15]_0 (\up_drp_rdata_hold_reg[15] ),
        .up_drp_rwn_reg_0(up_drp_rwn_reg),
        .up_drp_sel0(up_drp_sel0),
        .up_drp_sel_s(up_drp_sel_s),
        .up_drp_status_reg_0(up_drp_status_reg),
        .up_drp_status_reg_1(up_drp_status_reg_0),
        .\up_drp_wdata_reg[15]_0 (\up_drp_wdata_reg[15] ),
        .up_drp_wr_reg_0(up_drp_wr_reg),
        .up_drp_wr_s(up_drp_wr_s),
        .up_mmcm_resetn_reg_0(up_mmcm_resetn_reg),
        .up_mmcm_resetn_reg_1(up_mmcm_resetn_reg_0),
        .up_rack_s_2(up_rack_s_2),
        .\up_rdata_reg[17]_0 (\up_rdata_reg[17]_0 ),
        .\up_rdata_reg[17]_1 (\up_rdata_reg[17]_1 ),
        .\up_rdata_reg[28]_0 (\up_rdata_reg[28]_0 ),
        .\up_rdata_reg[2]_0 (\up_rdata_reg[2]_0 ),
        .\up_rdata_reg[2]_1 (\up_rdata_reg[2]_1 ),
        .\up_rdata_reg[2]_2 (\up_rdata_reg[2]_2 ),
        .\up_rdata_reg[2]_3 (\up_rdata_reg[2]_3 ),
        .\up_rdata_reg[2]_4 (\up_rdata_reg[2]_4 ),
        .\up_rdata_reg[31]_0 (up_rdata_s),
        .\up_rdata_reg[31]_1 (\up_rdata_reg[31]_2 ),
        .up_resetn_reg_0(up_resetn_reg),
        .up_rreq_s_3(up_rreq_s_3),
        .\up_scratch_reg[0]_0 (\up_scratch_reg[0] ),
        .\up_scratch_reg[10]_0 (\up_scratch_reg[10] ),
        .\up_scratch_reg[11]_0 (\up_scratch_reg[11] ),
        .\up_scratch_reg[12]_0 (\up_scratch_reg[12] ),
        .\up_scratch_reg[13]_0 (\up_scratch_reg[13] ),
        .\up_scratch_reg[14]_0 (\up_scratch_reg[14] ),
        .\up_scratch_reg[15]_0 (\up_scratch_reg[15] ),
        .\up_scratch_reg[16]_0 (\up_scratch_reg[16] ),
        .\up_scratch_reg[17]_0 (\up_scratch_reg[17] ),
        .\up_scratch_reg[31]_0 (\up_scratch_reg[31] ),
        .\up_scratch_reg[8]_0 (\up_scratch_reg[8] ),
        .\up_scratch_reg[9]_0 (\up_scratch_reg[9] ),
        .up_status_ovf_reg_0(up_status_ovf_reg),
        .up_status_ovf_s(up_status_ovf_s),
        .up_status_unf_reg_0(up_status_unf_reg),
        .up_wack_s_1(up_wack_s_1),
        .up_wreq_s(up_wreq_s),
        .up_xfer_done_s(up_xfer_done_s));
  LUT3 #(
    .INIT(8'hFE)) 
    up_rack0
       (.I0(up_rack_s_2),
        .I1(up_rack_0_s),
        .I2(up_rack_1_s),
        .O(up_rack0__0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_rack0__0),
        .Q(up_rack_s));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[0]_i_1 
       (.I0(up_rdata_s[0]),
        .I1(up_rdata_0_s[0]),
        .I2(up_rdata_1_s[0]),
        .O(\up_rdata[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[10]_i_1 
       (.I0(up_rdata_s[10]),
        .I1(up_rdata_0_s[10]),
        .I2(up_rdata_1_s[10]),
        .O(\up_rdata[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[11]_i_1 
       (.I0(up_rdata_s[11]),
        .I1(up_rdata_0_s[11]),
        .I2(up_rdata_1_s[11]),
        .O(\up_rdata[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[12]_i_1 
       (.I0(up_rdata_s[12]),
        .I1(up_rdata_0_s[12]),
        .I2(up_rdata_1_s[12]),
        .O(\up_rdata[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[13]_i_1 
       (.I0(up_rdata_s[13]),
        .I1(up_rdata_0_s[13]),
        .I2(up_rdata_1_s[13]),
        .O(\up_rdata[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[14]_i_1 
       (.I0(up_rdata_s[14]),
        .I1(up_rdata_0_s[14]),
        .I2(up_rdata_1_s[14]),
        .O(\up_rdata[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[15]_i_1 
       (.I0(up_rdata_s[15]),
        .I1(up_rdata_0_s[15]),
        .I2(up_rdata_1_s[15]),
        .O(\up_rdata[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[16]_i_1 
       (.I0(up_rdata_s[16]),
        .I1(up_rdata_0_s[16]),
        .I2(up_rdata_1_s[16]),
        .O(\up_rdata[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[17]_i_1 
       (.I0(up_rdata_s[17]),
        .I1(up_rdata_0_s[17]),
        .I2(up_rdata_1_s[17]),
        .O(\up_rdata[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[18]_i_1 
       (.I0(up_rdata_s[18]),
        .I1(up_rdata_0_s[18]),
        .I2(up_rdata_1_s[18]),
        .O(\up_rdata[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[19]_i_1 
       (.I0(up_rdata_s[19]),
        .I1(up_rdata_0_s[19]),
        .I2(up_rdata_1_s[19]),
        .O(\up_rdata[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[1]_i_1 
       (.I0(up_rdata_s[1]),
        .I1(up_rdata_0_s[1]),
        .I2(up_rdata_1_s[1]),
        .O(\up_rdata[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[20]_i_1 
       (.I0(up_rdata_s[20]),
        .I1(up_rdata_0_s[20]),
        .I2(up_rdata_1_s[20]),
        .O(\up_rdata[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[21]_i_1 
       (.I0(up_rdata_s[21]),
        .I1(up_rdata_0_s[21]),
        .I2(up_rdata_1_s[21]),
        .O(\up_rdata[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[22]_i_1 
       (.I0(up_rdata_s[22]),
        .I1(up_rdata_0_s[22]),
        .I2(up_rdata_1_s[22]),
        .O(\up_rdata[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[23]_i_1 
       (.I0(up_rdata_s[23]),
        .I1(up_rdata_0_s[23]),
        .I2(up_rdata_1_s[23]),
        .O(\up_rdata[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[24]_i_1 
       (.I0(up_rdata_s[24]),
        .I1(up_rdata_0_s[24]),
        .I2(up_rdata_1_s[24]),
        .O(\up_rdata[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[25]_i_1 
       (.I0(up_rdata_s[25]),
        .I1(up_rdata_0_s[25]),
        .I2(up_rdata_1_s[25]),
        .O(\up_rdata[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[26]_i_1 
       (.I0(up_rdata_s[26]),
        .I1(up_rdata_0_s[26]),
        .I2(up_rdata_1_s[26]),
        .O(\up_rdata[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[27]_i_1 
       (.I0(up_rdata_s[27]),
        .I1(up_rdata_0_s[27]),
        .I2(up_rdata_1_s[27]),
        .O(\up_rdata[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[28]_i_1 
       (.I0(up_rdata_s[28]),
        .I1(up_rdata_0_s[28]),
        .I2(up_rdata_1_s[28]),
        .O(\up_rdata[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[29]_i_1 
       (.I0(up_rdata_s[29]),
        .I1(up_rdata_0_s[29]),
        .I2(up_rdata_1_s[29]),
        .O(\up_rdata[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[2]_i_1 
       (.I0(up_rdata_s[2]),
        .I1(up_rdata_0_s[2]),
        .I2(up_rdata_1_s[2]),
        .O(\up_rdata[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[30]_i_1 
       (.I0(up_rdata_s[30]),
        .I1(up_rdata_0_s[30]),
        .I2(up_rdata_1_s[30]),
        .O(\up_rdata[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[31]_i_1 
       (.I0(up_rdata_s[31]),
        .I1(up_rdata_0_s[31]),
        .I2(up_rdata_1_s[31]),
        .O(\up_rdata[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[3]_i_1 
       (.I0(up_rdata_s[3]),
        .I1(up_rdata_0_s[3]),
        .I2(up_rdata_1_s[3]),
        .O(\up_rdata[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[4]_i_1 
       (.I0(up_rdata_s[4]),
        .I1(up_rdata_0_s[4]),
        .I2(up_rdata_1_s[4]),
        .O(\up_rdata[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[5]_i_1 
       (.I0(up_rdata_s[5]),
        .I1(up_rdata_0_s[5]),
        .I2(up_rdata_1_s[5]),
        .O(\up_rdata[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[6]_i_1 
       (.I0(up_rdata_s[6]),
        .I1(up_rdata_0_s[6]),
        .I2(up_rdata_1_s[6]),
        .O(\up_rdata[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[7]_i_1 
       (.I0(up_rdata_s[7]),
        .I1(up_rdata_0_s[7]),
        .I2(up_rdata_1_s[7]),
        .O(\up_rdata[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[8]_i_1 
       (.I0(up_rdata_s[8]),
        .I1(up_rdata_0_s[8]),
        .I2(up_rdata_1_s[8]),
        .O(\up_rdata[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[9]_i_1 
       (.I0(up_rdata_s[9]),
        .I1(up_rdata_0_s[9]),
        .I2(up_rdata_1_s[9]),
        .O(\up_rdata[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[0]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[10]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[11]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[12]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[13]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[14]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[15]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[16]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[17]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[18]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[19]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[1]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[20]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[21]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[22]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[23]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[24]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[25]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[26]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[27]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[28]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[29]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[2]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[30]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[31]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[3]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[4]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[5]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[6]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[7]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[8]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata[9]_i_1_n_0 ),
        .Q(\up_rdata_reg[31]_0 [9]));
  LUT3 #(
    .INIT(8'hFE)) 
    up_wack0
       (.I0(up_wack_s_1),
        .I1(up_wack_0_s),
        .I2(up_wack_1_s),
        .O(up_wack0__0));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_wack0__0),
        .Q(up_wack_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122_if
   (dac_div_clk,
    up_drp_ready_reg,
    data10,
    dac_status_s,
    dac_data_out_p,
    dac_data_out_n,
    dac_frame_out_p,
    dac_frame_out_n,
    dac_clk_out_p,
    dac_clk_out_n,
    Q,
    s_axi_aclk,
    up_drp_sel_s,
    up_drp_wr_s,
    mmcm_rst,
    up_drp_ready_reg_0,
    up_drp_ready_reg_1,
    dac_clk_in_p,
    dac_clk_in_n,
    \up_drp_rdata_reg[0] ,
    rst,
    \dac_data_out_p[15] ,
    \dac_data_out_p[15]_0 ,
    dac_frame_out_p_0,
    dac_frame_out_p_1);
  output dac_div_clk;
  output [0:0]up_drp_ready_reg;
  output [0:0]data10;
  output dac_status_s;
  output [15:0]dac_data_out_p;
  output [15:0]dac_data_out_n;
  output dac_frame_out_p;
  output dac_frame_out_n;
  output dac_clk_out_p;
  output dac_clk_out_n;
  output [15:0]Q;
  input s_axi_aclk;
  input up_drp_sel_s;
  input up_drp_wr_s;
  input mmcm_rst;
  input [15:0]up_drp_ready_reg_0;
  input [6:0]up_drp_ready_reg_1;
  input dac_clk_in_p;
  input dac_clk_in_n;
  input \up_drp_rdata_reg[0] ;
  input rst;
  input [63:0]\dac_data_out_p[15] ;
  input [63:0]\dac_data_out_p[15]_0 ;
  input [1:0]dac_frame_out_p_0;
  input [1:0]dac_frame_out_p_1;

  wire [15:0]Q;
  wire dac_clk_in_n;
  wire dac_clk_in_p;
  wire dac_clk_out_n;
  wire dac_clk_out_p;
  wire [15:0]dac_data_out_n;
  wire [15:0]dac_data_out_p;
  wire [63:0]\dac_data_out_p[15] ;
  wire [63:0]\dac_data_out_p[15]_0 ;
  wire dac_div_clk;
  wire dac_frame_out_n;
  wire dac_frame_out_p;
  wire [1:0]dac_frame_out_p_0;
  wire [1:0]dac_frame_out_p_1;
  wire dac_status_i_1_n_0;
  wire dac_status_m1;
  wire dac_status_s;
  wire [0:0]data10;
  wire i_serdes_clk_n_0;
  wire i_serdes_clk_n_4;
  wire mmcm_rst;
  wire rst;
  wire s_axi_aclk;
  wire \up_drp_rdata_reg[0] ;
  wire [0:0]up_drp_ready_reg;
  wire [15:0]up_drp_ready_reg_0;
  wire [6:0]up_drp_ready_reg_1;
  wire up_drp_sel_s;
  wire up_drp_wr_s;

  LUT2 #(
    .INIT(4'h2)) 
    dac_status_i_1
       (.I0(dac_status_m1),
        .I1(rst),
        .O(dac_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dac_status_m1_reg
       (.C(dac_div_clk),
        .CE(1'b1),
        .D(i_serdes_clk_n_4),
        .Q(dac_status_m1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_status_reg
       (.C(dac_div_clk),
        .CE(1'b1),
        .D(dac_status_i_1_n_0),
        .Q(dac_status_s),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_serdes_clk i_serdes_clk
       (.Q(Q),
        .clk(i_serdes_clk_n_0),
        .dac_clk_in_n(dac_clk_in_n),
        .dac_clk_in_p(dac_clk_in_p),
        .data10(data10),
        .div_clk(dac_div_clk),
        .mmcm_rst(mmcm_rst),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk),
        .up_drp_locked_reg(i_serdes_clk_n_4),
        .\up_drp_rdata_reg[0] (\up_drp_rdata_reg[0] ),
        .up_drp_ready_reg(up_drp_ready_reg),
        .up_drp_ready_reg_0(up_drp_ready_reg_0),
        .up_drp_ready_reg_1(up_drp_ready_reg_1),
        .up_drp_sel_s(up_drp_sel_s),
        .up_drp_wr_s(up_drp_wr_s));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_serdes_out__parameterized0 i_serdes_out_clk
       (.clk(i_serdes_clk_n_0),
        .dac_clk_out_n(dac_clk_out_n),
        .dac_clk_out_p(dac_clk_out_p),
        .div_clk(dac_div_clk),
        .rst(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_serdes_out i_serdes_out_data
       (.clk(i_serdes_clk_n_0),
        .dac_data_out_n(dac_data_out_n),
        .dac_data_out_p(dac_data_out_p),
        .\dac_data_out_p[15] (\dac_data_out_p[15] ),
        .\dac_data_out_p[15]_0 (\dac_data_out_p[15]_0 ),
        .div_clk(dac_div_clk),
        .rst(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_serdes_out__parameterized0_0 i_serdes_out_frame
       (.clk(i_serdes_clk_n_0),
        .dac_frame_out_n(dac_frame_out_n),
        .dac_frame_out_p(dac_frame_out_p),
        .dac_frame_out_p_0(dac_frame_out_p_0),
        .dac_frame_out_p_1(dac_frame_out_p_1),
        .div_clk(dac_div_clk),
        .rst(rst));
endmodule

(* CHECK_LICENSE_TYPE = "system_axi_ad9122_0_0,axi_ad9122,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_ad9122,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (dac_clk_in_p,
    dac_clk_in_n,
    dac_clk_out_p,
    dac_clk_out_n,
    dac_frame_out_p,
    dac_frame_out_n,
    dac_data_out_p,
    dac_data_out_n,
    dac_sync_out,
    dac_sync_in,
    dac_div_clk,
    dac_valid_0,
    dac_enable_0,
    dac_ddata_0,
    dac_valid_1,
    dac_enable_1,
    dac_ddata_1,
    dac_dovf,
    dac_dunf,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready);
  input dac_clk_in_p;
  input dac_clk_in_n;
  output dac_clk_out_p;
  output dac_clk_out_n;
  output dac_frame_out_p;
  output dac_frame_out_n;
  output [15:0]dac_data_out_p;
  output [15:0]dac_data_out_n;
  output dac_sync_out;
  input dac_sync_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 dac_div_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dac_div_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_axi_ad9122_0_0_dac_div_clk, INSERT_VIP 0" *) output dac_div_clk;
  output dac_valid_0;
  output dac_enable_0;
  input [63:0]dac_ddata_0;
  output dac_valid_1;
  output dac_enable_1;
  input [63:0]dac_ddata_1;
  input dac_dovf;
  input dac_dunf;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;

  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire dac_clk_in_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire dac_clk_in_p;
  (* SLEW = "SLOW" *) wire dac_clk_out_n;
  (* SLEW = "SLOW" *) wire dac_clk_out_p;
  (* SLEW = "SLOW" *) wire [15:0]dac_data_out_n;
  (* SLEW = "SLOW" *) wire [15:0]dac_data_out_p;
  wire [63:0]dac_ddata_0;
  wire [63:0]dac_ddata_1;
  wire dac_div_clk;
  wire dac_dovf;
  wire dac_dunf;
  wire dac_enable_0;
  wire dac_enable_1;
  (* SLEW = "SLOW" *) wire dac_frame_out_n;
  (* SLEW = "SLOW" *) wire dac_frame_out_p;
  wire dac_sync_in;
  wire dac_sync_out;
  wire dac_valid_0;
  wire dac_valid_1;
  wire s_axi_aclk;
  wire [31:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  (* DAC_DATAPATH_DISABLE = "0" *) 
  (* DEVICE_TYPE = "0" *) 
  (* ID = "0" *) 
  (* IO_DELAY_GROUP = "dev_if_delay_group" *) 
  (* MMCM_OR_BUFIO_N = "1" *) 
  (* SERDES_OR_DDR_N = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_ad9122 inst
       (.dac_clk_in_n(dac_clk_in_n),
        .dac_clk_in_p(dac_clk_in_p),
        .dac_clk_out_n(dac_clk_out_n),
        .dac_clk_out_p(dac_clk_out_p),
        .dac_data_out_n(dac_data_out_n),
        .dac_data_out_p(dac_data_out_p),
        .dac_ddata_0(dac_ddata_0),
        .dac_ddata_1(dac_ddata_1),
        .dac_div_clk(dac_div_clk),
        .dac_dovf(dac_dovf),
        .dac_dunf(dac_dunf),
        .dac_enable_0(dac_enable_0),
        .dac_enable_1(dac_enable_1),
        .dac_frame_out_n(dac_frame_out_n),
        .dac_frame_out_p(dac_frame_out_p),
        .dac_sync_in(dac_sync_in),
        .dac_sync_out(dac_sync_out),
        .dac_valid_0(dac_valid_0),
        .dac_valid_1(dac_valid_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi
   (up_axi_rvalid_reg_0,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    D,
    Q,
    up_rreq_s,
    \up_wdata_reg[2]_0 ,
    \up_wdata_reg[31]_0 ,
    p_11_in,
    \up_wdata_reg[1]_0 ,
    \up_wdata_reg[0]_0 ,
    \up_dac_iqcor_coeff_1_reg[15] ,
    up_rreq_s_0,
    \up_wdata_reg[2]_1 ,
    p_11_in_1,
    \up_wdata_reg[1]_1 ,
    \up_wdata_reg[0]_1 ,
    \up_waddr_reg[1]_0 ,
    up_dac_par_type0,
    \up_waddr_reg[0]_0 ,
    up_wreq_s,
    \up_wdata_reg[28]_0 ,
    up_drp_sel0,
    \up_waddr_reg[4]_0 ,
    \up_raddr_reg[9]_0 ,
    \up_raddr_reg[9]_1 ,
    \up_raddr_reg[3]_0 ,
    \up_raddr_reg[0]_0 ,
    \up_raddr_reg[0]_1 ,
    up_rreq_s_2,
    \up_raddr_reg[2]_0 ,
    \up_raddr_reg[1]_0 ,
    \up_raddr_reg[4]_0 ,
    \up_raddr_reg[0]_2 ,
    \up_wdata_reg[0]_2 ,
    \up_wdata_reg[0]_3 ,
    \up_wdata_reg[0]_4 ,
    \up_wdata_reg[1]_2 ,
    up_drp_ready_reg,
    \up_wdata_reg[1]_3 ,
    \up_wdata_reg[0]_5 ,
    s_axi_rdata,
    \up_waddr_reg[1]_1 ,
    \up_waddr_reg[1]_2 ,
    \up_waddr_reg[1]_3 ,
    \up_waddr_reg[1]_4 ,
    \up_waddr_reg[0]_1 ,
    E,
    \up_waddr_reg[2]_0 ,
    \up_waddr_reg[1]_5 ,
    \up_waddr_reg[1]_6 ,
    \up_waddr_reg[1]_7 ,
    \up_waddr_reg[1]_8 ,
    \up_waddr_reg[0]_2 ,
    \up_waddr_reg[1]_9 ,
    \up_waddr_reg[2]_1 ,
    s_axi_aclk,
    up_axi_rvalid_reg_1,
    \up_rdata_reg[4] ,
    \up_rdata_reg[5] ,
    \up_rdata_reg[6] ,
    \up_rdata_reg[7] ,
    \up_rdata_reg[8] ,
    \up_rdata_reg[9] ,
    \up_rdata_reg[10] ,
    \up_rdata_reg[11] ,
    \up_rdata_reg[12] ,
    \up_rdata_reg[13] ,
    \up_rdata_reg[14] ,
    \up_rdata_reg[15] ,
    \up_rdata_reg[31] ,
    up_dac_iqcor_enb_reg,
    \up_rdata_reg[3] ,
    \up_rdata_reg[2] ,
    \up_rdata_reg[2]_0 ,
    \up_rdata_reg[1] ,
    \up_rdata_reg[1]_0 ,
    \up_rdata_reg[0] ,
    \up_rdata_reg[0]_0 ,
    p_5_in,
    \up_rdata_reg[4]_0 ,
    \up_rdata_reg[5]_0 ,
    \up_rdata_reg[6]_0 ,
    \up_rdata_reg[7]_0 ,
    \up_rdata_reg[8]_0 ,
    \up_rdata_reg[9]_0 ,
    \up_rdata_reg[10]_0 ,
    \up_rdata_reg[11]_0 ,
    \up_rdata_reg[12]_0 ,
    \up_rdata_reg[13]_0 ,
    \up_rdata_reg[14]_0 ,
    \up_rdata_reg[15]_0 ,
    \up_rdata_reg[31]_0 ,
    up_dac_iqcor_enb_reg_0,
    \up_rdata_reg[3]_0 ,
    \up_rdata_reg[2]_1 ,
    \up_rdata_reg[2]_2 ,
    \up_rdata_reg[1]_1 ,
    \up_rdata_reg[1]_2 ,
    \up_rdata_reg[0]_1 ,
    \up_rdata_reg[0]_2 ,
    p_5_in_3,
    up_dac_sync_reg,
    up_dac_frame_reg,
    \up_rdata_int_reg[31]_0 ,
    up_rack_s,
    \up_rdata_reg[1]_3 ,
    \up_rdata_reg[3]_1 ,
    \up_rdata_reg[5]_1 ,
    \up_rdata_reg[7]_1 ,
    \up_rdata_reg[6]_1 ,
    \up_rdata_reg[8]_1 ,
    \up_rdata_reg[9]_1 ,
    \up_rdata_reg[10]_1 ,
    \up_rdata_reg[11]_1 ,
    \up_rdata_reg[12]_1 ,
    \up_rdata_reg[13]_1 ,
    \up_rdata_reg[14]_1 ,
    \up_rdata_reg[15]_1 ,
    \up_rdata_reg[16] ,
    \up_rdata_reg[17] ,
    \up_rdata_reg[18] ,
    \up_rdata_reg[31]_1 ,
    \up_rdata_reg[31]_2 ,
    \up_rdata_reg[19] ,
    \up_rdata_reg[20] ,
    \up_rdata_reg[21] ,
    \up_rdata_reg[22] ,
    \up_rdata_reg[23] ,
    \up_rdata_reg[24] ,
    \up_rdata_reg[25] ,
    \up_rdata_reg[26] ,
    \up_rdata_reg[27] ,
    \up_rdata_reg[28] ,
    p_2_in,
    \up_rdata_reg[15]_2 ,
    data10,
    data8,
    data1,
    \up_rdata_reg[31]_3 ,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_bready,
    up_xfer_done_s,
    s_axi_arvalid,
    s_axi_rready,
    up_status_unf_reg,
    s_axi_aresetn,
    up_status_ovf_s,
    up_drp_status_reg,
    up_wack_s,
    s_axi_wdata,
    s_axi_awaddr,
    s_axi_araddr);
  output up_axi_rvalid_reg_0;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output [31:0]D;
  output [2:0]Q;
  output up_rreq_s;
  output \up_wdata_reg[2]_0 ;
  output [31:0]\up_wdata_reg[31]_0 ;
  output p_11_in;
  output \up_wdata_reg[1]_0 ;
  output \up_wdata_reg[0]_0 ;
  output [31:0]\up_dac_iqcor_coeff_1_reg[15] ;
  output up_rreq_s_0;
  output \up_wdata_reg[2]_1 ;
  output p_11_in_1;
  output \up_wdata_reg[1]_1 ;
  output \up_wdata_reg[0]_1 ;
  output [0:0]\up_waddr_reg[1]_0 ;
  output up_dac_par_type0;
  output [0:0]\up_waddr_reg[0]_0 ;
  output up_wreq_s;
  output \up_wdata_reg[28]_0 ;
  output up_drp_sel0;
  output [0:0]\up_waddr_reg[4]_0 ;
  output [30:0]\up_raddr_reg[9]_0 ;
  output \up_raddr_reg[9]_1 ;
  output \up_raddr_reg[3]_0 ;
  output \up_raddr_reg[0]_0 ;
  output \up_raddr_reg[0]_1 ;
  output up_rreq_s_2;
  output \up_raddr_reg[2]_0 ;
  output \up_raddr_reg[1]_0 ;
  output \up_raddr_reg[4]_0 ;
  output \up_raddr_reg[0]_2 ;
  output \up_wdata_reg[0]_2 ;
  output \up_wdata_reg[0]_3 ;
  output \up_wdata_reg[0]_4 ;
  output \up_wdata_reg[1]_2 ;
  output up_drp_ready_reg;
  output \up_wdata_reg[1]_3 ;
  output \up_wdata_reg[0]_5 ;
  output [31:0]s_axi_rdata;
  output [0:0]\up_waddr_reg[1]_1 ;
  output [0:0]\up_waddr_reg[1]_2 ;
  output [0:0]\up_waddr_reg[1]_3 ;
  output [0:0]\up_waddr_reg[1]_4 ;
  output [0:0]\up_waddr_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\up_waddr_reg[2]_0 ;
  output [0:0]\up_waddr_reg[1]_5 ;
  output [0:0]\up_waddr_reg[1]_6 ;
  output [0:0]\up_waddr_reg[1]_7 ;
  output [0:0]\up_waddr_reg[1]_8 ;
  output [0:0]\up_waddr_reg[0]_2 ;
  output [0:0]\up_waddr_reg[1]_9 ;
  output [0:0]\up_waddr_reg[2]_1 ;
  input s_axi_aclk;
  input up_axi_rvalid_reg_1;
  input \up_rdata_reg[4] ;
  input \up_rdata_reg[5] ;
  input \up_rdata_reg[6] ;
  input \up_rdata_reg[7] ;
  input \up_rdata_reg[8] ;
  input \up_rdata_reg[9] ;
  input \up_rdata_reg[10] ;
  input \up_rdata_reg[11] ;
  input \up_rdata_reg[12] ;
  input \up_rdata_reg[13] ;
  input \up_rdata_reg[14] ;
  input \up_rdata_reg[15] ;
  input [16:0]\up_rdata_reg[31] ;
  input [50:0]up_dac_iqcor_enb_reg;
  input \up_rdata_reg[3] ;
  input \up_rdata_reg[2] ;
  input \up_rdata_reg[2]_0 ;
  input \up_rdata_reg[1] ;
  input \up_rdata_reg[1]_0 ;
  input \up_rdata_reg[0] ;
  input \up_rdata_reg[0]_0 ;
  input [1:0]p_5_in;
  input \up_rdata_reg[4]_0 ;
  input \up_rdata_reg[5]_0 ;
  input \up_rdata_reg[6]_0 ;
  input \up_rdata_reg[7]_0 ;
  input \up_rdata_reg[8]_0 ;
  input \up_rdata_reg[9]_0 ;
  input \up_rdata_reg[10]_0 ;
  input \up_rdata_reg[11]_0 ;
  input \up_rdata_reg[12]_0 ;
  input \up_rdata_reg[13]_0 ;
  input \up_rdata_reg[14]_0 ;
  input \up_rdata_reg[15]_0 ;
  input [16:0]\up_rdata_reg[31]_0 ;
  input [50:0]up_dac_iqcor_enb_reg_0;
  input \up_rdata_reg[3]_0 ;
  input \up_rdata_reg[2]_1 ;
  input \up_rdata_reg[2]_2 ;
  input \up_rdata_reg[1]_1 ;
  input \up_rdata_reg[1]_2 ;
  input \up_rdata_reg[0]_1 ;
  input \up_rdata_reg[0]_2 ;
  input [1:0]p_5_in_3;
  input up_dac_sync_reg;
  input up_dac_frame_reg;
  input [31:0]\up_rdata_int_reg[31]_0 ;
  input up_rack_s;
  input \up_rdata_reg[1]_3 ;
  input \up_rdata_reg[3]_1 ;
  input \up_rdata_reg[5]_1 ;
  input [7:0]\up_rdata_reg[7]_1 ;
  input \up_rdata_reg[6]_1 ;
  input \up_rdata_reg[8]_1 ;
  input \up_rdata_reg[9]_1 ;
  input \up_rdata_reg[10]_1 ;
  input \up_rdata_reg[11]_1 ;
  input \up_rdata_reg[12]_1 ;
  input \up_rdata_reg[13]_1 ;
  input \up_rdata_reg[14]_1 ;
  input \up_rdata_reg[15]_1 ;
  input \up_rdata_reg[16] ;
  input \up_rdata_reg[17] ;
  input \up_rdata_reg[18] ;
  input [16:0]\up_rdata_reg[31]_1 ;
  input [30:0]\up_rdata_reg[31]_2 ;
  input [2:0]\up_rdata_reg[19] ;
  input \up_rdata_reg[20] ;
  input \up_rdata_reg[21] ;
  input \up_rdata_reg[22] ;
  input \up_rdata_reg[23] ;
  input \up_rdata_reg[24] ;
  input \up_rdata_reg[25] ;
  input \up_rdata_reg[26] ;
  input \up_rdata_reg[27] ;
  input \up_rdata_reg[28] ;
  input [1:0]p_2_in;
  input [14:0]\up_rdata_reg[15]_2 ;
  input [16:0]data10;
  input data8;
  input [1:0]data1;
  input [6:0]\up_rdata_reg[31]_3 ;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_bready;
  input up_xfer_done_s;
  input s_axi_arvalid;
  input s_axi_rready;
  input up_status_unf_reg;
  input s_axi_aresetn;
  input up_status_ovf_s;
  input [0:0]up_drp_status_reg;
  input up_wack_s;
  input [31:0]s_axi_wdata;
  input [13:0]s_axi_awaddr;
  input [13:0]s_axi_araddr;

  wire [31:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [1:0]data1;
  wire [16:0]data10;
  wire data8;
  wire \i_core/i_channel_0/up_dac_iqcor_enb1 ;
  wire \i_core/i_channel_0/up_wreq_s21_in ;
  wire p_0_in;
  wire p_11_in;
  wire p_11_in_1;
  wire p_1_in;
  wire [1:0]p_2_in;
  wire [1:0]p_5_in;
  wire p_5_in_0;
  wire [1:0]p_5_in_3;
  wire s_axi_aclk;
  wire [13:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [13:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire up_axi_arready_i_1_n_0;
  wire up_axi_awready_i_1_n_0;
  wire up_axi_bvalid_i_1_n_0;
  wire \up_axi_rdata[0]_i_1_n_0 ;
  wire \up_axi_rdata[10]_i_1_n_0 ;
  wire \up_axi_rdata[11]_i_1_n_0 ;
  wire \up_axi_rdata[12]_i_1_n_0 ;
  wire \up_axi_rdata[13]_i_1_n_0 ;
  wire \up_axi_rdata[14]_i_1_n_0 ;
  wire \up_axi_rdata[15]_i_1_n_0 ;
  wire \up_axi_rdata[16]_i_1_n_0 ;
  wire \up_axi_rdata[17]_i_1_n_0 ;
  wire \up_axi_rdata[18]_i_1_n_0 ;
  wire \up_axi_rdata[19]_i_1_n_0 ;
  wire \up_axi_rdata[1]_i_1_n_0 ;
  wire \up_axi_rdata[20]_i_1_n_0 ;
  wire \up_axi_rdata[21]_i_1_n_0 ;
  wire \up_axi_rdata[22]_i_1_n_0 ;
  wire \up_axi_rdata[23]_i_1_n_0 ;
  wire \up_axi_rdata[24]_i_1_n_0 ;
  wire \up_axi_rdata[25]_i_1_n_0 ;
  wire \up_axi_rdata[26]_i_1_n_0 ;
  wire \up_axi_rdata[27]_i_1_n_0 ;
  wire \up_axi_rdata[28]_i_1_n_0 ;
  wire \up_axi_rdata[29]_i_1_n_0 ;
  wire \up_axi_rdata[2]_i_1_n_0 ;
  wire \up_axi_rdata[30]_i_1_n_0 ;
  wire \up_axi_rdata[31]_i_1_n_0 ;
  wire \up_axi_rdata[3]_i_1_n_0 ;
  wire \up_axi_rdata[4]_i_1_n_0 ;
  wire \up_axi_rdata[5]_i_1_n_0 ;
  wire \up_axi_rdata[6]_i_1_n_0 ;
  wire \up_axi_rdata[7]_i_1_n_0 ;
  wire \up_axi_rdata[8]_i_1_n_0 ;
  wire \up_axi_rdata[9]_i_1_n_0 ;
  wire up_axi_rvalid_i_1_n_0;
  wire up_axi_rvalid_i_2_n_0;
  wire up_axi_rvalid_reg_0;
  wire up_axi_rvalid_reg_1;
  wire up_axi_wready_i_1_n_0;
  wire \up_dac_datarate[7]_i_2_n_0 ;
  wire \up_dac_datarate[7]_i_3_n_0 ;
  wire up_dac_frame_i_2_n_0;
  wire up_dac_frame_reg;
  wire \up_dac_gpio_out[31]_i_2_n_0 ;
  wire [31:0]\up_dac_iqcor_coeff_1_reg[15] ;
  wire [50:0]up_dac_iqcor_enb_reg;
  wire [50:0]up_dac_iqcor_enb_reg_0;
  wire up_dac_par_type0;
  wire up_dac_sync_i_2_n_0;
  wire up_dac_sync_reg;
  wire up_drp_ready_reg;
  wire up_drp_sel0;
  wire up_drp_sel_i_2_n_0;
  wire up_drp_sel_i_3_n_0;
  wire up_drp_sel_i_4_n_0;
  wire up_drp_sel_i_5_n_0;
  wire [0:0]up_drp_status_reg;
  wire up_rack_i_2__0_n_0;
  wire up_rack_i_2_n_0;
  wire up_rack_i_3__0_n_0;
  wire up_rack_i_3_n_0;
  wire up_rack_int;
  wire up_rack_int_d;
  wire up_rack_int_i_1_n_0;
  wire up_rack_s;
  wire \up_raddr_reg[0]_0 ;
  wire \up_raddr_reg[0]_1 ;
  wire \up_raddr_reg[0]_2 ;
  wire \up_raddr_reg[1]_0 ;
  wire \up_raddr_reg[2]_0 ;
  wire \up_raddr_reg[3]_0 ;
  wire \up_raddr_reg[4]_0 ;
  wire [30:0]\up_raddr_reg[9]_0 ;
  wire \up_raddr_reg[9]_1 ;
  wire [13:3]up_raddr_s;
  wire \up_rcount[0]_i_1_n_0 ;
  wire \up_rcount[1]_i_1_n_0 ;
  wire \up_rcount[2]_i_1_n_0 ;
  wire \up_rcount[3]_i_1_n_0 ;
  wire \up_rcount[3]_i_2_n_0 ;
  wire \up_rcount_reg_n_0_[0] ;
  wire \up_rcount_reg_n_0_[1] ;
  wire \up_rcount_reg_n_0_[2] ;
  wire \up_rdata[0]_i_2__0_n_0 ;
  wire \up_rdata[0]_i_2__1_n_0 ;
  wire \up_rdata[0]_i_3__1_n_0 ;
  wire \up_rdata[0]_i_4__0_n_0 ;
  wire \up_rdata[0]_i_5_n_0 ;
  wire \up_rdata[0]_i_6_n_0 ;
  wire \up_rdata[10]_i_2__1_n_0 ;
  wire \up_rdata[11]_i_2__1_n_0 ;
  wire \up_rdata[12]_i_2__1_n_0 ;
  wire \up_rdata[13]_i_2__1_n_0 ;
  wire \up_rdata[14]_i_2__1_n_0 ;
  wire \up_rdata[15]_i_2__1_n_0 ;
  wire \up_rdata[16]_i_2__0_n_0 ;
  wire \up_rdata[16]_i_2__1_n_0 ;
  wire \up_rdata[16]_i_2_n_0 ;
  wire \up_rdata[16]_i_3__0_n_0 ;
  wire \up_rdata[16]_i_3_n_0 ;
  wire \up_rdata[17]_i_2__0_n_0 ;
  wire \up_rdata[17]_i_2__1_n_0 ;
  wire \up_rdata[17]_i_2_n_0 ;
  wire \up_rdata[17]_i_5_n_0 ;
  wire \up_rdata[17]_i_6_n_0 ;
  wire \up_rdata[17]_i_7_n_0 ;
  wire \up_rdata[18]_i_2__0_n_0 ;
  wire \up_rdata[18]_i_2_n_0 ;
  wire \up_rdata[19]_i_2__0_n_0 ;
  wire \up_rdata[19]_i_2_n_0 ;
  wire \up_rdata[19]_i_3_n_0 ;
  wire \up_rdata[1]_i_2__1_n_0 ;
  wire \up_rdata[1]_i_3__1_n_0 ;
  wire \up_rdata[1]_i_5_n_0 ;
  wire \up_rdata[1]_i_6_n_0 ;
  wire \up_rdata[20]_i_2__0_n_0 ;
  wire \up_rdata[20]_i_2_n_0 ;
  wire \up_rdata[21]_i_2__0_n_0 ;
  wire \up_rdata[21]_i_2_n_0 ;
  wire \up_rdata[22]_i_2__0_n_0 ;
  wire \up_rdata[22]_i_2_n_0 ;
  wire \up_rdata[23]_i_2__0_n_0 ;
  wire \up_rdata[23]_i_2_n_0 ;
  wire \up_rdata[24]_i_2__0_n_0 ;
  wire \up_rdata[24]_i_2_n_0 ;
  wire \up_rdata[24]_i_3__0_n_0 ;
  wire \up_rdata[24]_i_3_n_0 ;
  wire \up_rdata[25]_i_2__0_n_0 ;
  wire \up_rdata[25]_i_2_n_0 ;
  wire \up_rdata[26]_i_2__0_n_0 ;
  wire \up_rdata[26]_i_2_n_0 ;
  wire \up_rdata[27]_i_2__0_n_0 ;
  wire \up_rdata[27]_i_2_n_0 ;
  wire \up_rdata[28]_i_2__0_n_0 ;
  wire \up_rdata[28]_i_2_n_0 ;
  wire \up_rdata[28]_i_4_n_0 ;
  wire \up_rdata[29]_i_2__0_n_0 ;
  wire \up_rdata[29]_i_2__1_n_0 ;
  wire \up_rdata[29]_i_2_n_0 ;
  wire \up_rdata[30]_i_2__0_n_0 ;
  wire \up_rdata[30]_i_2__1_n_0 ;
  wire \up_rdata[30]_i_2_n_0 ;
  wire \up_rdata[31]_i_2__0_n_0 ;
  wire \up_rdata[31]_i_2_n_0 ;
  wire \up_rdata[31]_i_3__0_n_0 ;
  wire \up_rdata[31]_i_3__1_n_0 ;
  wire \up_rdata[31]_i_3_n_0 ;
  wire \up_rdata[31]_i_4__0_n_0 ;
  wire \up_rdata[3]_i_2__0_n_0 ;
  wire \up_rdata[3]_i_2__1_n_0 ;
  wire \up_rdata[3]_i_2_n_0 ;
  wire \up_rdata[4]_i_2__1_n_0 ;
  wire \up_rdata[4]_i_3__1_n_0 ;
  wire \up_rdata[4]_i_4_n_0 ;
  wire \up_rdata[5]_i_2__1_n_0 ;
  wire \up_rdata[6]_i_2__1_n_0 ;
  wire \up_rdata[6]_i_4_n_0 ;
  wire \up_rdata[7]_i_2__1_n_0 ;
  wire \up_rdata[7]_i_3__1_n_0 ;
  wire \up_rdata[7]_i_4_n_0 ;
  wire \up_rdata[8]_i_2__1_n_0 ;
  wire \up_rdata[9]_i_2__1_n_0 ;
  wire [31:0]up_rdata_int;
  wire \up_rdata_int[0]_i_1_n_0 ;
  wire \up_rdata_int[10]_i_1_n_0 ;
  wire \up_rdata_int[11]_i_1_n_0 ;
  wire \up_rdata_int[12]_i_1_n_0 ;
  wire \up_rdata_int[13]_i_1_n_0 ;
  wire \up_rdata_int[14]_i_1_n_0 ;
  wire \up_rdata_int[15]_i_1_n_0 ;
  wire \up_rdata_int[16]_i_1_n_0 ;
  wire \up_rdata_int[17]_i_1_n_0 ;
  wire \up_rdata_int[18]_i_1_n_0 ;
  wire \up_rdata_int[19]_i_1_n_0 ;
  wire \up_rdata_int[1]_i_1_n_0 ;
  wire \up_rdata_int[20]_i_1_n_0 ;
  wire \up_rdata_int[21]_i_1_n_0 ;
  wire \up_rdata_int[22]_i_1_n_0 ;
  wire \up_rdata_int[23]_i_1_n_0 ;
  wire \up_rdata_int[24]_i_1_n_0 ;
  wire \up_rdata_int[25]_i_1_n_0 ;
  wire \up_rdata_int[26]_i_1_n_0 ;
  wire \up_rdata_int[27]_i_1_n_0 ;
  wire \up_rdata_int[28]_i_1_n_0 ;
  wire \up_rdata_int[29]_i_1_n_0 ;
  wire \up_rdata_int[2]_i_1_n_0 ;
  wire \up_rdata_int[30]_i_1_n_0 ;
  wire \up_rdata_int[31]_i_1_n_0 ;
  wire \up_rdata_int[3]_i_1_n_0 ;
  wire \up_rdata_int[4]_i_1_n_0 ;
  wire \up_rdata_int[5]_i_1_n_0 ;
  wire \up_rdata_int[6]_i_1_n_0 ;
  wire \up_rdata_int[7]_i_1_n_0 ;
  wire \up_rdata_int[8]_i_1_n_0 ;
  wire \up_rdata_int[9]_i_1_n_0 ;
  wire [31:0]up_rdata_int_d;
  wire [31:0]\up_rdata_int_reg[31]_0 ;
  wire \up_rdata_reg[0] ;
  wire \up_rdata_reg[0]_0 ;
  wire \up_rdata_reg[0]_1 ;
  wire \up_rdata_reg[0]_2 ;
  wire \up_rdata_reg[10] ;
  wire \up_rdata_reg[10]_0 ;
  wire \up_rdata_reg[10]_1 ;
  wire \up_rdata_reg[11] ;
  wire \up_rdata_reg[11]_0 ;
  wire \up_rdata_reg[11]_1 ;
  wire \up_rdata_reg[12] ;
  wire \up_rdata_reg[12]_0 ;
  wire \up_rdata_reg[12]_1 ;
  wire \up_rdata_reg[13] ;
  wire \up_rdata_reg[13]_0 ;
  wire \up_rdata_reg[13]_1 ;
  wire \up_rdata_reg[14] ;
  wire \up_rdata_reg[14]_0 ;
  wire \up_rdata_reg[14]_1 ;
  wire \up_rdata_reg[15] ;
  wire \up_rdata_reg[15]_0 ;
  wire \up_rdata_reg[15]_1 ;
  wire [14:0]\up_rdata_reg[15]_2 ;
  wire \up_rdata_reg[16] ;
  wire \up_rdata_reg[17] ;
  wire \up_rdata_reg[18] ;
  wire [2:0]\up_rdata_reg[19] ;
  wire \up_rdata_reg[1] ;
  wire \up_rdata_reg[1]_0 ;
  wire \up_rdata_reg[1]_1 ;
  wire \up_rdata_reg[1]_2 ;
  wire \up_rdata_reg[1]_3 ;
  wire \up_rdata_reg[20] ;
  wire \up_rdata_reg[21] ;
  wire \up_rdata_reg[22] ;
  wire \up_rdata_reg[23] ;
  wire \up_rdata_reg[24] ;
  wire \up_rdata_reg[25] ;
  wire \up_rdata_reg[26] ;
  wire \up_rdata_reg[27] ;
  wire \up_rdata_reg[28] ;
  wire \up_rdata_reg[2] ;
  wire \up_rdata_reg[2]_0 ;
  wire \up_rdata_reg[2]_1 ;
  wire \up_rdata_reg[2]_2 ;
  wire [16:0]\up_rdata_reg[31] ;
  wire [16:0]\up_rdata_reg[31]_0 ;
  wire [16:0]\up_rdata_reg[31]_1 ;
  wire [30:0]\up_rdata_reg[31]_2 ;
  wire [6:0]\up_rdata_reg[31]_3 ;
  wire \up_rdata_reg[3] ;
  wire \up_rdata_reg[3]_0 ;
  wire \up_rdata_reg[3]_1 ;
  wire \up_rdata_reg[4] ;
  wire \up_rdata_reg[4]_0 ;
  wire \up_rdata_reg[5] ;
  wire \up_rdata_reg[5]_0 ;
  wire \up_rdata_reg[5]_1 ;
  wire \up_rdata_reg[6] ;
  wire \up_rdata_reg[6]_0 ;
  wire \up_rdata_reg[6]_1 ;
  wire \up_rdata_reg[7] ;
  wire \up_rdata_reg[7]_0 ;
  wire [7:0]\up_rdata_reg[7]_1 ;
  wire \up_rdata_reg[8] ;
  wire \up_rdata_reg[8]_0 ;
  wire \up_rdata_reg[8]_1 ;
  wire \up_rdata_reg[9] ;
  wire \up_rdata_reg[9]_0 ;
  wire \up_rdata_reg[9]_1 ;
  wire up_resetn_i_2_n_0;
  wire up_rreq_i_1_n_0;
  wire up_rreq_s;
  wire up_rreq_s_0;
  wire up_rreq_s_2;
  wire up_rreq_s__0;
  wire up_rsel_i_1_n_0;
  wire up_rsel_reg_n_0;
  wire \up_scratch[31]_i_2_n_0 ;
  wire up_status_ovf_s;
  wire up_status_unf_i_2_n_0;
  wire up_status_unf_i_3_n_0;
  wire up_status_unf_reg;
  wire up_wack_i_2_n_0;
  wire up_wack_int;
  wire up_wack_int_i_1_n_0;
  wire up_wack_s;
  wire [0:0]\up_waddr_reg[0]_0 ;
  wire [0:0]\up_waddr_reg[0]_1 ;
  wire [0:0]\up_waddr_reg[0]_2 ;
  wire [0:0]\up_waddr_reg[1]_0 ;
  wire [0:0]\up_waddr_reg[1]_1 ;
  wire [0:0]\up_waddr_reg[1]_2 ;
  wire [0:0]\up_waddr_reg[1]_3 ;
  wire [0:0]\up_waddr_reg[1]_4 ;
  wire [0:0]\up_waddr_reg[1]_5 ;
  wire [0:0]\up_waddr_reg[1]_6 ;
  wire [0:0]\up_waddr_reg[1]_7 ;
  wire [0:0]\up_waddr_reg[1]_8 ;
  wire [0:0]\up_waddr_reg[1]_9 ;
  wire [0:0]\up_waddr_reg[2]_0 ;
  wire [0:0]\up_waddr_reg[2]_1 ;
  wire [0:0]\up_waddr_reg[4]_0 ;
  wire [13:0]up_waddr_s;
  wire [2:0]up_wcount;
  wire \up_wcount[0]_i_1_n_0 ;
  wire \up_wcount[1]_i_1_n_0 ;
  wire \up_wcount[2]_i_1_n_0 ;
  wire \up_wdata_reg[0]_0 ;
  wire \up_wdata_reg[0]_1 ;
  wire \up_wdata_reg[0]_2 ;
  wire \up_wdata_reg[0]_3 ;
  wire \up_wdata_reg[0]_4 ;
  wire \up_wdata_reg[0]_5 ;
  wire \up_wdata_reg[1]_0 ;
  wire \up_wdata_reg[1]_1 ;
  wire \up_wdata_reg[1]_2 ;
  wire \up_wdata_reg[1]_3 ;
  wire \up_wdata_reg[28]_0 ;
  wire \up_wdata_reg[2]_0 ;
  wire \up_wdata_reg[2]_1 ;
  wire [31:0]\up_wdata_reg[31]_0 ;
  wire up_wreq_i_1_n_0;
  wire up_wreq_s;
  wire up_wreq_s__0;
  wire up_wsel_i_1_n_0;
  wire up_wsel_reg_n_0;
  wire up_xfer_done_s;

  LUT2 #(
    .INIT(4'h4)) 
    up_axi_arready_i_1
       (.I0(s_axi_arready),
        .I1(up_rack_int),
        .O(up_axi_arready_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_axi_arready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_axi_arready_i_1_n_0),
        .Q(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h4)) 
    up_axi_awready_i_1
       (.I0(s_axi_awready),
        .I1(up_wack_int),
        .O(up_axi_awready_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_axi_awready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_axi_awready_i_1_n_0),
        .Q(s_axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h72)) 
    up_axi_bvalid_i_1
       (.I0(s_axi_bvalid),
        .I1(s_axi_bready),
        .I2(up_wack_int),
        .O(up_axi_bvalid_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_axi_bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[0]_i_1 
       (.I0(up_rdata_int_d[0]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[10]_i_1 
       (.I0(up_rdata_int_d[10]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[11]_i_1 
       (.I0(up_rdata_int_d[11]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[12]_i_1 
       (.I0(up_rdata_int_d[12]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[13]_i_1 
       (.I0(up_rdata_int_d[13]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[14]_i_1 
       (.I0(up_rdata_int_d[14]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[15]_i_1 
       (.I0(up_rdata_int_d[15]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[16]_i_1 
       (.I0(up_rdata_int_d[16]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[17]_i_1 
       (.I0(up_rdata_int_d[17]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[18]_i_1 
       (.I0(up_rdata_int_d[18]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[19]_i_1 
       (.I0(up_rdata_int_d[19]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[1]_i_1 
       (.I0(up_rdata_int_d[1]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[20]_i_1 
       (.I0(up_rdata_int_d[20]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[21]_i_1 
       (.I0(up_rdata_int_d[21]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[22]_i_1 
       (.I0(up_rdata_int_d[22]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[23]_i_1 
       (.I0(up_rdata_int_d[23]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[24]_i_1 
       (.I0(up_rdata_int_d[24]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[25]_i_1 
       (.I0(up_rdata_int_d[25]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[26]_i_1 
       (.I0(up_rdata_int_d[26]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[27]_i_1 
       (.I0(up_rdata_int_d[27]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[28]_i_1 
       (.I0(up_rdata_int_d[28]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[29]_i_1 
       (.I0(up_rdata_int_d[29]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[2]_i_1 
       (.I0(up_rdata_int_d[2]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[30]_i_1 
       (.I0(up_rdata_int_d[30]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[31]_i_1 
       (.I0(up_rdata_int_d[31]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[3]_i_1 
       (.I0(up_rdata_int_d[3]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[4]_i_1 
       (.I0(up_rdata_int_d[4]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[5]_i_1 
       (.I0(up_rdata_int_d[5]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[6]_i_1 
       (.I0(up_rdata_int_d[6]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[7]_i_1 
       (.I0(up_rdata_int_d[7]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[8]_i_1 
       (.I0(up_rdata_int_d[8]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \up_axi_rdata[9]_i_1 
       (.I0(up_rdata_int_d[9]),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(\up_axi_rdata[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[10]_i_1_n_0 ),
        .Q(s_axi_rdata[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[11]_i_1_n_0 ),
        .Q(s_axi_rdata[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[12]_i_1_n_0 ),
        .Q(s_axi_rdata[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[13]_i_1_n_0 ),
        .Q(s_axi_rdata[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[14]_i_1_n_0 ),
        .Q(s_axi_rdata[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[15]_i_1_n_0 ),
        .Q(s_axi_rdata[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[16]_i_1_n_0 ),
        .Q(s_axi_rdata[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[17]_i_1_n_0 ),
        .Q(s_axi_rdata[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[18]_i_1_n_0 ),
        .Q(s_axi_rdata[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[19]_i_1_n_0 ),
        .Q(s_axi_rdata[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[1]_i_1_n_0 ),
        .Q(s_axi_rdata[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[20]_i_1_n_0 ),
        .Q(s_axi_rdata[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[21]_i_1_n_0 ),
        .Q(s_axi_rdata[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[22]_i_1_n_0 ),
        .Q(s_axi_rdata[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[23]_i_1_n_0 ),
        .Q(s_axi_rdata[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[24]_i_1_n_0 ),
        .Q(s_axi_rdata[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[25]_i_1_n_0 ),
        .Q(s_axi_rdata[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[26]_i_1_n_0 ),
        .Q(s_axi_rdata[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[27]_i_1_n_0 ),
        .Q(s_axi_rdata[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[28]_i_1_n_0 ),
        .Q(s_axi_rdata[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[29]_i_1_n_0 ),
        .Q(s_axi_rdata[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[2]_i_1_n_0 ),
        .Q(s_axi_rdata[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[30]_i_1_n_0 ),
        .Q(s_axi_rdata[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[31]_i_1_n_0 ),
        .Q(s_axi_rdata[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[3]_i_1_n_0 ),
        .Q(s_axi_rdata[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[4]_i_1_n_0 ),
        .Q(s_axi_rdata[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[5]_i_1_n_0 ),
        .Q(s_axi_rdata[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[6]_i_1_n_0 ),
        .Q(s_axi_rdata[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[7]_i_1_n_0 ),
        .Q(s_axi_rdata[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[8]_i_1_n_0 ),
        .Q(s_axi_rdata[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_axi_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_axi_rdata[9]_i_1_n_0 ),
        .Q(s_axi_rdata[9]));
  LUT3 #(
    .INIT(8'hF8)) 
    up_axi_rvalid_i_1
       (.I0(up_axi_rvalid_reg_0),
        .I1(s_axi_rready),
        .I2(up_rack_int_d),
        .O(up_axi_rvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    up_axi_rvalid_i_2
       (.I0(up_rack_int_d),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .O(up_axi_rvalid_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_axi_rvalid_reg
       (.C(s_axi_aclk),
        .CE(up_axi_rvalid_i_1_n_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_axi_rvalid_i_2_n_0),
        .Q(up_axi_rvalid_reg_0));
  LUT2 #(
    .INIT(4'h4)) 
    up_axi_wready_i_1
       (.I0(s_axi_wready),
        .I1(up_wack_int),
        .O(up_axi_wready_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_axi_wready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_axi_wready_i_1_n_0),
        .Q(s_axi_wready));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \up_dac_data_sel[3]_i_1 
       (.I0(p_11_in),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[0]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \up_dac_data_sel[3]_i_1__0 
       (.I0(p_11_in_1),
        .I1(up_waddr_s[2]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[0]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    up_dac_datafmt_i_1
       (.I0(\up_dac_datarate[7]_i_3_n_0 ),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[3]),
        .I4(up_waddr_s[0]),
        .I5(\up_dac_datarate[7]_i_2_n_0 ),
        .O(up_dac_par_type0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \up_dac_datarate[7]_i_1 
       (.I0(\up_dac_datarate[7]_i_2_n_0 ),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .I5(\up_dac_datarate[7]_i_3_n_0 ),
        .O(\up_waddr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \up_dac_datarate[7]_i_2 
       (.I0(up_waddr_s[7]),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[5]),
        .O(\up_dac_datarate[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \up_dac_datarate[7]_i_3 
       (.I0(up_waddr_s[9]),
        .I1(up_waddr_s[8]),
        .I2(up_wreq_s__0),
        .I3(up_drp_sel_i_3_n_0),
        .I4(up_waddr_s[4]),
        .O(\up_dac_datarate[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \up_dac_dds_incr_1[15]_i_1 
       (.I0(p_11_in),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \up_dac_dds_incr_1[15]_i_1__0 
       (.I0(p_11_in_1),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \up_dac_dds_incr_2[15]_i_1 
       (.I0(p_11_in),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \up_dac_dds_incr_2[15]_i_1__0 
       (.I0(p_11_in_1),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \up_dac_dds_scale_1[15]_i_1 
       (.I0(p_11_in),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \up_dac_dds_scale_1[15]_i_1__0 
       (.I0(p_11_in_1),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \up_dac_dds_scale_2[15]_i_1 
       (.I0(p_11_in),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \up_dac_dds_scale_2[15]_i_1__0 
       (.I0(p_11_in_1),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[2]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h300A303030303030)) 
    up_dac_frame_i_1
       (.I0(\up_wdata_reg[31]_0 [0]),
        .I1(up_xfer_done_s),
        .I2(up_dac_frame_reg),
        .I3(up_drp_sel_i_5_n_0),
        .I4(up_dac_frame_i_2_n_0),
        .I5(\up_dac_datarate[7]_i_3_n_0 ),
        .O(\up_wdata_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    up_dac_frame_i_2
       (.I0(up_waddr_s[0]),
        .I1(up_dac_frame_reg),
        .I2(up_waddr_s[3]),
        .I3(up_waddr_s[2]),
        .O(up_dac_frame_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \up_dac_gpio_out[31]_i_1 
       (.I0(\up_dac_gpio_out[31]_i_2_n_0 ),
        .I1(up_waddr_s[4]),
        .I2(up_waddr_s[5]),
        .I3(up_waddr_s[7]),
        .I4(up_waddr_s[6]),
        .I5(up_wreq_s),
        .O(\up_waddr_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \up_dac_gpio_out[31]_i_2 
       (.I0(up_waddr_s[1]),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[3]),
        .I3(up_waddr_s[2]),
        .O(\up_dac_gpio_out[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \up_dac_iqcor_coeff_2[15]_i_1 
       (.I0(p_11_in),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[3]),
        .I4(up_waddr_s[2]),
        .O(\up_waddr_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \up_dac_iqcor_coeff_2[15]_i_1__0 
       (.I0(p_11_in_1),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[3]),
        .I4(up_waddr_s[2]),
        .O(\up_waddr_reg[1]_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_iqcor_enb_i_1
       (.I0(\up_wdata_reg[31]_0 [2]),
        .I1(p_11_in),
        .I2(\i_core/i_channel_0/up_dac_iqcor_enb1 ),
        .I3(up_dac_iqcor_enb_reg[50]),
        .O(\up_wdata_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_iqcor_enb_i_1__0
       (.I0(\up_wdata_reg[31]_0 [2]),
        .I1(p_11_in_1),
        .I2(\i_core/i_channel_0/up_dac_iqcor_enb1 ),
        .I3(up_dac_iqcor_enb_reg_0[50]),
        .O(\up_wdata_reg[2]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_lb_enb_i_1
       (.I0(\up_wdata_reg[31]_0 [1]),
        .I1(p_11_in),
        .I2(\i_core/i_channel_0/up_dac_iqcor_enb1 ),
        .I3(p_5_in[1]),
        .O(\up_wdata_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_lb_enb_i_1__0
       (.I0(\up_wdata_reg[31]_0 [1]),
        .I1(p_11_in_1),
        .I2(\i_core/i_channel_0/up_dac_iqcor_enb1 ),
        .I3(p_5_in_3[1]),
        .O(\up_wdata_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \up_dac_pat_data_2[15]_i_1 
       (.I0(p_11_in),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(up_waddr_s[3]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \up_dac_pat_data_2[15]_i_1__0 
       (.I0(p_11_in_1),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[0]),
        .I4(up_waddr_s[3]),
        .O(\up_waddr_reg[1]_9 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_pn_enb_i_1
       (.I0(\up_wdata_reg[31]_0 [0]),
        .I1(p_11_in),
        .I2(\i_core/i_channel_0/up_dac_iqcor_enb1 ),
        .I3(p_5_in[0]),
        .O(\up_wdata_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    up_dac_pn_enb_i_1__0
       (.I0(\up_wdata_reg[31]_0 [0]),
        .I1(p_11_in_1),
        .I2(\i_core/i_channel_0/up_dac_iqcor_enb1 ),
        .I3(p_5_in_3[0]),
        .O(\up_wdata_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    up_dac_pn_enb_i_2
       (.I0(up_waddr_s[3]),
        .I1(up_waddr_s[1]),
        .I2(up_waddr_s[0]),
        .I3(up_waddr_s[2]),
        .O(\i_core/i_channel_0/up_dac_iqcor_enb1 ));
  LUT6 #(
    .INIT(64'h0C220C0C0C0C0C0C)) 
    up_dac_sync_i_1
       (.I0(\up_wdata_reg[31]_0 [0]),
        .I1(up_dac_sync_reg),
        .I2(up_xfer_done_s),
        .I3(up_drp_sel_i_5_n_0),
        .I4(up_dac_sync_i_2_n_0),
        .I5(\up_dac_datarate[7]_i_3_n_0 ),
        .O(\up_wdata_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    up_dac_sync_i_2
       (.I0(up_dac_sync_reg),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[2]),
        .I3(up_waddr_s[3]),
        .O(up_dac_sync_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    up_drp_sel_i_1
       (.I0(up_drp_sel_i_2_n_0),
        .I1(up_drp_sel_i_3_n_0),
        .I2(up_waddr_s[4]),
        .I3(up_drp_sel_i_4_n_0),
        .I4(up_waddr_s[0]),
        .I5(up_drp_sel_i_5_n_0),
        .O(up_drp_sel0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h10)) 
    up_drp_sel_i_2
       (.I0(up_waddr_s[9]),
        .I1(up_waddr_s[8]),
        .I2(up_wreq_s__0),
        .O(up_drp_sel_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    up_drp_sel_i_3
       (.I0(up_waddr_s[13]),
        .I1(up_waddr_s[12]),
        .I2(up_waddr_s[11]),
        .I3(up_waddr_s[10]),
        .O(up_drp_sel_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    up_drp_sel_i_4
       (.I0(up_waddr_s[2]),
        .I1(up_waddr_s[3]),
        .O(up_drp_sel_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    up_drp_sel_i_5
       (.I0(up_waddr_s[5]),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[7]),
        .I3(up_waddr_s[1]),
        .O(up_drp_sel_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    up_drp_status_i_1
       (.I0(up_drp_sel0),
        .I1(up_drp_status_reg),
        .I2(data10[15]),
        .O(up_drp_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    up_drp_wr_i_1
       (.I0(up_drp_sel0),
        .I1(\up_wdata_reg[31]_0 [28]),
        .O(\up_wdata_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    up_mmcm_resetn_i_1
       (.I0(\up_wdata_reg[31]_0 [1]),
        .I1(\up_dac_datarate[7]_i_3_n_0 ),
        .I2(\up_scratch[31]_i_2_n_0 ),
        .I3(up_waddr_s[1]),
        .I4(up_resetn_i_2_n_0),
        .I5(data1[1]),
        .O(\up_wdata_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    up_rack_i_1
       (.I0(up_rack_i_2_n_0),
        .I1(up_rack_i_3_n_0),
        .I2(up_rreq_s__0),
        .I3(up_raddr_s[4]),
        .I4(up_raddr_s[5]),
        .O(up_rreq_s));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    up_rack_i_1__0
       (.I0(up_raddr_s[9]),
        .I1(up_raddr_s[8]),
        .I2(up_rack_i_2__0_n_0),
        .I3(up_rack_i_3_n_0),
        .I4(up_rreq_s__0),
        .I5(up_rack_i_3__0_n_0),
        .O(up_rreq_s_0));
  LUT4 #(
    .INIT(16'h0008)) 
    up_rack_i_1__1
       (.I0(up_rack_i_3_n_0),
        .I1(up_rreq_s__0),
        .I2(up_raddr_s[8]),
        .I3(up_raddr_s[9]),
        .O(up_rreq_s_2));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    up_rack_i_2
       (.I0(up_raddr_s[9]),
        .I1(up_raddr_s[8]),
        .I2(up_raddr_s[7]),
        .I3(up_raddr_s[6]),
        .O(up_rack_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h1)) 
    up_rack_i_2__0
       (.I0(up_raddr_s[6]),
        .I1(up_raddr_s[7]),
        .O(up_rack_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    up_rack_i_3
       (.I0(up_raddr_s[13]),
        .I1(up_raddr_s[12]),
        .I2(up_raddr_s[11]),
        .I3(up_raddr_s[10]),
        .O(up_rack_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    up_rack_i_3__0
       (.I0(up_raddr_s[4]),
        .I1(up_raddr_s[5]),
        .O(up_rack_i_3__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rack_int),
        .Q(up_rack_int_d));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    up_rack_int_i_1
       (.I0(\up_rcount_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(\up_rcount_reg_n_0_[0] ),
        .I4(up_rack_s),
        .O(up_rack_int_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rack_int_i_1_n_0),
        .Q(up_rack_int));
  LUT1 #(
    .INIT(2'h1)) 
    \up_raddr[13]_i_1 
       (.I0(up_rsel_reg_n_0),
        .O(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[10]),
        .Q(up_raddr_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[11]),
        .Q(up_raddr_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[12]),
        .Q(up_raddr_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[13]),
        .Q(up_raddr_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[3]),
        .Q(up_raddr_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[4]),
        .Q(up_raddr_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[5]),
        .Q(up_raddr_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[6]),
        .Q(up_raddr_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[7]),
        .Q(up_raddr_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[8]),
        .Q(up_raddr_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_raddr_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_araddr[9]),
        .Q(up_raddr_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \up_rcount[0]_i_1 
       (.I0(up_rack_int),
        .I1(p_0_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .O(\up_rcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \up_rcount[1]_i_1 
       (.I0(p_0_in),
        .I1(up_rack_int),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .O(\up_rcount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h02222000)) 
    \up_rcount[2]_i_1 
       (.I0(p_0_in),
        .I1(up_rack_int),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .O(\up_rcount[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rcount[3]_i_1 
       (.I0(up_rreq_s__0),
        .I1(p_0_in),
        .I2(up_rack_int),
        .O(\up_rcount[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h070F0F0F)) 
    \up_rcount[3]_i_2 
       (.I0(\up_rcount_reg_n_0_[2] ),
        .I1(p_0_in),
        .I2(up_rack_int),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[0] ),
        .O(\up_rcount[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rcount_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[3]_i_1_n_0 ),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rcount[0]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rcount_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[3]_i_1_n_0 ),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rcount[1]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rcount_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[3]_i_1_n_0 ),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rcount[2]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rcount_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[3]_i_1_n_0 ),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rcount[3]_i_2_n_0 ),
        .Q(p_0_in));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \up_rdata[0]_i_1 
       (.I0(up_rreq_s),
        .I1(up_raddr_s[3]),
        .I2(\up_rdata[0]_i_2__1_n_0 ),
        .I3(\up_rdata_reg[0] ),
        .I4(\up_rdata_reg[0]_0 ),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA280A280A2A28080)) 
    \up_rdata[0]_i_1__0 
       (.I0(up_rreq_s_0),
        .I1(up_raddr_s[3]),
        .I2(\up_rdata[0]_i_2__1_n_0 ),
        .I3(\up_rdata_reg[0]_1 ),
        .I4(\up_rdata_reg[0]_2 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [0]));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \up_rdata[0]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[0]_i_2__0_n_0 ),
        .I2(\up_rdata[0]_i_3__1_n_0 ),
        .I3(\up_raddr_reg[3]_0 ),
        .I4(\up_rdata[0]_i_4__0_n_0 ),
        .I5(\up_rdata[0]_i_5_n_0 ),
        .O(\up_raddr_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAA2808888A280)) 
    \up_rdata[0]_i_2__0 
       (.I0(\up_rdata[1]_i_6_n_0 ),
        .I1(\up_raddr_reg[2]_0 ),
        .I2(p_2_in[0]),
        .I3(\up_rdata_reg[15]_2 [0]),
        .I4(\up_raddr_reg[1]_0 ),
        .I5(data10[0]),
        .O(\up_rdata[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \up_rdata[0]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\up_rdata[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \up_rdata[0]_i_3__1 
       (.I0(\up_rdata[0]_i_6_n_0 ),
        .I1(\up_raddr_reg[2]_0 ),
        .I2(\up_raddr_reg[1]_0 ),
        .I3(data8),
        .I4(\up_rdata_reg[31]_2 [0]),
        .I5(up_dac_frame_reg),
        .O(\up_rdata[0]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A00C)) 
    \up_rdata[0]_i_4__0 
       (.I0(\up_rdata_reg[31]_1 [0]),
        .I1(\up_rdata_reg[31]_3 [0]),
        .I2(\up_raddr_reg[2]_0 ),
        .I3(\up_raddr_reg[1]_0 ),
        .I4(\up_raddr_reg[4]_0 ),
        .O(\up_rdata[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hD591C48000000000)) 
    \up_rdata[0]_i_5 
       (.I0(\up_raddr_reg[2]_0 ),
        .I1(\up_raddr_reg[1]_0 ),
        .I2(\up_rdata_reg[7]_1 [0]),
        .I3(up_dac_sync_reg),
        .I4(data1[0]),
        .I5(\up_raddr_reg[4]_0 ),
        .O(\up_rdata[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \up_rdata[0]_i_6 
       (.I0(up_raddr_s[5]),
        .I1(up_raddr_s[3]),
        .I2(Q[2]),
        .I3(up_raddr_s[4]),
        .O(\up_rdata[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[10]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[10]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[10]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [10]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[10]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[10]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[10]_1 ),
        .O(\up_raddr_reg[9]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[10]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [9]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [9]),
        .I4(data10[9]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[10]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[11]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[11]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[11]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [11]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[11]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[11]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[11]_1 ),
        .O(\up_raddr_reg[9]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[11]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [10]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [10]),
        .I4(data10[10]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h01010000FF000000)) 
    \up_rdata[12]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata_reg[12] ),
        .I4(up_rreq_s),
        .I5(up_raddr_s[3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h01010000FF000000)) 
    \up_rdata[12]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata_reg[12]_0 ),
        .I4(up_rreq_s_0),
        .I5(up_raddr_s[3]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [12]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[12]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[12]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[12]_1 ),
        .O(\up_raddr_reg[9]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[12]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [11]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [11]),
        .I4(data10[11]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[13]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[13]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[13]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [13]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[13]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[13]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[13]_1 ),
        .O(\up_raddr_reg[9]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[13]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [12]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [12]),
        .I4(data10[12]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[13]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[14]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[14]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[14]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [14]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[14]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[14]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[14]_1 ),
        .O(\up_raddr_reg[9]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[14]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [13]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [13]),
        .I4(data10[13]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[15]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[15]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[15]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[15]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[15]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[15]_1 ),
        .O(\up_raddr_reg[9]_0 [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[15]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [14]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [14]),
        .I4(data10[14]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h04040000FF000000)) 
    \up_rdata[16]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata[16]_i_2_n_0 ),
        .I4(up_rreq_s),
        .I5(up_raddr_s[3]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h04040000FF000000)) 
    \up_rdata[16]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata[16]_i_2__0_n_0 ),
        .I4(up_rreq_s_0),
        .I5(up_raddr_s[3]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [16]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[16]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[16]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[16] ),
        .O(\up_raddr_reg[9]_0 [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \up_rdata[16]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(up_dac_iqcor_enb_reg[18]),
        .I4(\up_rdata_reg[31] [1]),
        .I5(\up_rdata[16]_i_3_n_0 ),
        .O(\up_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \up_rdata[16]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(up_dac_iqcor_enb_reg_0[18]),
        .I4(\up_rdata_reg[31]_0 [1]),
        .I5(\up_rdata[16]_i_3__0_n_0 ),
        .O(\up_rdata[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[16]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[19] [0]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [15]),
        .I4(data10[15]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[16]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[16]_i_3 
       (.I0(up_dac_iqcor_enb_reg[34]),
        .I1(up_dac_iqcor_enb_reg[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[16]_i_3__0 
       (.I0(up_dac_iqcor_enb_reg_0[34]),
        .I1(up_dac_iqcor_enb_reg_0[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[16]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[17]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[17]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [2]),
        .I3(up_dac_iqcor_enb_reg[19]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[17]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[17]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [2]),
        .I3(up_dac_iqcor_enb_reg_0[19]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [17]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[17]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[17]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[17] ),
        .O(\up_raddr_reg[9]_0 [16]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[17]_i_2 
       (.I0(up_dac_iqcor_enb_reg[35]),
        .I1(up_dac_iqcor_enb_reg[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[17]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[35]),
        .I1(up_dac_iqcor_enb_reg_0[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[17]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[19] [1]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [16]),
        .I4(data10[16]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[17]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0700000007000060)) 
    \up_rdata[17]_i_3 
       (.I0(up_raddr_s[3]),
        .I1(Q[1]),
        .I2(up_raddr_s[5]),
        .I3(up_raddr_s[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\up_raddr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0010000100000000)) 
    \up_rdata[17]_i_5 
       (.I0(up_raddr_s[5]),
        .I1(Q[1]),
        .I2(up_raddr_s[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(up_raddr_s[4]),
        .O(\up_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000001)) 
    \up_rdata[17]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(up_raddr_s[5]),
        .I3(up_raddr_s[3]),
        .I4(up_raddr_s[4]),
        .I5(Q[2]),
        .O(\up_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000020000)) 
    \up_rdata[17]_i_7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(up_raddr_s[5]),
        .I3(up_raddr_s[3]),
        .I4(up_raddr_s[4]),
        .I5(Q[2]),
        .O(\up_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[18]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[18]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [3]),
        .I3(up_dac_iqcor_enb_reg[20]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[18]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[18]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [3]),
        .I3(up_dac_iqcor_enb_reg_0[20]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [18]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[18]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[18] ),
        .I2(\up_rdata_reg[31]_1 [3]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [17]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [17]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[18]_i_2 
       (.I0(up_dac_iqcor_enb_reg[36]),
        .I1(up_dac_iqcor_enb_reg[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[18]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[36]),
        .I1(up_dac_iqcor_enb_reg_0[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[19]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[19]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [4]),
        .I3(up_dac_iqcor_enb_reg[21]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[19]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[19]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [4]),
        .I3(up_dac_iqcor_enb_reg_0[21]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[19]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_raddr_reg[0]_1 ),
        .I2(\up_rdata_reg[19] [2]),
        .I3(\up_rdata_reg[31]_2 [18]),
        .I4(\up_rdata[28]_i_4_n_0 ),
        .I5(\up_rdata[19]_i_3_n_0 ),
        .O(\up_raddr_reg[9]_0 [18]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[19]_i_2 
       (.I0(up_dac_iqcor_enb_reg[37]),
        .I1(up_dac_iqcor_enb_reg[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[19]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[37]),
        .I1(up_dac_iqcor_enb_reg_0[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \up_rdata[19]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(up_raddr_s[4]),
        .I3(up_raddr_s[5]),
        .I4(Q[1]),
        .I5(up_raddr_s[3]),
        .O(\up_raddr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h1111001100100010)) 
    \up_rdata[19]_i_3 
       (.I0(\up_raddr_reg[3]_0 ),
        .I1(\up_raddr_reg[4]_0 ),
        .I2(\up_rdata_reg[31]_3 [3]),
        .I3(\up_raddr_reg[2]_0 ),
        .I4(\up_rdata_reg[31]_1 [4]),
        .I5(\up_raddr_reg[1]_0 ),
        .O(\up_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001010000228822)) 
    \up_rdata[19]_i_4 
       (.I0(up_raddr_s[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(up_raddr_s[3]),
        .I4(Q[1]),
        .I5(up_raddr_s[5]),
        .O(\up_raddr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hDFFFFF73FFFFFF72)) 
    \up_rdata[19]_i_5 
       (.I0(Q[2]),
        .I1(up_raddr_s[4]),
        .I2(up_raddr_s[3]),
        .I3(up_raddr_s[5]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\up_raddr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h004F000000001003)) 
    \up_rdata[19]_i_6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(up_raddr_s[3]),
        .I3(up_raddr_s[5]),
        .I4(up_raddr_s[4]),
        .I5(Q[0]),
        .O(\up_raddr_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000A280)) 
    \up_rdata[1]_i_1 
       (.I0(up_rreq_s),
        .I1(Q[2]),
        .I2(\up_rdata_reg[1] ),
        .I3(\up_rdata_reg[1]_0 ),
        .I4(up_raddr_s[3]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000A280)) 
    \up_rdata[1]_i_1__0 
       (.I0(up_rreq_s_0),
        .I1(Q[2]),
        .I2(\up_rdata_reg[1]_1 ),
        .I3(\up_rdata_reg[1]_2 ),
        .I4(up_raddr_s[3]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [1]));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AAA8A8)) 
    \up_rdata[1]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[1]_i_2__1_n_0 ),
        .I2(\up_rdata[1]_i_3__1_n_0 ),
        .I3(\up_raddr_reg[3]_0 ),
        .I4(\up_rdata_reg[1]_3 ),
        .I5(\up_rdata[1]_i_5_n_0 ),
        .O(\up_raddr_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAA2808888A280)) 
    \up_rdata[1]_i_2__1 
       (.I0(\up_rdata[1]_i_6_n_0 ),
        .I1(\up_raddr_reg[2]_0 ),
        .I2(p_2_in[1]),
        .I3(\up_rdata_reg[15]_2 [1]),
        .I4(\up_raddr_reg[1]_0 ),
        .I5(data10[1]),
        .O(\up_rdata[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[1]_i_3__1 
       (.I0(\up_rdata[28]_i_4_n_0 ),
        .I1(\up_rdata_reg[31]_2 [1]),
        .O(\up_rdata[1]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[1]_i_5 
       (.I0(\up_rdata[6]_i_4_n_0 ),
        .I1(\up_rdata_reg[7]_1 [1]),
        .O(\up_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000001C001000000)) 
    \up_rdata[1]_i_6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(up_raddr_s[4]),
        .I3(up_raddr_s[5]),
        .I4(Q[1]),
        .I5(up_raddr_s[3]),
        .O(\up_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[20]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[20]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [5]),
        .I3(up_dac_iqcor_enb_reg[22]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[20]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[20]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [5]),
        .I3(up_dac_iqcor_enb_reg_0[22]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [20]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[20]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[20] ),
        .I2(\up_rdata_reg[31]_1 [5]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [19]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [19]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[20]_i_2 
       (.I0(up_dac_iqcor_enb_reg[38]),
        .I1(up_dac_iqcor_enb_reg[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[20]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[38]),
        .I1(up_dac_iqcor_enb_reg_0[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[21]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[21]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [6]),
        .I3(up_dac_iqcor_enb_reg[23]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[21]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[21]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [6]),
        .I3(up_dac_iqcor_enb_reg_0[23]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [21]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[21]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[21] ),
        .I2(\up_rdata_reg[31]_1 [6]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [20]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [20]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[21]_i_2 
       (.I0(up_dac_iqcor_enb_reg[39]),
        .I1(up_dac_iqcor_enb_reg[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[21]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[39]),
        .I1(up_dac_iqcor_enb_reg_0[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[22]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[22]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [7]),
        .I3(up_dac_iqcor_enb_reg[24]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[22]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[22]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [7]),
        .I3(up_dac_iqcor_enb_reg_0[24]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [22]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[22]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[22] ),
        .I2(\up_rdata_reg[31]_1 [7]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [21]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [21]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[22]_i_2 
       (.I0(up_dac_iqcor_enb_reg[40]),
        .I1(up_dac_iqcor_enb_reg[7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[22]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[40]),
        .I1(up_dac_iqcor_enb_reg_0[7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[23]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[23]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [8]),
        .I3(up_dac_iqcor_enb_reg[25]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[23]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[23]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [8]),
        .I3(up_dac_iqcor_enb_reg_0[25]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [23]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[23]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[23] ),
        .I2(\up_rdata_reg[31]_1 [8]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [22]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [22]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[23]_i_2 
       (.I0(up_dac_iqcor_enb_reg[41]),
        .I1(up_dac_iqcor_enb_reg[8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[23]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[41]),
        .I1(up_dac_iqcor_enb_reg_0[8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h01010000FF000000)) 
    \up_rdata[24]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata[24]_i_2_n_0 ),
        .I4(up_rreq_s),
        .I5(up_raddr_s[3]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h01010000FF000000)) 
    \up_rdata[24]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata[24]_i_2__0_n_0 ),
        .I4(up_rreq_s_0),
        .I5(up_raddr_s[3]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [24]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[24]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[24] ),
        .I2(\up_rdata_reg[31]_1 [9]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [23]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \up_rdata[24]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(up_dac_iqcor_enb_reg[26]),
        .I4(\up_rdata_reg[31] [9]),
        .I5(\up_rdata[24]_i_3_n_0 ),
        .O(\up_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0804000)) 
    \up_rdata[24]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(up_dac_iqcor_enb_reg_0[26]),
        .I4(\up_rdata_reg[31]_0 [9]),
        .I5(\up_rdata[24]_i_3__0_n_0 ),
        .O(\up_rdata[24]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[24]_i_3 
       (.I0(up_dac_iqcor_enb_reg[42]),
        .I1(up_dac_iqcor_enb_reg[9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[24]_i_3__0 
       (.I0(up_dac_iqcor_enb_reg_0[42]),
        .I1(up_dac_iqcor_enb_reg_0[9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[25]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[25]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [10]),
        .I3(up_dac_iqcor_enb_reg[27]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[25]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[25]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [10]),
        .I3(up_dac_iqcor_enb_reg_0[27]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [25]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[25]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[25] ),
        .I2(\up_rdata_reg[31]_1 [10]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [24]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [24]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[25]_i_2 
       (.I0(up_dac_iqcor_enb_reg[43]),
        .I1(up_dac_iqcor_enb_reg[10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[25]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[43]),
        .I1(up_dac_iqcor_enb_reg_0[10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[26]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[26]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [11]),
        .I3(up_dac_iqcor_enb_reg[28]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[26]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[26]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [11]),
        .I3(up_dac_iqcor_enb_reg_0[28]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [26]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[26]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[26] ),
        .I2(\up_rdata_reg[31]_1 [11]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [25]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [25]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[26]_i_2 
       (.I0(up_dac_iqcor_enb_reg[44]),
        .I1(up_dac_iqcor_enb_reg[11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[26]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[44]),
        .I1(up_dac_iqcor_enb_reg_0[11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[27]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[27]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [12]),
        .I3(up_dac_iqcor_enb_reg[29]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[27]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[27]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [12]),
        .I3(up_dac_iqcor_enb_reg_0[29]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [27]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[27]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[27] ),
        .I2(\up_rdata_reg[31]_1 [12]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [26]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [26]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[27]_i_2 
       (.I0(up_dac_iqcor_enb_reg[45]),
        .I1(up_dac_iqcor_enb_reg[12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[27]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[45]),
        .I1(up_dac_iqcor_enb_reg_0[12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[28]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[28]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [13]),
        .I3(up_dac_iqcor_enb_reg[30]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[28]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[28]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [13]),
        .I3(up_dac_iqcor_enb_reg_0[30]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [28]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \up_rdata[28]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata_reg[28] ),
        .I2(\up_rdata_reg[31]_1 [13]),
        .I3(\up_raddr_reg[0]_0 ),
        .I4(\up_rdata_reg[31]_2 [27]),
        .I5(\up_rdata[28]_i_4_n_0 ),
        .O(\up_raddr_reg[9]_0 [27]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[28]_i_2 
       (.I0(up_dac_iqcor_enb_reg[46]),
        .I1(up_dac_iqcor_enb_reg[13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[28]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[46]),
        .I1(up_dac_iqcor_enb_reg_0[13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \up_rdata[28]_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(up_raddr_s[4]),
        .I3(up_raddr_s[5]),
        .I4(Q[1]),
        .I5(up_raddr_s[3]),
        .O(\up_raddr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \up_rdata[28]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(up_raddr_s[4]),
        .I3(up_raddr_s[5]),
        .I4(Q[1]),
        .I5(up_raddr_s[3]),
        .O(\up_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[29]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[29]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [14]),
        .I3(up_dac_iqcor_enb_reg[31]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[29]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[29]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [14]),
        .I3(up_dac_iqcor_enb_reg_0[31]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [29]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[29]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[29]_i_2__1_n_0 ),
        .O(\up_raddr_reg[9]_0 [28]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[29]_i_2 
       (.I0(up_dac_iqcor_enb_reg[47]),
        .I1(up_dac_iqcor_enb_reg[14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[29]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[47]),
        .I1(up_dac_iqcor_enb_reg_0[14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[29]_i_2__1 
       (.I0(\up_raddr_reg[0]_2 ),
        .I1(\up_rdata_reg[31]_3 [4]),
        .I2(\up_rdata[28]_i_4_n_0 ),
        .I3(\up_rdata_reg[31]_2 [28]),
        .I4(\up_rdata_reg[31]_1 [14]),
        .I5(\up_raddr_reg[0]_0 ),
        .O(\up_rdata[29]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A280)) 
    \up_rdata[2]_i_1 
       (.I0(up_rreq_s),
        .I1(Q[2]),
        .I2(\up_rdata_reg[2] ),
        .I3(\up_rdata_reg[2]_0 ),
        .I4(up_raddr_s[3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000A280)) 
    \up_rdata[2]_i_1__0 
       (.I0(up_rreq_s_0),
        .I1(Q[2]),
        .I2(\up_rdata_reg[2]_1 ),
        .I3(\up_rdata_reg[2]_2 ),
        .I4(up_raddr_s[3]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [2]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[30]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [15]),
        .I3(up_dac_iqcor_enb_reg[32]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[30]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[30]_i_2__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [15]),
        .I3(up_dac_iqcor_enb_reg_0[32]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [30]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[30]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[30]_i_2__1_n_0 ),
        .O(\up_raddr_reg[9]_0 [29]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[30]_i_2 
       (.I0(up_dac_iqcor_enb_reg[48]),
        .I1(up_dac_iqcor_enb_reg[15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[30]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[48]),
        .I1(up_dac_iqcor_enb_reg_0[15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[30]_i_2__1 
       (.I0(\up_raddr_reg[0]_2 ),
        .I1(\up_rdata_reg[31]_3 [5]),
        .I2(\up_rdata[28]_i_4_n_0 ),
        .I3(\up_rdata_reg[31]_2 [29]),
        .I4(\up_rdata_reg[31]_1 [15]),
        .I5(\up_raddr_reg[0]_0 ),
        .O(\up_rdata[30]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[31]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata[31]_i_3_n_0 ),
        .I2(\up_rdata_reg[31] [16]),
        .I3(up_dac_iqcor_enb_reg[33]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \up_rdata[31]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata[31]_i_3__0_n_0 ),
        .I2(\up_rdata_reg[31]_0 [16]),
        .I3(up_dac_iqcor_enb_reg_0[33]),
        .I4(\up_rdata[31]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [31]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[31]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[31]_i_3__1_n_0 ),
        .O(\up_raddr_reg[9]_0 [30]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \up_rdata[31]_i_2 
       (.I0(up_raddr_s[5]),
        .I1(up_raddr_s[4]),
        .I2(up_rreq_s__0),
        .I3(up_rack_i_3_n_0),
        .I4(up_rack_i_2_n_0),
        .I5(up_raddr_s[3]),
        .O(\up_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \up_rdata[31]_i_2__0 
       (.I0(up_raddr_s[5]),
        .I1(up_raddr_s[4]),
        .I2(up_rreq_s__0),
        .I3(up_rack_i_3_n_0),
        .I4(up_rack_i_2_n_0),
        .I5(up_raddr_s[3]),
        .O(\up_rdata[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \up_rdata[31]_i_2__1 
       (.I0(up_raddr_s[9]),
        .I1(up_raddr_s[8]),
        .I2(up_rreq_s__0),
        .I3(up_rack_i_3_n_0),
        .I4(up_raddr_s[6]),
        .I5(up_raddr_s[7]),
        .O(\up_raddr_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[31]_i_3 
       (.I0(up_dac_iqcor_enb_reg[49]),
        .I1(up_dac_iqcor_enb_reg[16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \up_rdata[31]_i_3__0 
       (.I0(up_dac_iqcor_enb_reg_0[49]),
        .I1(up_dac_iqcor_enb_reg_0[16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\up_rdata[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[31]_i_3__1 
       (.I0(\up_raddr_reg[0]_2 ),
        .I1(\up_rdata_reg[31]_3 [6]),
        .I2(\up_rdata[28]_i_4_n_0 ),
        .I3(\up_rdata_reg[31]_2 [30]),
        .I4(\up_rdata_reg[31]_1 [16]),
        .I5(\up_raddr_reg[0]_0 ),
        .O(\up_rdata[31]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \up_rdata[31]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(up_raddr_s[4]),
        .I3(up_raddr_s[5]),
        .I4(Q[1]),
        .I5(up_raddr_s[3]),
        .O(\up_raddr_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[31]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\up_rdata[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00002220)) 
    \up_rdata[3]_i_1 
       (.I0(up_rreq_s),
        .I1(\up_rdata[3]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(\up_rdata_reg[3] ),
        .I4(up_raddr_s[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00002220)) 
    \up_rdata[3]_i_1__0 
       (.I0(up_rreq_s_0),
        .I1(\up_rdata[3]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(\up_rdata_reg[3]_0 ),
        .I4(up_raddr_s[3]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [3]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \up_rdata[3]_i_1__1 
       (.I0(\up_rdata[3]_i_2__1_n_0 ),
        .I1(\up_rdata_reg[3]_1 ),
        .I2(\up_raddr_reg[9]_1 ),
        .I3(\up_raddr_reg[3]_0 ),
        .O(\up_raddr_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h088828A80A8A2AAA)) 
    \up_rdata[3]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata_reg[31] [0]),
        .I4(up_dac_iqcor_enb_reg[0]),
        .I5(up_dac_iqcor_enb_reg[17]),
        .O(\up_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h088828A80A8A2AAA)) 
    \up_rdata[3]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata_reg[31]_0 [0]),
        .I4(up_dac_iqcor_enb_reg_0[0]),
        .I5(up_dac_iqcor_enb_reg_0[17]),
        .O(\up_rdata[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[3]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [2]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [2]),
        .I4(data10[2]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h01010000FF000000)) 
    \up_rdata[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata_reg[4] ),
        .I4(up_rreq_s),
        .I5(up_raddr_s[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h01010000FF000000)) 
    \up_rdata[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\up_rdata_reg[4]_0 ),
        .I4(up_rreq_s_0),
        .I5(up_raddr_s[3]),
        .O(\up_dac_iqcor_coeff_1_reg[15] [4]));
  LUT5 #(
    .INIT(32'hAA00FC00)) 
    \up_rdata[4]_i_1__1 
       (.I0(\up_rdata[4]_i_2__1_n_0 ),
        .I1(\up_rdata[4]_i_3__1_n_0 ),
        .I2(\up_rdata[4]_i_4_n_0 ),
        .I3(\up_raddr_reg[9]_1 ),
        .I4(\up_raddr_reg[3]_0 ),
        .O(\up_raddr_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[4]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [3]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [3]),
        .I4(data10[3]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \up_rdata[4]_i_3__1 
       (.I0(\up_rdata_reg[7]_1 [2]),
        .I1(\up_rdata_reg[31]_1 [1]),
        .I2(\up_raddr_reg[4]_0 ),
        .I3(\up_raddr_reg[1]_0 ),
        .I4(\up_raddr_reg[2]_0 ),
        .O(\up_rdata[4]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00A0000C)) 
    \up_rdata[4]_i_4 
       (.I0(\up_rdata_reg[7]_1 [6]),
        .I1(\up_rdata_reg[31]_3 [1]),
        .I2(\up_raddr_reg[2]_0 ),
        .I3(\up_raddr_reg[1]_0 ),
        .I4(\up_raddr_reg[4]_0 ),
        .O(\up_rdata[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[5]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[5]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[5]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [5]));
  LUT6 #(
    .INIT(64'hAAAA0000FCCC0000)) 
    \up_rdata[5]_i_1__1 
       (.I0(\up_rdata[5]_i_2__1_n_0 ),
        .I1(\up_rdata_reg[5]_1 ),
        .I2(\up_rdata_reg[7]_1 [3]),
        .I3(\up_rdata[6]_i_4_n_0 ),
        .I4(\up_raddr_reg[9]_1 ),
        .I5(\up_raddr_reg[3]_0 ),
        .O(\up_raddr_reg[9]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[5]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [4]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [4]),
        .I4(data10[4]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[6]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[6]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[6]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [6]));
  LUT6 #(
    .INIT(64'hAAAA0000FCCC0000)) 
    \up_rdata[6]_i_1__1 
       (.I0(\up_rdata[6]_i_2__1_n_0 ),
        .I1(\up_rdata_reg[6]_1 ),
        .I2(\up_rdata_reg[7]_1 [4]),
        .I3(\up_rdata[6]_i_4_n_0 ),
        .I4(\up_raddr_reg[9]_1 ),
        .I5(\up_raddr_reg[3]_0 ),
        .O(\up_raddr_reg[9]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[6]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [5]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [5]),
        .I4(data10[5]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000081000)) 
    \up_rdata[6]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(up_raddr_s[5]),
        .I3(up_raddr_s[3]),
        .I4(up_raddr_s[4]),
        .I5(Q[2]),
        .O(\up_rdata[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[7]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[7]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[7]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [7]));
  LUT5 #(
    .INIT(32'hAA00FC00)) 
    \up_rdata[7]_i_1__1 
       (.I0(\up_rdata[7]_i_2__1_n_0 ),
        .I1(\up_rdata[7]_i_3__1_n_0 ),
        .I2(\up_rdata[7]_i_4_n_0 ),
        .I3(\up_raddr_reg[9]_1 ),
        .I4(\up_raddr_reg[3]_0 ),
        .O(\up_raddr_reg[9]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[7]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [6]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [6]),
        .I4(data10[6]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \up_rdata[7]_i_3__1 
       (.I0(\up_rdata_reg[7]_1 [5]),
        .I1(\up_rdata_reg[31]_1 [2]),
        .I2(\up_raddr_reg[4]_0 ),
        .I3(\up_raddr_reg[1]_0 ),
        .I4(\up_raddr_reg[2]_0 ),
        .O(\up_rdata[7]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00A0000C)) 
    \up_rdata[7]_i_4 
       (.I0(\up_rdata_reg[7]_1 [7]),
        .I1(\up_rdata_reg[31]_3 [2]),
        .I2(\up_raddr_reg[2]_0 ),
        .I3(\up_raddr_reg[1]_0 ),
        .I4(\up_raddr_reg[4]_0 ),
        .O(\up_rdata[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[8]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[8]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[8]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [8]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[8]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[8]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[8]_1 ),
        .O(\up_raddr_reg[9]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[8]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [7]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [7]),
        .I4(data10[7]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[8]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[9]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_rdata_reg[9] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[9]_i_1__0 
       (.I0(\up_rdata[31]_i_2__0_n_0 ),
        .I1(\up_rdata_reg[9]_0 ),
        .O(\up_dac_iqcor_coeff_1_reg[15] [9]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \up_rdata[9]_i_1__1 
       (.I0(\up_raddr_reg[9]_1 ),
        .I1(\up_rdata[9]_i_2__1_n_0 ),
        .I2(\up_raddr_reg[3]_0 ),
        .I3(\up_rdata_reg[9]_1 ),
        .O(\up_raddr_reg[9]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[9]_i_2__1 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[15]_2 [8]),
        .I2(\up_rdata[17]_i_6_n_0 ),
        .I3(\up_rdata_reg[31]_2 [8]),
        .I4(data10[8]),
        .I5(\up_rdata[17]_i_7_n_0 ),
        .O(\up_rdata[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[0]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [0]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[10]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [10]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[11]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [11]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[12]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [12]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[13]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [13]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[14]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [14]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[15]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [15]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[16]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [16]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[17]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [17]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[18]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [18]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[19]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [19]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[1]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [1]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[20]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [20]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[21]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [21]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[22]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [22]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[23]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [23]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[24]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [24]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[25]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [25]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[26]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [26]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[27]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [27]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[28]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [28]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[29]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [29]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[2]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [2]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[30]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [30]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[31]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [31]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[3]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [3]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[4]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [4]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[5]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [5]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[6]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [6]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[7]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [7]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \up_rdata_int[8]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [8]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \up_rdata_int[9]_i_1 
       (.I0(\up_rdata_int_reg[31]_0 [9]),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(p_0_in),
        .I3(up_rack_s),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rdata_int[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[0]),
        .Q(up_rdata_int_d[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[10]),
        .Q(up_rdata_int_d[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[11]),
        .Q(up_rdata_int_d[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[12]),
        .Q(up_rdata_int_d[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[13]),
        .Q(up_rdata_int_d[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[14]),
        .Q(up_rdata_int_d[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[15]),
        .Q(up_rdata_int_d[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[16]),
        .Q(up_rdata_int_d[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[17]),
        .Q(up_rdata_int_d[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[18]),
        .Q(up_rdata_int_d[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[19]),
        .Q(up_rdata_int_d[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[1]),
        .Q(up_rdata_int_d[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[20]),
        .Q(up_rdata_int_d[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[21]),
        .Q(up_rdata_int_d[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[22]),
        .Q(up_rdata_int_d[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[23]),
        .Q(up_rdata_int_d[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[24]),
        .Q(up_rdata_int_d[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[25]),
        .Q(up_rdata_int_d[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[26]),
        .Q(up_rdata_int_d[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[27]),
        .Q(up_rdata_int_d[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[28]),
        .Q(up_rdata_int_d[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[29]),
        .Q(up_rdata_int_d[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[2]),
        .Q(up_rdata_int_d[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[30]),
        .Q(up_rdata_int_d[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[31]),
        .Q(up_rdata_int_d[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[3]),
        .Q(up_rdata_int_d[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[4]),
        .Q(up_rdata_int_d[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[5]),
        .Q(up_rdata_int_d[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[6]),
        .Q(up_rdata_int_d[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[7]),
        .Q(up_rdata_int_d[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[8]),
        .Q(up_rdata_int_d[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_d_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rdata_int[9]),
        .Q(up_rdata_int_d[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[0]_i_1_n_0 ),
        .Q(up_rdata_int[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[10]_i_1_n_0 ),
        .Q(up_rdata_int[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[11]_i_1_n_0 ),
        .Q(up_rdata_int[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[12]_i_1_n_0 ),
        .Q(up_rdata_int[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[13]_i_1_n_0 ),
        .Q(up_rdata_int[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[14]_i_1_n_0 ),
        .Q(up_rdata_int[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[15]_i_1_n_0 ),
        .Q(up_rdata_int[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[16]_i_1_n_0 ),
        .Q(up_rdata_int[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[17]_i_1_n_0 ),
        .Q(up_rdata_int[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[18]_i_1_n_0 ),
        .Q(up_rdata_int[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[19]_i_1_n_0 ),
        .Q(up_rdata_int[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[1]_i_1_n_0 ),
        .Q(up_rdata_int[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[20]_i_1_n_0 ),
        .Q(up_rdata_int[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[21]_i_1_n_0 ),
        .Q(up_rdata_int[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[22]_i_1_n_0 ),
        .Q(up_rdata_int[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[23]_i_1_n_0 ),
        .Q(up_rdata_int[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[24]_i_1_n_0 ),
        .Q(up_rdata_int[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[25]_i_1_n_0 ),
        .Q(up_rdata_int[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[26]_i_1_n_0 ),
        .Q(up_rdata_int[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[27]_i_1_n_0 ),
        .Q(up_rdata_int[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[28]_i_1_n_0 ),
        .Q(up_rdata_int[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[29]_i_1_n_0 ),
        .Q(up_rdata_int[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[2]_i_1_n_0 ),
        .Q(up_rdata_int[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[30]_i_1_n_0 ),
        .Q(up_rdata_int[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[31]_i_1_n_0 ),
        .Q(up_rdata_int[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[3]_i_1_n_0 ),
        .Q(up_rdata_int[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[4]_i_1_n_0 ),
        .Q(up_rdata_int[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[5]_i_1_n_0 ),
        .Q(up_rdata_int[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[6]_i_1_n_0 ),
        .Q(up_rdata_int[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[7]_i_1_n_0 ),
        .Q(up_rdata_int[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[8]_i_1_n_0 ),
        .Q(up_rdata_int[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_rdata_int[9]_i_1_n_0 ),
        .Q(up_rdata_int[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    up_resetn_i_1
       (.I0(\up_wdata_reg[31]_0 [0]),
        .I1(\up_dac_datarate[7]_i_3_n_0 ),
        .I2(\up_scratch[31]_i_2_n_0 ),
        .I3(up_waddr_s[1]),
        .I4(up_resetn_i_2_n_0),
        .I5(data1[0]),
        .O(\up_wdata_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    up_resetn_i_2
       (.I0(up_waddr_s[5]),
        .I1(up_waddr_s[6]),
        .I2(up_waddr_s[7]),
        .I3(up_waddr_s[0]),
        .O(up_resetn_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    up_rreq_i_1
       (.I0(s_axi_arvalid),
        .I1(up_rsel_reg_n_0),
        .O(up_rreq_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rreq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rreq_i_1_n_0),
        .Q(up_rreq_s__0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h3FAA)) 
    up_rsel_i_1
       (.I0(s_axi_arvalid),
        .I1(up_axi_rvalid_reg_0),
        .I2(s_axi_rready),
        .I3(up_rsel_reg_n_0),
        .O(up_rsel_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rsel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_rsel_i_1_n_0),
        .Q(up_rsel_reg_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \up_scratch[31]_i_1 
       (.I0(\up_dac_datarate[7]_i_2_n_0 ),
        .I1(up_waddr_s[0]),
        .I2(up_waddr_s[1]),
        .I3(up_waddr_s[4]),
        .I4(\up_scratch[31]_i_2_n_0 ),
        .I5(up_wreq_s),
        .O(\up_waddr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_scratch[31]_i_2 
       (.I0(up_waddr_s[3]),
        .I1(up_waddr_s[2]),
        .O(\up_scratch[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFCCCC)) 
    up_status_ovf_i_1
       (.I0(\up_wdata_reg[31]_0 [1]),
        .I1(up_status_ovf_s),
        .I2(up_wreq_s),
        .I3(up_status_unf_i_2_n_0),
        .I4(p_2_in[1]),
        .O(\up_wdata_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFCCCC0000)) 
    up_status_unf_i_1
       (.I0(\up_wdata_reg[31]_0 [0]),
        .I1(up_status_unf_reg),
        .I2(up_status_unf_i_2_n_0),
        .I3(up_wreq_s),
        .I4(s_axi_aresetn),
        .I5(p_2_in[0]),
        .O(\up_wdata_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    up_status_unf_i_2
       (.I0(up_status_unf_i_3_n_0),
        .I1(\up_scratch[31]_i_2_n_0 ),
        .I2(up_waddr_s[5]),
        .I3(up_waddr_s[4]),
        .I4(up_waddr_s[1]),
        .I5(up_waddr_s[0]),
        .O(up_status_unf_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'hE)) 
    up_status_unf_i_3
       (.I0(up_waddr_s[6]),
        .I1(up_waddr_s[7]),
        .O(up_status_unf_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    up_wack_i_1
       (.I0(\i_core/i_channel_0/up_wreq_s21_in ),
        .I1(up_waddr_s[7]),
        .I2(up_waddr_s[6]),
        .I3(up_waddr_s[4]),
        .I4(up_waddr_s[5]),
        .I5(up_wreq_s__0),
        .O(p_11_in));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    up_wack_i_1__0
       (.I0(\i_core/i_channel_0/up_wreq_s21_in ),
        .I1(up_waddr_s[7]),
        .I2(up_waddr_s[6]),
        .I3(up_waddr_s[4]),
        .I4(up_waddr_s[5]),
        .I5(up_wreq_s__0),
        .O(p_11_in_1));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    up_wack_i_1__1
       (.I0(up_wack_i_2_n_0),
        .I1(up_waddr_s[12]),
        .I2(up_waddr_s[13]),
        .I3(up_wreq_s__0),
        .I4(up_waddr_s[8]),
        .I5(up_waddr_s[9]),
        .O(up_wreq_s));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h1)) 
    up_wack_i_2
       (.I0(up_waddr_s[10]),
        .I1(up_waddr_s[11]),
        .O(up_wack_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    up_wack_i_2__0
       (.I0(up_waddr_s[13]),
        .I1(up_waddr_s[9]),
        .I2(up_waddr_s[12]),
        .I3(up_waddr_s[8]),
        .I4(up_waddr_s[11]),
        .I5(up_waddr_s[10]),
        .O(\i_core/i_channel_0/up_wreq_s21_in ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA4000)) 
    up_wack_int_i_1
       (.I0(up_wack_s),
        .I1(up_wcount[1]),
        .I2(up_wcount[0]),
        .I3(up_wcount[2]),
        .I4(up_wsel_reg_n_0),
        .I5(up_wack_int),
        .O(up_wack_int_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_wack_int_i_1_n_0),
        .Q(up_wack_int));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[0]),
        .Q(up_waddr_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[10]),
        .Q(up_waddr_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[11]),
        .Q(up_waddr_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[12]),
        .Q(up_waddr_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[13]),
        .Q(up_waddr_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[1]),
        .Q(up_waddr_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[2]),
        .Q(up_waddr_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[3]),
        .Q(up_waddr_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[4]),
        .Q(up_waddr_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[5]),
        .Q(up_waddr_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[6]),
        .Q(up_waddr_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[7]),
        .Q(up_waddr_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[8]),
        .Q(up_waddr_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_waddr_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_awaddr[9]),
        .Q(up_waddr_s[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \up_wcount[0]_i_1 
       (.I0(up_wsel_reg_n_0),
        .I1(up_wcount[0]),
        .O(\up_wcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \up_wcount[1]_i_1 
       (.I0(up_wsel_reg_n_0),
        .I1(up_wcount[1]),
        .I2(up_wcount[0]),
        .O(\up_wcount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \up_wcount[2]_i_1 
       (.I0(up_wsel_reg_n_0),
        .I1(up_wcount[2]),
        .I2(up_wcount[1]),
        .I3(up_wcount[0]),
        .O(\up_wcount[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_wcount_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_wcount[0]_i_1_n_0 ),
        .Q(up_wcount[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wcount_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_wcount[1]_i_1_n_0 ),
        .Q(up_wcount[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wcount_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(\up_wcount[2]_i_1_n_0 ),
        .Q(up_wcount[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_wdata[31]_i_1 
       (.I0(up_wsel_reg_n_0),
        .O(p_5_in_0));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[0]),
        .Q(\up_wdata_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[10]),
        .Q(\up_wdata_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[11]),
        .Q(\up_wdata_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[12]),
        .Q(\up_wdata_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[13]),
        .Q(\up_wdata_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[14]),
        .Q(\up_wdata_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[15]),
        .Q(\up_wdata_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[16]),
        .Q(\up_wdata_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[17]),
        .Q(\up_wdata_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[18]),
        .Q(\up_wdata_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[19]),
        .Q(\up_wdata_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[1]),
        .Q(\up_wdata_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[20]),
        .Q(\up_wdata_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[21]),
        .Q(\up_wdata_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[22]),
        .Q(\up_wdata_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[23]),
        .Q(\up_wdata_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[24]),
        .Q(\up_wdata_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[25]),
        .Q(\up_wdata_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[26]),
        .Q(\up_wdata_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[27]),
        .Q(\up_wdata_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[28]),
        .Q(\up_wdata_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[29]),
        .Q(\up_wdata_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[2]),
        .Q(\up_wdata_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[30]),
        .Q(\up_wdata_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[31]),
        .Q(\up_wdata_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[3]),
        .Q(\up_wdata_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[4]),
        .Q(\up_wdata_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[5]),
        .Q(\up_wdata_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[6]),
        .Q(\up_wdata_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[7]),
        .Q(\up_wdata_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[8]),
        .Q(\up_wdata_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_wdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_5_in_0),
        .CLR(up_axi_rvalid_reg_1),
        .D(s_axi_wdata[9]),
        .Q(\up_wdata_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h08)) 
    up_wreq_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(up_wsel_reg_n_0),
        .O(up_wreq_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_wreq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_wreq_i_1_n_0),
        .Q(up_wreq_s__0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h0FFF8888)) 
    up_wsel_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_bvalid),
        .I3(s_axi_bready),
        .I4(up_wsel_reg_n_0),
        .O(up_wsel_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    up_wsel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_axi_rvalid_reg_1),
        .D(up_wsel_i_1_n_0),
        .Q(up_wsel_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon
   (D,
    \up_d_count_reg[31]_0 ,
    \d_count_reg[0]_0 ,
    AR,
    s_axi_aclk,
    \up_d_count_reg[0]_0 ,
    \up_rdata_reg[2] ,
    \up_rdata_reg[2]_0 ,
    \up_rdata_reg[2]_1 ,
    Q,
    \up_rdata_reg[2]_2 ,
    \up_rdata_reg[2]_3 ,
    \up_rdata_reg[2]_4 ,
    \up_rdata_reg[2]_5 );
  output [0:0]D;
  output [30:0]\up_d_count_reg[31]_0 ;
  input \d_count_reg[0]_0 ;
  input [0:0]AR;
  input s_axi_aclk;
  input \up_d_count_reg[0]_0 ;
  input \up_rdata_reg[2] ;
  input \up_rdata_reg[2]_0 ;
  input \up_rdata_reg[2]_1 ;
  input [0:0]Q;
  input \up_rdata_reg[2]_2 ;
  input \up_rdata_reg[2]_3 ;
  input \up_rdata_reg[2]_4 ;
  input [0:0]\up_rdata_reg[2]_5 ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]Q;
  wire \d_count[0]_i_2_n_0 ;
  wire \d_count[0]_i_3_n_0 ;
  wire \d_count[0]_i_4_n_0 ;
  wire \d_count[0]_i_5_n_0 ;
  wire \d_count[0]_i_6_n_0 ;
  wire \d_count[12]_i_2_n_0 ;
  wire \d_count[12]_i_3_n_0 ;
  wire \d_count[12]_i_4_n_0 ;
  wire \d_count[12]_i_5_n_0 ;
  wire \d_count[16]_i_2_n_0 ;
  wire \d_count[16]_i_3_n_0 ;
  wire \d_count[16]_i_4_n_0 ;
  wire \d_count[16]_i_5_n_0 ;
  wire \d_count[20]_i_2_n_0 ;
  wire \d_count[20]_i_3_n_0 ;
  wire \d_count[20]_i_4_n_0 ;
  wire \d_count[20]_i_5_n_0 ;
  wire \d_count[24]_i_2_n_0 ;
  wire \d_count[24]_i_3_n_0 ;
  wire \d_count[24]_i_4_n_0 ;
  wire \d_count[24]_i_5_n_0 ;
  wire \d_count[28]_i_2_n_0 ;
  wire \d_count[28]_i_3_n_0 ;
  wire \d_count[28]_i_4_n_0 ;
  wire \d_count[28]_i_5_n_0 ;
  wire \d_count[4]_i_2_n_0 ;
  wire \d_count[4]_i_3_n_0 ;
  wire \d_count[4]_i_4_n_0 ;
  wire \d_count[4]_i_5_n_0 ;
  wire \d_count[8]_i_2_n_0 ;
  wire \d_count[8]_i_3_n_0 ;
  wire \d_count[8]_i_4_n_0 ;
  wire \d_count[8]_i_5_n_0 ;
  wire [31:0]d_count_hold;
  wire \d_count_reg[0]_0 ;
  wire \d_count_reg[0]_i_1_n_0 ;
  wire \d_count_reg[0]_i_1_n_1 ;
  wire \d_count_reg[0]_i_1_n_2 ;
  wire \d_count_reg[0]_i_1_n_3 ;
  wire \d_count_reg[0]_i_1_n_4 ;
  wire \d_count_reg[0]_i_1_n_5 ;
  wire \d_count_reg[0]_i_1_n_6 ;
  wire \d_count_reg[0]_i_1_n_7 ;
  wire \d_count_reg[12]_i_1_n_0 ;
  wire \d_count_reg[12]_i_1_n_1 ;
  wire \d_count_reg[12]_i_1_n_2 ;
  wire \d_count_reg[12]_i_1_n_3 ;
  wire \d_count_reg[12]_i_1_n_4 ;
  wire \d_count_reg[12]_i_1_n_5 ;
  wire \d_count_reg[12]_i_1_n_6 ;
  wire \d_count_reg[12]_i_1_n_7 ;
  wire \d_count_reg[16]_i_1_n_0 ;
  wire \d_count_reg[16]_i_1_n_1 ;
  wire \d_count_reg[16]_i_1_n_2 ;
  wire \d_count_reg[16]_i_1_n_3 ;
  wire \d_count_reg[16]_i_1_n_4 ;
  wire \d_count_reg[16]_i_1_n_5 ;
  wire \d_count_reg[16]_i_1_n_6 ;
  wire \d_count_reg[16]_i_1_n_7 ;
  wire \d_count_reg[20]_i_1_n_0 ;
  wire \d_count_reg[20]_i_1_n_1 ;
  wire \d_count_reg[20]_i_1_n_2 ;
  wire \d_count_reg[20]_i_1_n_3 ;
  wire \d_count_reg[20]_i_1_n_4 ;
  wire \d_count_reg[20]_i_1_n_5 ;
  wire \d_count_reg[20]_i_1_n_6 ;
  wire \d_count_reg[20]_i_1_n_7 ;
  wire \d_count_reg[24]_i_1_n_0 ;
  wire \d_count_reg[24]_i_1_n_1 ;
  wire \d_count_reg[24]_i_1_n_2 ;
  wire \d_count_reg[24]_i_1_n_3 ;
  wire \d_count_reg[24]_i_1_n_4 ;
  wire \d_count_reg[24]_i_1_n_5 ;
  wire \d_count_reg[24]_i_1_n_6 ;
  wire \d_count_reg[24]_i_1_n_7 ;
  wire \d_count_reg[28]_i_1_n_0 ;
  wire \d_count_reg[28]_i_1_n_1 ;
  wire \d_count_reg[28]_i_1_n_2 ;
  wire \d_count_reg[28]_i_1_n_3 ;
  wire \d_count_reg[28]_i_1_n_4 ;
  wire \d_count_reg[28]_i_1_n_5 ;
  wire \d_count_reg[28]_i_1_n_6 ;
  wire \d_count_reg[28]_i_1_n_7 ;
  wire \d_count_reg[32]_i_1_n_7 ;
  wire \d_count_reg[4]_i_1_n_0 ;
  wire \d_count_reg[4]_i_1_n_1 ;
  wire \d_count_reg[4]_i_1_n_2 ;
  wire \d_count_reg[4]_i_1_n_3 ;
  wire \d_count_reg[4]_i_1_n_4 ;
  wire \d_count_reg[4]_i_1_n_5 ;
  wire \d_count_reg[4]_i_1_n_6 ;
  wire \d_count_reg[4]_i_1_n_7 ;
  wire \d_count_reg[8]_i_1_n_0 ;
  wire \d_count_reg[8]_i_1_n_1 ;
  wire \d_count_reg[8]_i_1_n_2 ;
  wire \d_count_reg[8]_i_1_n_3 ;
  wire \d_count_reg[8]_i_1_n_4 ;
  wire \d_count_reg[8]_i_1_n_5 ;
  wire \d_count_reg[8]_i_1_n_6 ;
  wire \d_count_reg[8]_i_1_n_7 ;
  wire \d_count_reg_n_0_[0] ;
  wire \d_count_reg_n_0_[10] ;
  wire \d_count_reg_n_0_[11] ;
  wire \d_count_reg_n_0_[12] ;
  wire \d_count_reg_n_0_[13] ;
  wire \d_count_reg_n_0_[14] ;
  wire \d_count_reg_n_0_[15] ;
  wire \d_count_reg_n_0_[16] ;
  wire \d_count_reg_n_0_[17] ;
  wire \d_count_reg_n_0_[18] ;
  wire \d_count_reg_n_0_[19] ;
  wire \d_count_reg_n_0_[1] ;
  wire \d_count_reg_n_0_[20] ;
  wire \d_count_reg_n_0_[21] ;
  wire \d_count_reg_n_0_[22] ;
  wire \d_count_reg_n_0_[23] ;
  wire \d_count_reg_n_0_[24] ;
  wire \d_count_reg_n_0_[25] ;
  wire \d_count_reg_n_0_[26] ;
  wire \d_count_reg_n_0_[27] ;
  wire \d_count_reg_n_0_[28] ;
  wire \d_count_reg_n_0_[29] ;
  wire \d_count_reg_n_0_[2] ;
  wire \d_count_reg_n_0_[30] ;
  wire \d_count_reg_n_0_[31] ;
  wire \d_count_reg_n_0_[32] ;
  wire \d_count_reg_n_0_[3] ;
  wire \d_count_reg_n_0_[4] ;
  wire \d_count_reg_n_0_[5] ;
  wire \d_count_reg_n_0_[6] ;
  wire \d_count_reg_n_0_[7] ;
  wire \d_count_reg_n_0_[8] ;
  wire \d_count_reg_n_0_[9] ;
  wire d_count_toggle;
  wire d_count_toggle_i_2_n_0;
  wire d_count_toggle_m1;
  wire d_count_toggle_m2;
  wire d_count_toggle_m3;
  wire d_count_toggle_s;
  wire s_axi_aclk;
  wire \up_count[0]_i_2_n_0 ;
  wire [15:0]up_count_reg;
  wire \up_count_reg[0]_i_1_n_0 ;
  wire \up_count_reg[0]_i_1_n_1 ;
  wire \up_count_reg[0]_i_1_n_2 ;
  wire \up_count_reg[0]_i_1_n_3 ;
  wire \up_count_reg[0]_i_1_n_4 ;
  wire \up_count_reg[0]_i_1_n_5 ;
  wire \up_count_reg[0]_i_1_n_6 ;
  wire \up_count_reg[0]_i_1_n_7 ;
  wire \up_count_reg[12]_i_1_n_1 ;
  wire \up_count_reg[12]_i_1_n_2 ;
  wire \up_count_reg[12]_i_1_n_3 ;
  wire \up_count_reg[12]_i_1_n_4 ;
  wire \up_count_reg[12]_i_1_n_5 ;
  wire \up_count_reg[12]_i_1_n_6 ;
  wire \up_count_reg[12]_i_1_n_7 ;
  wire \up_count_reg[4]_i_1_n_0 ;
  wire \up_count_reg[4]_i_1_n_1 ;
  wire \up_count_reg[4]_i_1_n_2 ;
  wire \up_count_reg[4]_i_1_n_3 ;
  wire \up_count_reg[4]_i_1_n_4 ;
  wire \up_count_reg[4]_i_1_n_5 ;
  wire \up_count_reg[4]_i_1_n_6 ;
  wire \up_count_reg[4]_i_1_n_7 ;
  wire \up_count_reg[8]_i_1_n_0 ;
  wire \up_count_reg[8]_i_1_n_1 ;
  wire \up_count_reg[8]_i_1_n_2 ;
  wire \up_count_reg[8]_i_1_n_3 ;
  wire \up_count_reg[8]_i_1_n_4 ;
  wire \up_count_reg[8]_i_1_n_5 ;
  wire \up_count_reg[8]_i_1_n_6 ;
  wire \up_count_reg[8]_i_1_n_7 ;
  wire up_count_toggle;
  wire up_count_toggle_i_1_n_0;
  wire up_count_toggle_i_2_n_0;
  wire up_count_toggle_i_3_n_0;
  wire up_count_toggle_i_4_n_0;
  wire up_count_toggle_i_5_n_0;
  wire up_count_toggle_m1;
  wire up_count_toggle_m2;
  wire up_count_toggle_m3;
  wire up_count_toggle_s;
  wire [2:2]up_d_count;
  wire \up_d_count_reg[0]_0 ;
  wire [30:0]\up_d_count_reg[31]_0 ;
  wire \up_rdata[2]_i_2__1_n_0 ;
  wire \up_rdata_reg[2] ;
  wire \up_rdata_reg[2]_0 ;
  wire \up_rdata_reg[2]_1 ;
  wire \up_rdata_reg[2]_2 ;
  wire \up_rdata_reg[2]_3 ;
  wire \up_rdata_reg[2]_4 ;
  wire [0:0]\up_rdata_reg[2]_5 ;
  wire [3:0]\NLW_d_count_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_d_count_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_up_count_reg[12]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[0] ),
        .O(\d_count[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[3] ),
        .O(\d_count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[2] ),
        .O(\d_count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[0]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[1] ),
        .O(\d_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \d_count[0]_i_6 
       (.I0(\d_count_reg_n_0_[0] ),
        .I1(\d_count_reg_n_0_[32] ),
        .O(\d_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[15] ),
        .O(\d_count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[14] ),
        .O(\d_count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[13] ),
        .O(\d_count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[12]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[12] ),
        .O(\d_count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[19] ),
        .O(\d_count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[18] ),
        .O(\d_count[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[17] ),
        .O(\d_count[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[16]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[16] ),
        .O(\d_count[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[23] ),
        .O(\d_count[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[22] ),
        .O(\d_count[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[21] ),
        .O(\d_count[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[20]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[20] ),
        .O(\d_count[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[27] ),
        .O(\d_count[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[26] ),
        .O(\d_count[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[25] ),
        .O(\d_count[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[24]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[24] ),
        .O(\d_count[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[31] ),
        .O(\d_count[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[30] ),
        .O(\d_count[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[29] ),
        .O(\d_count[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[28]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[28] ),
        .O(\d_count[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[7] ),
        .O(\d_count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[6] ),
        .O(\d_count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[5] ),
        .O(\d_count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[4]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[4] ),
        .O(\d_count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_2 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[11] ),
        .O(\d_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_3 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[10] ),
        .O(\d_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_4 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[9] ),
        .O(\d_count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \d_count[8]_i_5 
       (.I0(\d_count_reg_n_0_[32] ),
        .I1(\d_count_reg_n_0_[8] ),
        .O(\d_count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[0] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[0] ),
        .Q(d_count_hold[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[10] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[10] ),
        .Q(d_count_hold[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[11] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[11] ),
        .Q(d_count_hold[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[12] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[12] ),
        .Q(d_count_hold[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[13] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[13] ),
        .Q(d_count_hold[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[14] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[14] ),
        .Q(d_count_hold[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[15] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[15] ),
        .Q(d_count_hold[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[16] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[16] ),
        .Q(d_count_hold[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[17] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[17] ),
        .Q(d_count_hold[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[18] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[18] ),
        .Q(d_count_hold[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[19] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[19] ),
        .Q(d_count_hold[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[1] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[1] ),
        .Q(d_count_hold[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[20] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[20] ),
        .Q(d_count_hold[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[21] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[21] ),
        .Q(d_count_hold[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[22] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[22] ),
        .Q(d_count_hold[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[23] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[23] ),
        .Q(d_count_hold[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[24] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[24] ),
        .Q(d_count_hold[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[25] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[25] ),
        .Q(d_count_hold[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[26] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[26] ),
        .Q(d_count_hold[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[27] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[27] ),
        .Q(d_count_hold[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[28] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[28] ),
        .Q(d_count_hold[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[29] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[29] ),
        .Q(d_count_hold[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[2] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[2] ),
        .Q(d_count_hold[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[30] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[30] ),
        .Q(d_count_hold[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[31] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[31] ),
        .Q(d_count_hold[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[3] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[3] ),
        .Q(d_count_hold[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[4] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[4] ),
        .Q(d_count_hold[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[5] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[5] ),
        .Q(d_count_hold[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[6] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[6] ),
        .Q(d_count_hold[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[7] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[7] ),
        .Q(d_count_hold[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[8] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[8] ),
        .Q(d_count_hold[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_hold_reg[9] 
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(\d_count_reg_n_0_[9] ),
        .Q(d_count_hold[9]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \d_count_reg[0] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[0]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[0] ),
        .S(d_count_toggle_s));
  CARRY4 \d_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\d_count_reg[0]_i_1_n_0 ,\d_count_reg[0]_i_1_n_1 ,\d_count_reg[0]_i_1_n_2 ,\d_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\d_count[0]_i_2_n_0 }),
        .O({\d_count_reg[0]_i_1_n_4 ,\d_count_reg[0]_i_1_n_5 ,\d_count_reg[0]_i_1_n_6 ,\d_count_reg[0]_i_1_n_7 }),
        .S({\d_count[0]_i_3_n_0 ,\d_count[0]_i_4_n_0 ,\d_count[0]_i_5_n_0 ,\d_count[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[10] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[8]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[10] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[11] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[8]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[11] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[12] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[12]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[12] ),
        .R(d_count_toggle_s));
  CARRY4 \d_count_reg[12]_i_1 
       (.CI(\d_count_reg[8]_i_1_n_0 ),
        .CO({\d_count_reg[12]_i_1_n_0 ,\d_count_reg[12]_i_1_n_1 ,\d_count_reg[12]_i_1_n_2 ,\d_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[12]_i_1_n_4 ,\d_count_reg[12]_i_1_n_5 ,\d_count_reg[12]_i_1_n_6 ,\d_count_reg[12]_i_1_n_7 }),
        .S({\d_count[12]_i_2_n_0 ,\d_count[12]_i_3_n_0 ,\d_count[12]_i_4_n_0 ,\d_count[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[13] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[12]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[13] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[14] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[12]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[14] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[15] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[12]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[15] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[16] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[16]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[16] ),
        .R(d_count_toggle_s));
  CARRY4 \d_count_reg[16]_i_1 
       (.CI(\d_count_reg[12]_i_1_n_0 ),
        .CO({\d_count_reg[16]_i_1_n_0 ,\d_count_reg[16]_i_1_n_1 ,\d_count_reg[16]_i_1_n_2 ,\d_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[16]_i_1_n_4 ,\d_count_reg[16]_i_1_n_5 ,\d_count_reg[16]_i_1_n_6 ,\d_count_reg[16]_i_1_n_7 }),
        .S({\d_count[16]_i_2_n_0 ,\d_count[16]_i_3_n_0 ,\d_count[16]_i_4_n_0 ,\d_count[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[17] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[16]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[17] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[18] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[16]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[18] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[19] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[16]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[19] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[1] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[0]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[1] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[20] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[20]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[20] ),
        .R(d_count_toggle_s));
  CARRY4 \d_count_reg[20]_i_1 
       (.CI(\d_count_reg[16]_i_1_n_0 ),
        .CO({\d_count_reg[20]_i_1_n_0 ,\d_count_reg[20]_i_1_n_1 ,\d_count_reg[20]_i_1_n_2 ,\d_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[20]_i_1_n_4 ,\d_count_reg[20]_i_1_n_5 ,\d_count_reg[20]_i_1_n_6 ,\d_count_reg[20]_i_1_n_7 }),
        .S({\d_count[20]_i_2_n_0 ,\d_count[20]_i_3_n_0 ,\d_count[20]_i_4_n_0 ,\d_count[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[21] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[20]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[21] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[22] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[20]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[22] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[23] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[20]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[23] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[24] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[24]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[24] ),
        .R(d_count_toggle_s));
  CARRY4 \d_count_reg[24]_i_1 
       (.CI(\d_count_reg[20]_i_1_n_0 ),
        .CO({\d_count_reg[24]_i_1_n_0 ,\d_count_reg[24]_i_1_n_1 ,\d_count_reg[24]_i_1_n_2 ,\d_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[24]_i_1_n_4 ,\d_count_reg[24]_i_1_n_5 ,\d_count_reg[24]_i_1_n_6 ,\d_count_reg[24]_i_1_n_7 }),
        .S({\d_count[24]_i_2_n_0 ,\d_count[24]_i_3_n_0 ,\d_count[24]_i_4_n_0 ,\d_count[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[25] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[24]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[25] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[26] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[24]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[26] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[27] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[24]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[27] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[28] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[28]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[28] ),
        .R(d_count_toggle_s));
  CARRY4 \d_count_reg[28]_i_1 
       (.CI(\d_count_reg[24]_i_1_n_0 ),
        .CO({\d_count_reg[28]_i_1_n_0 ,\d_count_reg[28]_i_1_n_1 ,\d_count_reg[28]_i_1_n_2 ,\d_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[28]_i_1_n_4 ,\d_count_reg[28]_i_1_n_5 ,\d_count_reg[28]_i_1_n_6 ,\d_count_reg[28]_i_1_n_7 }),
        .S({\d_count[28]_i_2_n_0 ,\d_count[28]_i_3_n_0 ,\d_count[28]_i_4_n_0 ,\d_count[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[29] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[28]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[29] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[2] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[0]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[2] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[30] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[28]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[30] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[31] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[28]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[31] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[32] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[32]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[32] ),
        .R(d_count_toggle_s));
  CARRY4 \d_count_reg[32]_i_1 
       (.CI(\d_count_reg[28]_i_1_n_0 ),
        .CO(\NLW_d_count_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_d_count_reg[32]_i_1_O_UNCONNECTED [3:1],\d_count_reg[32]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\d_count_reg_n_0_[32] }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[3] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[0]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[3] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[4] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[4]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[4] ),
        .R(d_count_toggle_s));
  CARRY4 \d_count_reg[4]_i_1 
       (.CI(\d_count_reg[0]_i_1_n_0 ),
        .CO({\d_count_reg[4]_i_1_n_0 ,\d_count_reg[4]_i_1_n_1 ,\d_count_reg[4]_i_1_n_2 ,\d_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[4]_i_1_n_4 ,\d_count_reg[4]_i_1_n_5 ,\d_count_reg[4]_i_1_n_6 ,\d_count_reg[4]_i_1_n_7 }),
        .S({\d_count[4]_i_2_n_0 ,\d_count[4]_i_3_n_0 ,\d_count[4]_i_4_n_0 ,\d_count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[5] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[4]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[5] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[6] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[4]_i_1_n_5 ),
        .Q(\d_count_reg_n_0_[6] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[7] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[4]_i_1_n_4 ),
        .Q(\d_count_reg_n_0_[7] ),
        .R(d_count_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[8] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[8]_i_1_n_7 ),
        .Q(\d_count_reg_n_0_[8] ),
        .R(d_count_toggle_s));
  CARRY4 \d_count_reg[8]_i_1 
       (.CI(\d_count_reg[4]_i_1_n_0 ),
        .CO({\d_count_reg[8]_i_1_n_0 ,\d_count_reg[8]_i_1_n_1 ,\d_count_reg[8]_i_1_n_2 ,\d_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\d_count_reg[8]_i_1_n_4 ,\d_count_reg[8]_i_1_n_5 ,\d_count_reg[8]_i_1_n_6 ,\d_count_reg[8]_i_1_n_7 }),
        .S({\d_count[8]_i_2_n_0 ,\d_count[8]_i_3_n_0 ,\d_count[8]_i_4_n_0 ,\d_count[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \d_count_reg[9] 
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .D(\d_count_reg[8]_i_1_n_6 ),
        .Q(\d_count_reg_n_0_[9] ),
        .R(d_count_toggle_s));
  LUT2 #(
    .INIT(4'h6)) 
    d_count_toggle_i_1
       (.I0(d_count_toggle_m2),
        .I1(d_count_toggle_m3),
        .O(d_count_toggle_s));
  LUT1 #(
    .INIT(2'h1)) 
    d_count_toggle_i_2
       (.I0(d_count_toggle),
        .O(d_count_toggle_i_2_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_toggle_m1_reg
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(up_count_toggle),
        .Q(d_count_toggle_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_toggle_m2_reg
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_count_toggle_m1),
        .Q(d_count_toggle_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_count_toggle_m3_reg
       (.C(\d_count_reg[0]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_count_toggle_m2),
        .Q(d_count_toggle_m3));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    d_count_toggle_reg
       (.C(\d_count_reg[0]_0 ),
        .CE(d_count_toggle_s),
        .D(d_count_toggle_i_2_n_0),
        .Q(d_count_toggle),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_count[0]_i_2 
       (.I0(up_count_reg[0]),
        .O(\up_count[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[0]_i_1_n_7 ),
        .Q(up_count_reg[0]));
  CARRY4 \up_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\up_count_reg[0]_i_1_n_0 ,\up_count_reg[0]_i_1_n_1 ,\up_count_reg[0]_i_1_n_2 ,\up_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\up_count_reg[0]_i_1_n_4 ,\up_count_reg[0]_i_1_n_5 ,\up_count_reg[0]_i_1_n_6 ,\up_count_reg[0]_i_1_n_7 }),
        .S({up_count_reg[3:1],\up_count[0]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[8]_i_1_n_5 ),
        .Q(up_count_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[8]_i_1_n_4 ),
        .Q(up_count_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[12]_i_1_n_7 ),
        .Q(up_count_reg[12]));
  CARRY4 \up_count_reg[12]_i_1 
       (.CI(\up_count_reg[8]_i_1_n_0 ),
        .CO({\NLW_up_count_reg[12]_i_1_CO_UNCONNECTED [3],\up_count_reg[12]_i_1_n_1 ,\up_count_reg[12]_i_1_n_2 ,\up_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[12]_i_1_n_4 ,\up_count_reg[12]_i_1_n_5 ,\up_count_reg[12]_i_1_n_6 ,\up_count_reg[12]_i_1_n_7 }),
        .S(up_count_reg[15:12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[12]_i_1_n_6 ),
        .Q(up_count_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[12]_i_1_n_5 ),
        .Q(up_count_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[12]_i_1_n_4 ),
        .Q(up_count_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[0]_i_1_n_6 ),
        .Q(up_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[0]_i_1_n_5 ),
        .Q(up_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[0]_i_1_n_4 ),
        .Q(up_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[4]_i_1_n_7 ),
        .Q(up_count_reg[4]));
  CARRY4 \up_count_reg[4]_i_1 
       (.CI(\up_count_reg[0]_i_1_n_0 ),
        .CO({\up_count_reg[4]_i_1_n_0 ,\up_count_reg[4]_i_1_n_1 ,\up_count_reg[4]_i_1_n_2 ,\up_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[4]_i_1_n_4 ,\up_count_reg[4]_i_1_n_5 ,\up_count_reg[4]_i_1_n_6 ,\up_count_reg[4]_i_1_n_7 }),
        .S(up_count_reg[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[4]_i_1_n_6 ),
        .Q(up_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[4]_i_1_n_5 ),
        .Q(up_count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[4]_i_1_n_4 ),
        .Q(up_count_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[8]_i_1_n_7 ),
        .Q(up_count_reg[8]));
  CARRY4 \up_count_reg[8]_i_1 
       (.CI(\up_count_reg[4]_i_1_n_0 ),
        .CO({\up_count_reg[8]_i_1_n_0 ,\up_count_reg[8]_i_1_n_1 ,\up_count_reg[8]_i_1_n_2 ,\up_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\up_count_reg[8]_i_1_n_4 ,\up_count_reg[8]_i_1_n_5 ,\up_count_reg[8]_i_1_n_6 ,\up_count_reg[8]_i_1_n_7 }),
        .S(up_count_reg[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(\up_count_reg[8]_i_1_n_6 ),
        .Q(up_count_reg[9]));
  LUT6 #(
    .INIT(64'hF7F5FFFF080A0000)) 
    up_count_toggle_i_1
       (.I0(up_count_toggle_i_2_n_0),
        .I1(up_count_reg[13]),
        .I2(up_count_reg[14]),
        .I3(up_count_reg[12]),
        .I4(up_count_toggle_i_3_n_0),
        .I5(up_count_toggle),
        .O(up_count_toggle_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    up_count_toggle_i_2
       (.I0(up_count_reg[10]),
        .I1(up_count_reg[11]),
        .I2(up_count_reg[9]),
        .I3(up_count_reg[7]),
        .I4(up_count_reg[8]),
        .I5(up_count_reg[6]),
        .O(up_count_toggle_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    up_count_toggle_i_3
       (.I0(up_count_toggle_i_4_n_0),
        .I1(up_count_reg[15]),
        .I2(up_count_reg[14]),
        .I3(up_count_reg[13]),
        .I4(up_count_reg[11]),
        .I5(up_count_toggle_i_5_n_0),
        .O(up_count_toggle_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    up_count_toggle_i_4
       (.I0(up_count_reg[10]),
        .I1(up_count_reg[8]),
        .I2(up_count_reg[7]),
        .I3(up_count_reg[5]),
        .O(up_count_toggle_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    up_count_toggle_i_5
       (.I0(up_count_reg[5]),
        .I1(up_count_reg[3]),
        .I2(up_count_reg[2]),
        .I3(up_count_reg[4]),
        .I4(up_count_reg[0]),
        .I5(up_count_reg[1]),
        .O(up_count_toggle_i_5_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_count_toggle_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_toggle),
        .Q(up_count_toggle_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_count_toggle_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(up_count_toggle_m1),
        .Q(up_count_toggle_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_count_toggle_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(up_count_toggle_m2),
        .Q(up_count_toggle_m3));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_count_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(up_count_toggle_i_1_n_0),
        .Q(up_count_toggle));
  LUT2 #(
    .INIT(4'h6)) 
    \up_d_count[31]_i_1 
       (.I0(up_count_toggle_m2),
        .I1(up_count_toggle_m3),
        .O(up_count_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[0]),
        .Q(\up_d_count_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[10]),
        .Q(\up_d_count_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[11]),
        .Q(\up_d_count_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[12]),
        .Q(\up_d_count_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[13]),
        .Q(\up_d_count_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[14]),
        .Q(\up_d_count_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[15]),
        .Q(\up_d_count_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[16]),
        .Q(\up_d_count_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[17]),
        .Q(\up_d_count_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[18]),
        .Q(\up_d_count_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[19]),
        .Q(\up_d_count_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[1]),
        .Q(\up_d_count_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[20]),
        .Q(\up_d_count_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[21]),
        .Q(\up_d_count_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[22]),
        .Q(\up_d_count_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[23]),
        .Q(\up_d_count_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[24]),
        .Q(\up_d_count_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[25]),
        .Q(\up_d_count_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[26]),
        .Q(\up_d_count_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[27]),
        .Q(\up_d_count_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[28]),
        .Q(\up_d_count_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[29]),
        .Q(\up_d_count_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[2]),
        .Q(up_d_count));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[30]),
        .Q(\up_d_count_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[31]),
        .Q(\up_d_count_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[3]),
        .Q(\up_d_count_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[4]),
        .Q(\up_d_count_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[5]),
        .Q(\up_d_count_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[6]),
        .Q(\up_d_count_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[7]),
        .Q(\up_d_count_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[8]),
        .Q(\up_d_count_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_d_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_count_toggle_s),
        .CLR(\up_d_count_reg[0]_0 ),
        .D(d_count_hold[9]),
        .Q(\up_d_count_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \up_rdata[2]_i_1__1 
       (.I0(\up_rdata[2]_i_2__1_n_0 ),
        .I1(\up_rdata_reg[2] ),
        .I2(\up_rdata_reg[2]_0 ),
        .I3(\up_rdata_reg[2]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h000FCAF0000FCA00)) 
    \up_rdata[2]_i_2__1 
       (.I0(up_d_count),
        .I1(Q),
        .I2(\up_rdata_reg[2]_2 ),
        .I3(\up_rdata_reg[2]_3 ),
        .I4(\up_rdata_reg[2]_4 ),
        .I5(\up_rdata_reg[2]_5 ),
        .O(\up_rdata[2]_i_2__1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel
   (s_axi_aresetn_0,
    up_wack_0_s,
    up_rack_0_s,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    up_dac_iqcor_enb_reg_0,
    \up_dac_pat_data_1_reg[15]_0 ,
    \up_dac_pat_data_1_reg[14]_0 ,
    \up_dac_pat_data_1_reg[13]_0 ,
    \up_dac_pat_data_1_reg[12]_0 ,
    \up_dac_pat_data_1_reg[11]_0 ,
    \up_dac_pat_data_1_reg[10]_0 ,
    \up_dac_pat_data_1_reg[9]_0 ,
    \up_dac_pat_data_1_reg[8]_0 ,
    \up_dac_pat_data_1_reg[7]_0 ,
    \up_dac_pat_data_1_reg[6]_0 ,
    \up_dac_pat_data_1_reg[5]_0 ,
    \up_dac_pat_data_1_reg[4]_0 ,
    \up_dac_dds_incr_1_reg[3]_0 ,
    up_dac_iqcor_enb_reg_1,
    \up_dac_dds_incr_1_reg[2]_0 ,
    up_dac_lb_enb_reg_1,
    \up_dac_dds_incr_1_reg[1]_0 ,
    \up_dac_dds_incr_1_reg[0]_0 ,
    up_dac_pn_enb_reg_1,
    Q,
    O,
    \dac_dds_incr_0_reg[9] ,
    \dac_dds_incr_0_reg[13] ,
    \dac_dds_incr_0_reg[14] ,
    \dac_dds_incr_1_reg[5] ,
    \dac_dds_incr_1_reg[9] ,
    \dac_dds_incr_1_reg[13] ,
    \dac_dds_incr_1_reg[14] ,
    \d_data_cntrl_reg[87] ,
    \d_data_cntrl_reg[91] ,
    \d_data_cntrl_reg[95] ,
    \d_data_cntrl_reg[98] ,
    \d_data_cntrl_reg[39] ,
    \d_data_cntrl_reg[43] ,
    \d_data_cntrl_reg[47] ,
    \d_data_cntrl_reg[50] ,
    \d_data_cntrl_reg[87]_0 ,
    \d_data_cntrl_reg[91]_0 ,
    \d_data_cntrl_reg[95]_0 ,
    \d_data_cntrl_reg[98]_0 ,
    \d_data_cntrl_reg[39]_0 ,
    \d_data_cntrl_reg[43]_0 ,
    \d_data_cntrl_reg[47]_0 ,
    \d_data_cntrl_reg[50]_0 ,
    \d_data_cntrl_reg[87]_1 ,
    \d_data_cntrl_reg[91]_1 ,
    \d_data_cntrl_reg[95]_1 ,
    \d_data_cntrl_reg[98]_1 ,
    \d_data_cntrl_reg[39]_1 ,
    \d_data_cntrl_reg[43]_1 ,
    \d_data_cntrl_reg[47]_1 ,
    \d_data_cntrl_reg[50]_1 ,
    \dac_dds_incr_0_reg[2] ,
    \dac_dds_incr_1_reg[2] ,
    \up_dac_iqcor_coeff_1_reg[15]_0 ,
    \up_rdata_reg[31]_0 ,
    D,
    \d_data_cntrl_reg[3] ,
    \d_data_cntrl_reg[3]_0 ,
    s_axi_aclk,
    d_xfer_toggle_reg,
    \d_data_cntrl_reg[0] ,
    p_11_in,
    up_rreq_s,
    up_dac_pn_enb_reg_2,
    up_dac_lb_enb_reg_2,
    up_dac_iqcor_enb_reg_2,
    \up_rdata_reg[15]_0 ,
    s_axi_aresetn,
    dac_dds_phase_1_0_reg,
    E,
    dac_dds_phase_0_0_reg,
    dac_dds_phase_1_1_reg,
    dac_dds_phase_0_1_reg,
    dac_dds_phase_2_0_reg,
    dac_dds_phase_2_1_reg,
    A,
    \dac_dds_phase_3_1_reg[15] ,
    \dac_dds_phase_3_0_reg[15] ,
    \dac_dds_phase_3_1_reg[15]_0 ,
    DI,
    \dac_dds_phase_0_0_reg[9] ,
    \dac_dds_phase_0_0_reg[13] ,
    \dac_dds_phase_0_0_reg[15] ,
    \dac_dds_phase_0_1_reg[5] ,
    \dac_dds_phase_0_1_reg[9] ,
    \dac_dds_phase_0_1_reg[13] ,
    \dac_dds_phase_0_1_reg[15] ,
    \dac_dds_phase_1_0_reg[3] ,
    \dac_dds_phase_1_1_reg[3] ,
    \dac_dds_phase_2_0_reg[3] ,
    \dac_dds_phase_2_1_reg[3] ,
    \dac_dds_phase_3_0_reg[3] ,
    \dac_dds_phase_3_1_reg[3] ,
    dac_dds_phase_0_0_reg__0,
    dac_dds_phase_0_1_reg__0,
    dac_dds_phase_1_0_reg__0,
    dac_dds_phase_1_1_reg__0,
    dac_dds_phase_2_0_reg__0,
    dac_dds_phase_2_1_reg__0,
    dac_dds_phase_3_0_reg__0,
    dac_dds_phase_3_1_reg__0,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_iqcor_coeff_1_reg[15]_1 ,
    \up_dac_dds_incr_2_reg[15]_0 ,
    \up_dac_dds_scale_2_reg[15]_0 ,
    \up_dac_dds_incr_1_reg[15]_0 ,
    \up_dac_dds_scale_1_reg[15]_0 ,
    \up_dac_iqcor_coeff_2_reg[15]_0 ,
    \up_dac_data_sel_reg[3]_0 ,
    \up_rdata_reg[31]_1 ,
    dac_ddata_0,
    \dac_data_reg[63] ,
    dac_frame_s_0);
  output s_axi_aresetn_0;
  output up_wack_0_s;
  output up_rack_0_s;
  output up_dac_pn_enb_reg_0;
  output up_dac_lb_enb_reg_0;
  output [50:0]up_dac_iqcor_enb_reg_0;
  output \up_dac_pat_data_1_reg[15]_0 ;
  output \up_dac_pat_data_1_reg[14]_0 ;
  output \up_dac_pat_data_1_reg[13]_0 ;
  output \up_dac_pat_data_1_reg[12]_0 ;
  output \up_dac_pat_data_1_reg[11]_0 ;
  output \up_dac_pat_data_1_reg[10]_0 ;
  output \up_dac_pat_data_1_reg[9]_0 ;
  output \up_dac_pat_data_1_reg[8]_0 ;
  output \up_dac_pat_data_1_reg[7]_0 ;
  output \up_dac_pat_data_1_reg[6]_0 ;
  output \up_dac_pat_data_1_reg[5]_0 ;
  output \up_dac_pat_data_1_reg[4]_0 ;
  output \up_dac_dds_incr_1_reg[3]_0 ;
  output up_dac_iqcor_enb_reg_1;
  output \up_dac_dds_incr_1_reg[2]_0 ;
  output up_dac_lb_enb_reg_1;
  output \up_dac_dds_incr_1_reg[1]_0 ;
  output \up_dac_dds_incr_1_reg[0]_0 ;
  output up_dac_pn_enb_reg_1;
  output [63:0]Q;
  output [2:0]O;
  output [3:0]\dac_dds_incr_0_reg[9] ;
  output [3:0]\dac_dds_incr_0_reg[13] ;
  output [1:0]\dac_dds_incr_0_reg[14] ;
  output [2:0]\dac_dds_incr_1_reg[5] ;
  output [3:0]\dac_dds_incr_1_reg[9] ;
  output [3:0]\dac_dds_incr_1_reg[13] ;
  output [1:0]\dac_dds_incr_1_reg[14] ;
  output [3:0]\d_data_cntrl_reg[87] ;
  output [3:0]\d_data_cntrl_reg[91] ;
  output [3:0]\d_data_cntrl_reg[95] ;
  output [3:0]\d_data_cntrl_reg[98] ;
  output [3:0]\d_data_cntrl_reg[39] ;
  output [3:0]\d_data_cntrl_reg[43] ;
  output [3:0]\d_data_cntrl_reg[47] ;
  output [3:0]\d_data_cntrl_reg[50] ;
  output [3:0]\d_data_cntrl_reg[87]_0 ;
  output [3:0]\d_data_cntrl_reg[91]_0 ;
  output [3:0]\d_data_cntrl_reg[95]_0 ;
  output [3:0]\d_data_cntrl_reg[98]_0 ;
  output [3:0]\d_data_cntrl_reg[39]_0 ;
  output [3:0]\d_data_cntrl_reg[43]_0 ;
  output [3:0]\d_data_cntrl_reg[47]_0 ;
  output [3:0]\d_data_cntrl_reg[50]_0 ;
  output [3:0]\d_data_cntrl_reg[87]_1 ;
  output [3:0]\d_data_cntrl_reg[91]_1 ;
  output [3:0]\d_data_cntrl_reg[95]_1 ;
  output [3:0]\d_data_cntrl_reg[98]_1 ;
  output [3:0]\d_data_cntrl_reg[39]_1 ;
  output [3:0]\d_data_cntrl_reg[43]_1 ;
  output [3:0]\d_data_cntrl_reg[47]_1 ;
  output [3:0]\d_data_cntrl_reg[50]_1 ;
  output \dac_dds_incr_0_reg[2] ;
  output \dac_dds_incr_1_reg[2] ;
  output [16:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  output [31:0]\up_rdata_reg[31]_0 ;
  output [63:0]D;
  output [1:0]\d_data_cntrl_reg[3] ;
  output \d_data_cntrl_reg[3]_0 ;
  input s_axi_aclk;
  input d_xfer_toggle_reg;
  input \d_data_cntrl_reg[0] ;
  input p_11_in;
  input up_rreq_s;
  input up_dac_pn_enb_reg_2;
  input up_dac_lb_enb_reg_2;
  input up_dac_iqcor_enb_reg_2;
  input [2:0]\up_rdata_reg[15]_0 ;
  input s_axi_aresetn;
  input [14:0]dac_dds_phase_1_0_reg;
  input [0:0]E;
  input [14:0]dac_dds_phase_0_0_reg;
  input [14:0]dac_dds_phase_1_1_reg;
  input [14:0]dac_dds_phase_0_1_reg;
  input [14:0]dac_dds_phase_2_0_reg;
  input [14:0]dac_dds_phase_2_1_reg;
  input [14:0]A;
  input [14:0]\dac_dds_phase_3_1_reg[15] ;
  input [13:0]\dac_dds_phase_3_0_reg[15] ;
  input [13:0]\dac_dds_phase_3_1_reg[15]_0 ;
  input [3:0]DI;
  input [3:0]\dac_dds_phase_0_0_reg[9] ;
  input [3:0]\dac_dds_phase_0_0_reg[13] ;
  input [0:0]\dac_dds_phase_0_0_reg[15] ;
  input [3:0]\dac_dds_phase_0_1_reg[5] ;
  input [3:0]\dac_dds_phase_0_1_reg[9] ;
  input [3:0]\dac_dds_phase_0_1_reg[13] ;
  input [0:0]\dac_dds_phase_0_1_reg[15] ;
  input [1:0]\dac_dds_phase_1_0_reg[3] ;
  input [1:0]\dac_dds_phase_1_1_reg[3] ;
  input [1:0]\dac_dds_phase_2_0_reg[3] ;
  input [1:0]\dac_dds_phase_2_1_reg[3] ;
  input [1:0]\dac_dds_phase_3_0_reg[3] ;
  input [1:0]\dac_dds_phase_3_1_reg[3] ;
  input [0:0]dac_dds_phase_0_0_reg__0;
  input [0:0]dac_dds_phase_0_1_reg__0;
  input [0:0]dac_dds_phase_1_0_reg__0;
  input [0:0]dac_dds_phase_1_1_reg__0;
  input [0:0]dac_dds_phase_2_0_reg__0;
  input [0:0]dac_dds_phase_2_1_reg__0;
  input [0:0]dac_dds_phase_3_0_reg__0;
  input [0:0]dac_dds_phase_3_1_reg__0;
  input [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [31:0]\up_dac_iqcor_coeff_1_reg[15]_1 ;
  input [0:0]\up_dac_dds_incr_2_reg[15]_0 ;
  input [0:0]\up_dac_dds_scale_2_reg[15]_0 ;
  input [0:0]\up_dac_dds_incr_1_reg[15]_0 ;
  input [0:0]\up_dac_dds_scale_1_reg[15]_0 ;
  input [0:0]\up_dac_iqcor_coeff_2_reg[15]_0 ;
  input [0:0]\up_dac_data_sel_reg[3]_0 ;
  input [31:0]\up_rdata_reg[31]_1 ;
  input [63:0]dac_ddata_0;
  input [63:0]\dac_data_reg[63] ;
  input dac_frame_s_0;

  wire [14:0]A;
  wire [63:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]O;
  wire [63:0]Q;
  wire \d_data_cntrl_reg[0] ;
  wire [3:0]\d_data_cntrl_reg[39] ;
  wire [3:0]\d_data_cntrl_reg[39]_0 ;
  wire [3:0]\d_data_cntrl_reg[39]_1 ;
  wire [1:0]\d_data_cntrl_reg[3] ;
  wire \d_data_cntrl_reg[3]_0 ;
  wire [3:0]\d_data_cntrl_reg[43] ;
  wire [3:0]\d_data_cntrl_reg[43]_0 ;
  wire [3:0]\d_data_cntrl_reg[43]_1 ;
  wire [3:0]\d_data_cntrl_reg[47] ;
  wire [3:0]\d_data_cntrl_reg[47]_0 ;
  wire [3:0]\d_data_cntrl_reg[47]_1 ;
  wire [3:0]\d_data_cntrl_reg[50] ;
  wire [3:0]\d_data_cntrl_reg[50]_0 ;
  wire [3:0]\d_data_cntrl_reg[50]_1 ;
  wire [3:0]\d_data_cntrl_reg[87] ;
  wire [3:0]\d_data_cntrl_reg[87]_0 ;
  wire [3:0]\d_data_cntrl_reg[87]_1 ;
  wire [3:0]\d_data_cntrl_reg[91] ;
  wire [3:0]\d_data_cntrl_reg[91]_0 ;
  wire [3:0]\d_data_cntrl_reg[91]_1 ;
  wire [3:0]\d_data_cntrl_reg[95] ;
  wire [3:0]\d_data_cntrl_reg[95]_0 ;
  wire [3:0]\d_data_cntrl_reg[95]_1 ;
  wire [3:0]\d_data_cntrl_reg[98] ;
  wire [3:0]\d_data_cntrl_reg[98]_0 ;
  wire [3:0]\d_data_cntrl_reg[98]_1 ;
  wire d_xfer_toggle_reg;
  wire [63:0]\dac_data_reg[63] ;
  wire [63:0]dac_ddata_0;
  wire [3:0]\dac_dds_incr_0_reg[13] ;
  wire [1:0]\dac_dds_incr_0_reg[14] ;
  wire \dac_dds_incr_0_reg[2] ;
  wire [3:0]\dac_dds_incr_0_reg[9] ;
  wire [3:0]\dac_dds_incr_1_reg[13] ;
  wire [1:0]\dac_dds_incr_1_reg[14] ;
  wire \dac_dds_incr_1_reg[2] ;
  wire [2:0]\dac_dds_incr_1_reg[5] ;
  wire [3:0]\dac_dds_incr_1_reg[9] ;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [3:0]\dac_dds_phase_0_0_reg[13] ;
  wire [0:0]\dac_dds_phase_0_0_reg[15] ;
  wire [3:0]\dac_dds_phase_0_0_reg[9] ;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [3:0]\dac_dds_phase_0_1_reg[13] ;
  wire [0:0]\dac_dds_phase_0_1_reg[15] ;
  wire [3:0]\dac_dds_phase_0_1_reg[5] ;
  wire [3:0]\dac_dds_phase_0_1_reg[9] ;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [1:0]\dac_dds_phase_1_0_reg[3] ;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [1:0]\dac_dds_phase_1_1_reg[3] ;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [1:0]\dac_dds_phase_2_0_reg[3] ;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [1:0]\dac_dds_phase_2_1_reg[3] ;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire [13:0]\dac_dds_phase_3_0_reg[15] ;
  wire [1:0]\dac_dds_phase_3_0_reg[3] ;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire [14:0]\dac_dds_phase_3_1_reg[15] ;
  wire [13:0]\dac_dds_phase_3_1_reg[15]_0 ;
  wire [1:0]\dac_dds_phase_3_1_reg[3] ;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire dac_frame_s_0;
  wire [15:0]data7;
  wire p_11_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [15:1]sm2tc0_return;
  wire [14:1]sm2tc0_return0;
  wire sm2tc0_return0_carry__0_i_1_n_0;
  wire sm2tc0_return0_carry__0_i_2_n_0;
  wire sm2tc0_return0_carry__0_i_3_n_0;
  wire sm2tc0_return0_carry__0_i_4_n_0;
  wire sm2tc0_return0_carry__0_n_0;
  wire sm2tc0_return0_carry__0_n_1;
  wire sm2tc0_return0_carry__0_n_2;
  wire sm2tc0_return0_carry__0_n_3;
  wire sm2tc0_return0_carry__1_i_1_n_0;
  wire sm2tc0_return0_carry__1_i_2_n_0;
  wire sm2tc0_return0_carry__1_i_3_n_0;
  wire sm2tc0_return0_carry__1_i_4_n_0;
  wire sm2tc0_return0_carry__1_n_0;
  wire sm2tc0_return0_carry__1_n_1;
  wire sm2tc0_return0_carry__1_n_2;
  wire sm2tc0_return0_carry__1_n_3;
  wire sm2tc0_return0_carry__2_i_1_n_0;
  wire sm2tc0_return0_carry__2_i_2_n_0;
  wire sm2tc0_return0_carry__2_n_1;
  wire sm2tc0_return0_carry__2_n_3;
  wire sm2tc0_return0_carry_i_1_n_0;
  wire sm2tc0_return0_carry_i_2_n_0;
  wire sm2tc0_return0_carry_i_3_n_0;
  wire sm2tc0_return0_carry_i_4_n_0;
  wire sm2tc0_return0_carry_i_5_n_0;
  wire sm2tc0_return0_carry_n_0;
  wire sm2tc0_return0_carry_n_1;
  wire sm2tc0_return0_carry_n_2;
  wire sm2tc0_return0_carry_n_3;
  wire [15:1]sm2tc_return;
  wire [14:1]sm2tc_return0;
  wire sm2tc_return0_carry__0_i_1_n_0;
  wire sm2tc_return0_carry__0_i_2_n_0;
  wire sm2tc_return0_carry__0_i_3_n_0;
  wire sm2tc_return0_carry__0_i_4_n_0;
  wire sm2tc_return0_carry__0_n_0;
  wire sm2tc_return0_carry__0_n_1;
  wire sm2tc_return0_carry__0_n_2;
  wire sm2tc_return0_carry__0_n_3;
  wire sm2tc_return0_carry__1_i_1_n_0;
  wire sm2tc_return0_carry__1_i_2_n_0;
  wire sm2tc_return0_carry__1_i_3_n_0;
  wire sm2tc_return0_carry__1_i_4_n_0;
  wire sm2tc_return0_carry__1_n_0;
  wire sm2tc_return0_carry__1_n_1;
  wire sm2tc_return0_carry__1_n_2;
  wire sm2tc_return0_carry__1_n_3;
  wire sm2tc_return0_carry__2_i_1_n_0;
  wire sm2tc_return0_carry__2_i_2_n_0;
  wire sm2tc_return0_carry__2_n_1;
  wire sm2tc_return0_carry__2_n_3;
  wire sm2tc_return0_carry_i_1_n_0;
  wire sm2tc_return0_carry_i_2_n_0;
  wire sm2tc_return0_carry_i_3_n_0;
  wire sm2tc_return0_carry_i_4_n_0;
  wire sm2tc_return0_carry_i_5_n_0;
  wire sm2tc_return0_carry_n_0;
  wire sm2tc_return0_carry_n_1;
  wire sm2tc_return0_carry_n_2;
  wire sm2tc_return0_carry_n_3;
  wire [3:0]up_dac_data_sel;
  wire \up_dac_data_sel_m[0]_i_1_n_0 ;
  wire \up_dac_data_sel_m[1]_i_1_n_0 ;
  wire \up_dac_data_sel_m[2]_i_1_n_0 ;
  wire \up_dac_data_sel_m[3]_i_1_n_0 ;
  wire [0:0]\up_dac_data_sel_reg[3]_0 ;
  wire \up_dac_dds_incr_1_reg[0]_0 ;
  wire [0:0]\up_dac_dds_incr_1_reg[15]_0 ;
  wire \up_dac_dds_incr_1_reg[1]_0 ;
  wire \up_dac_dds_incr_1_reg[2]_0 ;
  wire \up_dac_dds_incr_1_reg[3]_0 ;
  wire [0:0]\up_dac_dds_incr_2_reg[15]_0 ;
  wire [15:0]up_dac_dds_scale_1;
  wire [0:0]\up_dac_dds_scale_1_reg[15]_0 ;
  wire [15:0]up_dac_dds_scale_2;
  wire [0:0]\up_dac_dds_scale_2_reg[15]_0 ;
  wire [16:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  wire [31:0]\up_dac_iqcor_coeff_1_reg[15]_1 ;
  wire [0:0]\up_dac_iqcor_coeff_2_reg[15]_0 ;
  wire [50:0]up_dac_iqcor_enb_reg_0;
  wire up_dac_iqcor_enb_reg_1;
  wire up_dac_iqcor_enb_reg_2;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire up_dac_lb_enb_reg_2;
  wire \up_dac_pat_data_1_reg[10]_0 ;
  wire \up_dac_pat_data_1_reg[11]_0 ;
  wire \up_dac_pat_data_1_reg[12]_0 ;
  wire \up_dac_pat_data_1_reg[13]_0 ;
  wire \up_dac_pat_data_1_reg[14]_0 ;
  wire \up_dac_pat_data_1_reg[15]_0 ;
  wire \up_dac_pat_data_1_reg[4]_0 ;
  wire \up_dac_pat_data_1_reg[5]_0 ;
  wire \up_dac_pat_data_1_reg[6]_0 ;
  wire \up_dac_pat_data_1_reg[7]_0 ;
  wire \up_dac_pat_data_1_reg[8]_0 ;
  wire \up_dac_pat_data_1_reg[9]_0 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire up_dac_pn_enb_reg_2;
  wire [131:0]up_data_cntrl;
  wire up_rack_0_s;
  wire \up_rdata[10]_i_3_n_0 ;
  wire \up_rdata[11]_i_3_n_0 ;
  wire \up_rdata[12]_i_3_n_0 ;
  wire \up_rdata[13]_i_3_n_0 ;
  wire \up_rdata[14]_i_3_n_0 ;
  wire \up_rdata[15]_i_3_n_0 ;
  wire \up_rdata[4]_i_3_n_0 ;
  wire \up_rdata[5]_i_3_n_0 ;
  wire \up_rdata[6]_i_3_n_0 ;
  wire \up_rdata[7]_i_3_n_0 ;
  wire \up_rdata[8]_i_3_n_0 ;
  wire \up_rdata[9]_i_3_n_0 ;
  wire [2:0]\up_rdata_reg[15]_0 ;
  wire [31:0]\up_rdata_reg[31]_0 ;
  wire [31:0]\up_rdata_reg[31]_1 ;
  wire up_rreq_s;
  wire up_wack_0_s;
  wire [3:1]NLW_sm2tc0_return0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sm2tc0_return0_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_sm2tc_return0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sm2tc_return0_carry__2_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1 i_xfer_cntrl
       (.A(A),
        .D({up_data_cntrl[131:116],up_dac_iqcor_enb_reg_0[49:34],up_data_cntrl[99:68],up_dac_iqcor_enb_reg_0[33:18],up_data_cntrl[51:24],up_dac_iqcor_enb_reg_0[17],up_data_cntrl[22:20],up_dac_iqcor_enb_reg_0[16:0],up_data_cntrl[2:0]}),
        .DI(DI),
        .E(E),
        .O(O),
        .Q(Q),
        .\d_data_cntrl_reg[0]_0 (\d_data_cntrl_reg[0] ),
        .\d_data_cntrl_reg[39]_0 (\d_data_cntrl_reg[39] ),
        .\d_data_cntrl_reg[39]_1 (\d_data_cntrl_reg[39]_0 ),
        .\d_data_cntrl_reg[39]_2 (\d_data_cntrl_reg[39]_1 ),
        .\d_data_cntrl_reg[3]_0 (\d_data_cntrl_reg[3] ),
        .\d_data_cntrl_reg[3]_1 (\d_data_cntrl_reg[3]_0 ),
        .\d_data_cntrl_reg[43]_0 (\d_data_cntrl_reg[43] ),
        .\d_data_cntrl_reg[43]_1 (\d_data_cntrl_reg[43]_0 ),
        .\d_data_cntrl_reg[43]_2 (\d_data_cntrl_reg[43]_1 ),
        .\d_data_cntrl_reg[47]_0 (\d_data_cntrl_reg[47] ),
        .\d_data_cntrl_reg[47]_1 (\d_data_cntrl_reg[47]_0 ),
        .\d_data_cntrl_reg[47]_2 (\d_data_cntrl_reg[47]_1 ),
        .\d_data_cntrl_reg[50]_0 (\d_data_cntrl_reg[50] ),
        .\d_data_cntrl_reg[50]_1 (\d_data_cntrl_reg[50]_0 ),
        .\d_data_cntrl_reg[50]_2 (\d_data_cntrl_reg[50]_1 ),
        .\d_data_cntrl_reg[87]_0 (\d_data_cntrl_reg[87] ),
        .\d_data_cntrl_reg[87]_1 (\d_data_cntrl_reg[87]_0 ),
        .\d_data_cntrl_reg[87]_2 (\d_data_cntrl_reg[87]_1 ),
        .\d_data_cntrl_reg[91]_0 (\d_data_cntrl_reg[91] ),
        .\d_data_cntrl_reg[91]_1 (\d_data_cntrl_reg[91]_0 ),
        .\d_data_cntrl_reg[91]_2 (\d_data_cntrl_reg[91]_1 ),
        .\d_data_cntrl_reg[95]_0 (\d_data_cntrl_reg[95] ),
        .\d_data_cntrl_reg[95]_1 (\d_data_cntrl_reg[95]_0 ),
        .\d_data_cntrl_reg[95]_2 (\d_data_cntrl_reg[95]_1 ),
        .\d_data_cntrl_reg[98]_0 (\d_data_cntrl_reg[98] ),
        .\d_data_cntrl_reg[98]_1 (\d_data_cntrl_reg[98]_0 ),
        .\d_data_cntrl_reg[98]_2 (\d_data_cntrl_reg[98]_1 ),
        .d_xfer_toggle_reg_0(d_xfer_toggle_reg),
        .\dac_data_reg[63] (\dac_data_reg[63] ),
        .dac_ddata_0(dac_ddata_0),
        .\dac_ddata_0[63] (D),
        .\dac_dds_incr_0_reg[13] (\dac_dds_incr_0_reg[13] ),
        .\dac_dds_incr_0_reg[14] (\dac_dds_incr_0_reg[14] ),
        .\dac_dds_incr_0_reg[2] (\dac_dds_incr_0_reg[2] ),
        .\dac_dds_incr_0_reg[9] (\dac_dds_incr_0_reg[9] ),
        .\dac_dds_incr_1_reg[13] (\dac_dds_incr_1_reg[13] ),
        .\dac_dds_incr_1_reg[14] (\dac_dds_incr_1_reg[14] ),
        .\dac_dds_incr_1_reg[2] (\dac_dds_incr_1_reg[2] ),
        .\dac_dds_incr_1_reg[5] (\dac_dds_incr_1_reg[5] ),
        .\dac_dds_incr_1_reg[9] (\dac_dds_incr_1_reg[9] ),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .\dac_dds_phase_0_0_reg[13] (\dac_dds_phase_0_0_reg[13] ),
        .\dac_dds_phase_0_0_reg[15] (\dac_dds_phase_0_0_reg[15] ),
        .\dac_dds_phase_0_0_reg[9] (\dac_dds_phase_0_0_reg[9] ),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .\dac_dds_phase_0_1_reg[13] (\dac_dds_phase_0_1_reg[13] ),
        .\dac_dds_phase_0_1_reg[15] (\dac_dds_phase_0_1_reg[15] ),
        .\dac_dds_phase_0_1_reg[5] (\dac_dds_phase_0_1_reg[5] ),
        .\dac_dds_phase_0_1_reg[9] (\dac_dds_phase_0_1_reg[9] ),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .\dac_dds_phase_1_0_reg[3] (\dac_dds_phase_1_0_reg[3] ),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .\dac_dds_phase_1_1_reg[3] (\dac_dds_phase_1_1_reg[3] ),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .\dac_dds_phase_2_0_reg[3] (\dac_dds_phase_2_0_reg[3] ),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .\dac_dds_phase_2_1_reg[3] (\dac_dds_phase_2_1_reg[3] ),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\dac_dds_phase_3_0_reg[15] (\dac_dds_phase_3_0_reg[15] ),
        .\dac_dds_phase_3_0_reg[3] (\dac_dds_phase_3_0_reg[3] ),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\dac_dds_phase_3_1_reg[15] (\dac_dds_phase_3_1_reg[15] ),
        .\dac_dds_phase_3_1_reg[15]_0 (\dac_dds_phase_3_1_reg[15]_0 ),
        .\dac_dds_phase_3_1_reg[3] (\dac_dds_phase_3_1_reg[3] ),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .dac_frame_s_0(dac_frame_s_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0));
  CARRY4 sm2tc0_return0_carry
       (.CI(1'b0),
        .CO({sm2tc0_return0_carry_n_0,sm2tc0_return0_carry_n_1,sm2tc0_return0_carry_n_2,sm2tc0_return0_carry_n_3}),
        .CYINIT(sm2tc0_return0_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc0_return0[4:1]),
        .S({sm2tc0_return0_carry_i_2_n_0,sm2tc0_return0_carry_i_3_n_0,sm2tc0_return0_carry_i_4_n_0,sm2tc0_return0_carry_i_5_n_0}));
  CARRY4 sm2tc0_return0_carry__0
       (.CI(sm2tc0_return0_carry_n_0),
        .CO({sm2tc0_return0_carry__0_n_0,sm2tc0_return0_carry__0_n_1,sm2tc0_return0_carry__0_n_2,sm2tc0_return0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc0_return0[8:5]),
        .S({sm2tc0_return0_carry__0_i_1_n_0,sm2tc0_return0_carry__0_i_2_n_0,sm2tc0_return0_carry__0_i_3_n_0,sm2tc0_return0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__0_i_1
       (.I0(up_dac_dds_scale_2[8]),
        .O(sm2tc0_return0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__0_i_2
       (.I0(up_dac_dds_scale_2[7]),
        .O(sm2tc0_return0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__0_i_3
       (.I0(up_dac_dds_scale_2[6]),
        .O(sm2tc0_return0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__0_i_4
       (.I0(up_dac_dds_scale_2[5]),
        .O(sm2tc0_return0_carry__0_i_4_n_0));
  CARRY4 sm2tc0_return0_carry__1
       (.CI(sm2tc0_return0_carry__0_n_0),
        .CO({sm2tc0_return0_carry__1_n_0,sm2tc0_return0_carry__1_n_1,sm2tc0_return0_carry__1_n_2,sm2tc0_return0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc0_return0[12:9]),
        .S({sm2tc0_return0_carry__1_i_1_n_0,sm2tc0_return0_carry__1_i_2_n_0,sm2tc0_return0_carry__1_i_3_n_0,sm2tc0_return0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__1_i_1
       (.I0(up_dac_dds_scale_2[12]),
        .O(sm2tc0_return0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__1_i_2
       (.I0(up_dac_dds_scale_2[11]),
        .O(sm2tc0_return0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__1_i_3
       (.I0(up_dac_dds_scale_2[10]),
        .O(sm2tc0_return0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__1_i_4
       (.I0(up_dac_dds_scale_2[9]),
        .O(sm2tc0_return0_carry__1_i_4_n_0));
  CARRY4 sm2tc0_return0_carry__2
       (.CI(sm2tc0_return0_carry__1_n_0),
        .CO({NLW_sm2tc0_return0_carry__2_CO_UNCONNECTED[3],sm2tc0_return0_carry__2_n_1,NLW_sm2tc0_return0_carry__2_CO_UNCONNECTED[1],sm2tc0_return0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sm2tc0_return0_carry__2_O_UNCONNECTED[3:2],sm2tc0_return0[14:13]}),
        .S({1'b0,1'b1,sm2tc0_return0_carry__2_i_1_n_0,sm2tc0_return0_carry__2_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__2_i_1
       (.I0(up_dac_dds_scale_2[14]),
        .O(sm2tc0_return0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry__2_i_2
       (.I0(up_dac_dds_scale_2[13]),
        .O(sm2tc0_return0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry_i_1
       (.I0(up_dac_dds_scale_2[0]),
        .O(sm2tc0_return0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry_i_2
       (.I0(up_dac_dds_scale_2[4]),
        .O(sm2tc0_return0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry_i_3
       (.I0(up_dac_dds_scale_2[3]),
        .O(sm2tc0_return0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry_i_4
       (.I0(up_dac_dds_scale_2[2]),
        .O(sm2tc0_return0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc0_return0_carry_i_5
       (.I0(up_dac_dds_scale_2[1]),
        .O(sm2tc0_return0_carry_i_5_n_0));
  CARRY4 sm2tc_return0_carry
       (.CI(1'b0),
        .CO({sm2tc_return0_carry_n_0,sm2tc_return0_carry_n_1,sm2tc_return0_carry_n_2,sm2tc_return0_carry_n_3}),
        .CYINIT(sm2tc_return0_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc_return0[4:1]),
        .S({sm2tc_return0_carry_i_2_n_0,sm2tc_return0_carry_i_3_n_0,sm2tc_return0_carry_i_4_n_0,sm2tc_return0_carry_i_5_n_0}));
  CARRY4 sm2tc_return0_carry__0
       (.CI(sm2tc_return0_carry_n_0),
        .CO({sm2tc_return0_carry__0_n_0,sm2tc_return0_carry__0_n_1,sm2tc_return0_carry__0_n_2,sm2tc_return0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc_return0[8:5]),
        .S({sm2tc_return0_carry__0_i_1_n_0,sm2tc_return0_carry__0_i_2_n_0,sm2tc_return0_carry__0_i_3_n_0,sm2tc_return0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__0_i_1
       (.I0(up_dac_dds_scale_1[8]),
        .O(sm2tc_return0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__0_i_2
       (.I0(up_dac_dds_scale_1[7]),
        .O(sm2tc_return0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__0_i_3
       (.I0(up_dac_dds_scale_1[6]),
        .O(sm2tc_return0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__0_i_4
       (.I0(up_dac_dds_scale_1[5]),
        .O(sm2tc_return0_carry__0_i_4_n_0));
  CARRY4 sm2tc_return0_carry__1
       (.CI(sm2tc_return0_carry__0_n_0),
        .CO({sm2tc_return0_carry__1_n_0,sm2tc_return0_carry__1_n_1,sm2tc_return0_carry__1_n_2,sm2tc_return0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc_return0[12:9]),
        .S({sm2tc_return0_carry__1_i_1_n_0,sm2tc_return0_carry__1_i_2_n_0,sm2tc_return0_carry__1_i_3_n_0,sm2tc_return0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__1_i_1
       (.I0(up_dac_dds_scale_1[12]),
        .O(sm2tc_return0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__1_i_2
       (.I0(up_dac_dds_scale_1[11]),
        .O(sm2tc_return0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__1_i_3
       (.I0(up_dac_dds_scale_1[10]),
        .O(sm2tc_return0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__1_i_4
       (.I0(up_dac_dds_scale_1[9]),
        .O(sm2tc_return0_carry__1_i_4_n_0));
  CARRY4 sm2tc_return0_carry__2
       (.CI(sm2tc_return0_carry__1_n_0),
        .CO({NLW_sm2tc_return0_carry__2_CO_UNCONNECTED[3],sm2tc_return0_carry__2_n_1,NLW_sm2tc_return0_carry__2_CO_UNCONNECTED[1],sm2tc_return0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sm2tc_return0_carry__2_O_UNCONNECTED[3:2],sm2tc_return0[14:13]}),
        .S({1'b0,1'b1,sm2tc_return0_carry__2_i_1_n_0,sm2tc_return0_carry__2_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__2_i_1
       (.I0(up_dac_dds_scale_1[14]),
        .O(sm2tc_return0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__2_i_2
       (.I0(up_dac_dds_scale_1[13]),
        .O(sm2tc_return0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_1
       (.I0(up_dac_dds_scale_1[0]),
        .O(sm2tc_return0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_2
       (.I0(up_dac_dds_scale_1[4]),
        .O(sm2tc_return0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_3
       (.I0(up_dac_dds_scale_1[3]),
        .O(sm2tc_return0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_4
       (.I0(up_dac_dds_scale_1[2]),
        .O(sm2tc_return0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_5
       (.I0(up_dac_dds_scale_1[1]),
        .O(sm2tc_return0_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \up_dac_data_sel_m[0]_i_1 
       (.I0(up_dac_data_sel[0]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[1]_i_1 
       (.I0(up_dac_data_sel[1]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[2]_i_1 
       (.I0(up_dac_data_sel[2]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_dac_data_sel_m[3]_i_1 
       (.I0(up_dac_data_sel[3]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[3]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_data_sel_m[0]_i_1_n_0 ),
        .Q(up_data_cntrl[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_data_sel_m[1]_i_1_n_0 ),
        .Q(up_data_cntrl[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_data_sel_m[2]_i_1_n_0 ),
        .Q(up_data_cntrl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_data_sel_m[3]_i_1_n_0 ),
        .Q(up_dac_iqcor_enb_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_dac_data_sel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_dac_data_sel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_dac_data_sel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_dac_data_sel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_data_cntrl[84]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_data_cntrl[94]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_data_cntrl[95]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_data_cntrl[96]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_data_cntrl[97]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_data_cntrl[98]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_data_cntrl[99]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_data_cntrl[85]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_data_cntrl[86]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_data_cntrl[87]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_data_cntrl[88]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_data_cntrl[89]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_data_cntrl[90]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_data_cntrl[91]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_data_cntrl[92]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_data_cntrl[93]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_data_cntrl[36]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_data_cntrl[46]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_data_cntrl[47]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_data_cntrl[48]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_data_cntrl[49]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_data_cntrl[50]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_data_cntrl[51]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_data_cntrl[37]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_data_cntrl[38]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_data_cntrl[39]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_data_cntrl[40]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_data_cntrl[41]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_data_cntrl[42]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_data_cntrl[43]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_data_cntrl[44]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_data_cntrl[45]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [16]),
        .Q(up_dac_iqcor_enb_reg_0[34]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [26]),
        .Q(up_dac_iqcor_enb_reg_0[44]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [27]),
        .Q(up_dac_iqcor_enb_reg_0[45]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [28]),
        .Q(up_dac_iqcor_enb_reg_0[46]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [29]),
        .Q(up_dac_iqcor_enb_reg_0[47]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [30]),
        .Q(up_dac_iqcor_enb_reg_0[48]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [31]),
        .Q(up_dac_iqcor_enb_reg_0[49]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [17]),
        .Q(up_dac_iqcor_enb_reg_0[35]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [18]),
        .Q(up_dac_iqcor_enb_reg_0[36]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [19]),
        .Q(up_dac_iqcor_enb_reg_0[37]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [20]),
        .Q(up_dac_iqcor_enb_reg_0[38]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [21]),
        .Q(up_dac_iqcor_enb_reg_0[39]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [22]),
        .Q(up_dac_iqcor_enb_reg_0[40]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [23]),
        .Q(up_dac_iqcor_enb_reg_0[41]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [24]),
        .Q(up_dac_iqcor_enb_reg_0[42]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [25]),
        .Q(up_dac_iqcor_enb_reg_0[43]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [16]),
        .Q(up_dac_iqcor_enb_reg_0[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [26]),
        .Q(up_dac_iqcor_enb_reg_0[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [27]),
        .Q(up_dac_iqcor_enb_reg_0[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [28]),
        .Q(up_dac_iqcor_enb_reg_0[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [29]),
        .Q(up_dac_iqcor_enb_reg_0[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [30]),
        .Q(up_dac_iqcor_enb_reg_0[32]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [31]),
        .Q(up_dac_iqcor_enb_reg_0[33]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [17]),
        .Q(up_dac_iqcor_enb_reg_0[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [18]),
        .Q(up_dac_iqcor_enb_reg_0[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [19]),
        .Q(up_dac_iqcor_enb_reg_0[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [20]),
        .Q(up_dac_iqcor_enb_reg_0[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [21]),
        .Q(up_dac_iqcor_enb_reg_0[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [22]),
        .Q(up_dac_iqcor_enb_reg_0[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [23]),
        .Q(up_dac_iqcor_enb_reg_0[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [24]),
        .Q(up_dac_iqcor_enb_reg_0[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [25]),
        .Q(up_dac_iqcor_enb_reg_0[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_dac_dds_scale_1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_dac_dds_scale_1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_dac_dds_scale_1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_dac_dds_scale_1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_dac_dds_scale_1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_dac_dds_scale_1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_dac_dds_scale_1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_dac_dds_scale_1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_dac_dds_scale_1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_dac_dds_scale_1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_dac_dds_scale_1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_dac_dds_scale_1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_dac_dds_scale_1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_dac_dds_scale_1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_dac_dds_scale_1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_dac_dds_scale_1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_dac_dds_scale_2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_dac_dds_scale_2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_dac_dds_scale_2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_dac_dds_scale_2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_dac_dds_scale_2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_dac_dds_scale_2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_dac_dds_scale_2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_dac_dds_scale_2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_dac_dds_scale_2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_dac_dds_scale_2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_dac_dds_scale_2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_dac_dds_scale_2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_dac_dds_scale_2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_dac_dds_scale_2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_dac_dds_scale_2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_dac_dds_scale_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[10]_i_1 
       (.I0(sm2tc_return0[10]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[10]),
        .O(sm2tc_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[11]_i_1 
       (.I0(sm2tc_return0[11]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[11]),
        .O(sm2tc_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[12]_i_1 
       (.I0(sm2tc_return0[12]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[12]),
        .O(sm2tc_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[13]_i_1 
       (.I0(sm2tc_return0[13]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[13]),
        .O(sm2tc_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[14]_i_1 
       (.I0(sm2tc_return0[14]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[14]),
        .O(sm2tc_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \up_dac_dds_scale_tc_1[15]_i_1 
       (.I0(up_dac_dds_scale_1[15]),
        .I1(sm2tc_return0_carry__2_n_1),
        .O(sm2tc_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[1]_i_1 
       (.I0(sm2tc_return0[1]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[1]),
        .O(sm2tc_return[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[2]_i_1 
       (.I0(sm2tc_return0[2]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[2]),
        .O(sm2tc_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[3]_i_1 
       (.I0(sm2tc_return0[3]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[3]),
        .O(sm2tc_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[4]_i_1 
       (.I0(sm2tc_return0[4]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[4]),
        .O(sm2tc_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[5]_i_1 
       (.I0(sm2tc_return0[5]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[5]),
        .O(sm2tc_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[6]_i_1 
       (.I0(sm2tc_return0[6]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[6]),
        .O(sm2tc_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[7]_i_1 
       (.I0(sm2tc_return0[7]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[7]),
        .O(sm2tc_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[8]_i_1 
       (.I0(sm2tc_return0[8]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[8]),
        .O(sm2tc_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[9]_i_1 
       (.I0(sm2tc_return0[9]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[9]),
        .O(sm2tc_return[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_dds_scale_1[0]),
        .Q(up_data_cntrl[116]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[10]),
        .Q(up_data_cntrl[126]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[11]),
        .Q(up_data_cntrl[127]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[12]),
        .Q(up_data_cntrl[128]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[13]),
        .Q(up_data_cntrl[129]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[14]),
        .Q(up_data_cntrl[130]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[15]),
        .Q(up_data_cntrl[131]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[1]),
        .Q(up_data_cntrl[117]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[2]),
        .Q(up_data_cntrl[118]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[3]),
        .Q(up_data_cntrl[119]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[4]),
        .Q(up_data_cntrl[120]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[5]),
        .Q(up_data_cntrl[121]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[6]),
        .Q(up_data_cntrl[122]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[7]),
        .Q(up_data_cntrl[123]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[8]),
        .Q(up_data_cntrl[124]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc_return[9]),
        .Q(up_data_cntrl[125]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[10]_i_1 
       (.I0(sm2tc0_return0[10]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[10]),
        .O(sm2tc0_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[11]_i_1 
       (.I0(sm2tc0_return0[11]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[11]),
        .O(sm2tc0_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[12]_i_1 
       (.I0(sm2tc0_return0[12]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[12]),
        .O(sm2tc0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[13]_i_1 
       (.I0(sm2tc0_return0[13]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[13]),
        .O(sm2tc0_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[14]_i_1 
       (.I0(sm2tc0_return0[14]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[14]),
        .O(sm2tc0_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \up_dac_dds_scale_tc_2[15]_i_1 
       (.I0(up_dac_dds_scale_2[15]),
        .I1(sm2tc0_return0_carry__2_n_1),
        .O(sm2tc0_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[1]_i_1 
       (.I0(sm2tc0_return0[1]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[1]),
        .O(sm2tc0_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[2]_i_1 
       (.I0(sm2tc0_return0[2]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[2]),
        .O(sm2tc0_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[3]_i_1 
       (.I0(sm2tc0_return0[3]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[3]),
        .O(sm2tc0_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[4]_i_1 
       (.I0(sm2tc0_return0[4]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[4]),
        .O(sm2tc0_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[5]_i_1 
       (.I0(sm2tc0_return0[5]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[5]),
        .O(sm2tc0_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[6]_i_1 
       (.I0(sm2tc0_return0[6]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[6]),
        .O(sm2tc0_return[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[7]_i_1 
       (.I0(sm2tc0_return0[7]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[7]),
        .O(sm2tc0_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[8]_i_1 
       (.I0(sm2tc0_return0[8]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[8]),
        .O(sm2tc0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[9]_i_1 
       (.I0(sm2tc0_return0[9]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[9]),
        .O(sm2tc0_return[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_dds_scale_2[0]),
        .Q(up_data_cntrl[68]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[10]),
        .Q(up_data_cntrl[78]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[11]),
        .Q(up_data_cntrl[79]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[12]),
        .Q(up_data_cntrl[80]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[13]),
        .Q(up_data_cntrl[81]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[14]),
        .Q(up_data_cntrl[82]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[15]),
        .Q(up_data_cntrl[83]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[1]),
        .Q(up_data_cntrl[69]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[2]),
        .Q(up_data_cntrl[70]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[3]),
        .Q(up_data_cntrl[71]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[4]),
        .Q(up_data_cntrl[72]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[5]),
        .Q(up_data_cntrl[73]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[6]),
        .Q(up_data_cntrl[74]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[7]),
        .Q(up_data_cntrl[75]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[8]),
        .Q(up_data_cntrl[76]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(sm2tc0_return[9]),
        .Q(up_data_cntrl[77]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [16]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [26]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [27]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [28]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [29]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [30]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [31]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [17]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [18]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [19]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [20]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [21]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [22]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [23]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [24]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [25]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(data7[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(data7[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(data7[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(data7[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(data7[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(data7[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(data7[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(data7[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(data7[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(data7[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(data7[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(data7[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(data7[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(data7[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(data7[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_iqcor_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_iqcor_enb_reg_2),
        .Q(up_dac_iqcor_enb_reg_0[50]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_lb_enb_reg_2),
        .Q(up_dac_lb_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_data_cntrl[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_data_cntrl[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_data_cntrl[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_data_cntrl[32]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_data_cntrl[33]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_data_cntrl[34]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_data_cntrl[35]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_data_cntrl[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_data_cntrl[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_dac_iqcor_enb_reg_0[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_data_cntrl[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_data_cntrl[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_data_cntrl[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_data_cntrl[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_data_cntrl[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_data_cntrl[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [16]),
        .Q(up_dac_iqcor_enb_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [26]),
        .Q(up_dac_iqcor_enb_reg_0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [27]),
        .Q(up_dac_iqcor_enb_reg_0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [28]),
        .Q(up_dac_iqcor_enb_reg_0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [29]),
        .Q(up_dac_iqcor_enb_reg_0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [30]),
        .Q(up_dac_iqcor_enb_reg_0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [31]),
        .Q(up_dac_iqcor_enb_reg_0[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [17]),
        .Q(up_dac_iqcor_enb_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [18]),
        .Q(up_dac_iqcor_enb_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [19]),
        .Q(up_dac_iqcor_enb_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [20]),
        .Q(up_dac_iqcor_enb_reg_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [21]),
        .Q(up_dac_iqcor_enb_reg_0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [22]),
        .Q(up_dac_iqcor_enb_reg_0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [23]),
        .Q(up_dac_iqcor_enb_reg_0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [24]),
        .Q(up_dac_iqcor_enb_reg_0[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(s_axi_aresetn_0),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [25]),
        .Q(up_dac_iqcor_enb_reg_0[10]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_pn_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_dac_pn_enb_reg_2),
        .Q(up_dac_pn_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_rreq_s),
        .Q(up_rack_0_s));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[0]_i_3 
       (.I0(up_dac_pn_enb_reg_0),
        .I1(data7[0]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_data_cntrl[20]),
        .I5(up_data_cntrl[0]),
        .O(up_dac_pn_enb_reg_1));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[0]_i_4 
       (.I0(up_data_cntrl[84]),
        .I1(up_data_cntrl[36]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[0]),
        .I5(up_dac_dds_scale_2[0]),
        .O(\up_dac_dds_incr_1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[10]_i_2 
       (.I0(\up_rdata[10]_i_3_n_0 ),
        .I1(up_data_cntrl[30]),
        .I2(data7[10]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[10]_i_3 
       (.I0(up_data_cntrl[94]),
        .I1(up_data_cntrl[46]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[10]),
        .I5(up_dac_dds_scale_2[10]),
        .O(\up_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[11]_i_2 
       (.I0(\up_rdata[11]_i_3_n_0 ),
        .I1(up_data_cntrl[31]),
        .I2(data7[11]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[11]_i_3 
       (.I0(up_data_cntrl[95]),
        .I1(up_data_cntrl[47]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[11]),
        .I5(up_dac_dds_scale_2[11]),
        .O(\up_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[12]_i_2 
       (.I0(\up_rdata[12]_i_3_n_0 ),
        .I1(up_data_cntrl[32]),
        .I2(data7[12]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[12]_i_3 
       (.I0(up_data_cntrl[96]),
        .I1(up_data_cntrl[48]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[12]),
        .I5(up_dac_dds_scale_2[12]),
        .O(\up_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[13]_i_2 
       (.I0(\up_rdata[13]_i_3_n_0 ),
        .I1(up_data_cntrl[33]),
        .I2(data7[13]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[13]_i_3 
       (.I0(up_data_cntrl[97]),
        .I1(up_data_cntrl[49]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[13]),
        .I5(up_dac_dds_scale_2[13]),
        .O(\up_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[14]_i_2 
       (.I0(\up_rdata[14]_i_3_n_0 ),
        .I1(up_data_cntrl[34]),
        .I2(data7[14]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[14]_i_3 
       (.I0(up_data_cntrl[98]),
        .I1(up_data_cntrl[50]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[14]),
        .I5(up_dac_dds_scale_2[14]),
        .O(\up_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[15]_i_2 
       (.I0(\up_rdata[15]_i_3_n_0 ),
        .I1(up_data_cntrl[35]),
        .I2(data7[15]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[15]_i_3 
       (.I0(up_data_cntrl[99]),
        .I1(up_data_cntrl[51]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[15]),
        .I5(up_dac_dds_scale_2[15]),
        .O(\up_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[1]_i_2 
       (.I0(up_dac_lb_enb_reg_0),
        .I1(data7[1]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_data_cntrl[21]),
        .I5(up_data_cntrl[1]),
        .O(up_dac_lb_enb_reg_1));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[1]_i_3 
       (.I0(up_data_cntrl[85]),
        .I1(up_data_cntrl[37]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[1]),
        .I5(up_dac_dds_scale_2[1]),
        .O(\up_dac_dds_incr_1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[2]_i_2 
       (.I0(up_dac_iqcor_enb_reg_0[50]),
        .I1(data7[2]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_data_cntrl[22]),
        .I5(up_data_cntrl[2]),
        .O(up_dac_iqcor_enb_reg_1));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[2]_i_3 
       (.I0(up_data_cntrl[86]),
        .I1(up_data_cntrl[38]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[2]),
        .I5(up_dac_dds_scale_2[2]),
        .O(\up_dac_dds_incr_1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[3]_i_3 
       (.I0(up_data_cntrl[87]),
        .I1(up_data_cntrl[39]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[3]),
        .I5(up_dac_dds_scale_2[3]),
        .O(\up_dac_dds_incr_1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[4]_i_2 
       (.I0(\up_rdata[4]_i_3_n_0 ),
        .I1(up_data_cntrl[24]),
        .I2(data7[4]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[4]_i_3 
       (.I0(up_data_cntrl[88]),
        .I1(up_data_cntrl[40]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[4]),
        .I5(up_dac_dds_scale_2[4]),
        .O(\up_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[5]_i_2 
       (.I0(\up_rdata[5]_i_3_n_0 ),
        .I1(up_data_cntrl[25]),
        .I2(data7[5]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[5]_i_3 
       (.I0(up_data_cntrl[89]),
        .I1(up_data_cntrl[41]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[5]),
        .I5(up_dac_dds_scale_2[5]),
        .O(\up_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[6]_i_2 
       (.I0(\up_rdata[6]_i_3_n_0 ),
        .I1(up_data_cntrl[26]),
        .I2(data7[6]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[6]_i_3 
       (.I0(up_data_cntrl[90]),
        .I1(up_data_cntrl[42]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[6]),
        .I5(up_dac_dds_scale_2[6]),
        .O(\up_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[7]_i_2 
       (.I0(\up_rdata[7]_i_3_n_0 ),
        .I1(up_data_cntrl[27]),
        .I2(data7[7]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[7]_i_3 
       (.I0(up_data_cntrl[91]),
        .I1(up_data_cntrl[43]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[7]),
        .I5(up_dac_dds_scale_2[7]),
        .O(\up_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[8]_i_2 
       (.I0(\up_rdata[8]_i_3_n_0 ),
        .I1(up_data_cntrl[28]),
        .I2(data7[8]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[8]_i_3 
       (.I0(up_data_cntrl[92]),
        .I1(up_data_cntrl[44]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[8]),
        .I5(up_dac_dds_scale_2[8]),
        .O(\up_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[9]_i_2 
       (.I0(\up_rdata[9]_i_3_n_0 ),
        .I1(up_data_cntrl[29]),
        .I2(data7[9]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[9]_i_3 
       (.I0(up_data_cntrl[93]),
        .I1(up_data_cntrl[45]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[9]),
        .I5(up_dac_dds_scale_2[9]),
        .O(\up_rdata[9]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [0]),
        .Q(\up_rdata_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [10]),
        .Q(\up_rdata_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [11]),
        .Q(\up_rdata_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [12]),
        .Q(\up_rdata_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [13]),
        .Q(\up_rdata_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [14]),
        .Q(\up_rdata_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [15]),
        .Q(\up_rdata_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [16]),
        .Q(\up_rdata_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [17]),
        .Q(\up_rdata_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [18]),
        .Q(\up_rdata_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [19]),
        .Q(\up_rdata_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [1]),
        .Q(\up_rdata_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [20]),
        .Q(\up_rdata_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [21]),
        .Q(\up_rdata_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [22]),
        .Q(\up_rdata_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [23]),
        .Q(\up_rdata_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [24]),
        .Q(\up_rdata_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [25]),
        .Q(\up_rdata_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [26]),
        .Q(\up_rdata_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [27]),
        .Q(\up_rdata_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [28]),
        .Q(\up_rdata_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [29]),
        .Q(\up_rdata_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [2]),
        .Q(\up_rdata_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [30]),
        .Q(\up_rdata_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [31]),
        .Q(\up_rdata_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [3]),
        .Q(\up_rdata_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [4]),
        .Q(\up_rdata_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [5]),
        .Q(\up_rdata_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [6]),
        .Q(\up_rdata_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [7]),
        .Q(\up_rdata_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [8]),
        .Q(\up_rdata_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(\up_rdata_reg[31]_1 [9]),
        .Q(\up_rdata_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(p_11_in),
        .Q(up_wack_0_s));
endmodule

(* ORIG_REF_NAME = "up_dac_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_channel__parameterized0
   (up_wack_1_s,
    up_rack_1_s,
    up_dac_pn_enb_reg_0,
    up_dac_lb_enb_reg_0,
    up_dac_iqcor_enb_reg_0,
    \up_dac_pat_data_1_reg[15]_0 ,
    \up_dac_pat_data_1_reg[14]_0 ,
    \up_dac_pat_data_1_reg[13]_0 ,
    \up_dac_pat_data_1_reg[12]_0 ,
    \up_dac_pat_data_1_reg[11]_0 ,
    \up_dac_pat_data_1_reg[10]_0 ,
    \up_dac_pat_data_1_reg[9]_0 ,
    \up_dac_pat_data_1_reg[8]_0 ,
    \up_dac_pat_data_1_reg[7]_0 ,
    \up_dac_pat_data_1_reg[6]_0 ,
    \up_dac_pat_data_1_reg[5]_0 ,
    \up_dac_pat_data_1_reg[4]_0 ,
    \up_dac_dds_incr_1_reg[3]_0 ,
    up_dac_iqcor_enb_reg_1,
    \up_dac_dds_incr_1_reg[2]_0 ,
    up_dac_lb_enb_reg_1,
    \up_dac_dds_incr_1_reg[1]_0 ,
    \up_dac_dds_incr_1_reg[0]_0 ,
    up_dac_pn_enb_reg_1,
    Q,
    O,
    \dac_dds_incr_0_reg[9] ,
    \dac_dds_incr_0_reg[13] ,
    \dac_dds_incr_0_reg[14] ,
    \dac_dds_incr_1_reg[5] ,
    \dac_dds_incr_1_reg[9] ,
    \dac_dds_incr_1_reg[13] ,
    \dac_dds_incr_1_reg[14] ,
    \d_data_cntrl_reg[87] ,
    \d_data_cntrl_reg[91] ,
    \d_data_cntrl_reg[95] ,
    \d_data_cntrl_reg[98] ,
    \d_data_cntrl_reg[39] ,
    \d_data_cntrl_reg[43] ,
    \d_data_cntrl_reg[47] ,
    \d_data_cntrl_reg[50] ,
    \d_data_cntrl_reg[87]_0 ,
    \d_data_cntrl_reg[91]_0 ,
    \d_data_cntrl_reg[95]_0 ,
    \d_data_cntrl_reg[98]_0 ,
    \d_data_cntrl_reg[39]_0 ,
    \d_data_cntrl_reg[43]_0 ,
    \d_data_cntrl_reg[47]_0 ,
    \d_data_cntrl_reg[50]_0 ,
    \d_data_cntrl_reg[87]_1 ,
    \d_data_cntrl_reg[91]_1 ,
    \d_data_cntrl_reg[95]_1 ,
    \d_data_cntrl_reg[98]_1 ,
    \d_data_cntrl_reg[39]_1 ,
    \d_data_cntrl_reg[43]_1 ,
    \d_data_cntrl_reg[47]_1 ,
    \d_data_cntrl_reg[50]_1 ,
    \dac_dds_incr_0_reg[2] ,
    \dac_dds_incr_1_reg[2] ,
    \up_dac_iqcor_coeff_1_reg[15]_0 ,
    \up_rdata_reg[31]_0 ,
    D,
    \d_data_cntrl_reg[3] ,
    \d_data_cntrl_reg[3]_0 ,
    s_axi_aclk,
    \up_xfer_data_reg[1] ,
    \d_data_cntrl_reg[131] ,
    \d_data_cntrl_reg[0] ,
    p_11_in_1,
    up_rreq_s_2,
    up_dac_pn_enb_reg_2,
    up_dac_lb_enb_reg_2,
    up_dac_iqcor_enb_reg_2,
    \up_rdata_reg[15]_0 ,
    dac_dds_phase_1_0_reg,
    E,
    dac_dds_phase_0_0_reg,
    dac_dds_phase_1_1_reg,
    dac_dds_phase_0_1_reg,
    dac_dds_phase_2_0_reg,
    dac_dds_phase_2_1_reg,
    A,
    \dac_dds_phase_3_1_reg[15] ,
    \dac_dds_phase_3_0_reg[15] ,
    \dac_dds_phase_3_1_reg[15]_0 ,
    DI,
    \dac_dds_phase_0_0_reg[9] ,
    \dac_dds_phase_0_0_reg[13] ,
    \dac_dds_phase_0_0_reg[15] ,
    \dac_dds_phase_0_1_reg[5] ,
    \dac_dds_phase_0_1_reg[9] ,
    \dac_dds_phase_0_1_reg[13] ,
    \dac_dds_phase_0_1_reg[15] ,
    \dac_dds_phase_1_0_reg[3] ,
    \dac_dds_phase_1_1_reg[3] ,
    \dac_dds_phase_2_0_reg[3] ,
    \dac_dds_phase_2_1_reg[3] ,
    \dac_dds_phase_3_0_reg[3] ,
    \dac_dds_phase_3_1_reg[3] ,
    dac_dds_phase_0_0_reg__0,
    dac_dds_phase_0_1_reg__0,
    dac_dds_phase_1_0_reg__0,
    dac_dds_phase_1_1_reg__0,
    dac_dds_phase_2_0_reg__0,
    dac_dds_phase_2_1_reg__0,
    dac_dds_phase_3_0_reg__0,
    dac_dds_phase_3_1_reg__0,
    \up_dac_pat_data_2_reg[15]_0 ,
    \up_dac_iqcor_coeff_1_reg[15]_1 ,
    \up_dac_dds_incr_2_reg[15]_0 ,
    \up_dac_dds_scale_2_reg[15]_0 ,
    \up_dac_dds_incr_1_reg[15]_0 ,
    \up_dac_dds_scale_1_reg[15]_0 ,
    \up_dac_iqcor_coeff_2_reg[15]_0 ,
    \up_dac_data_sel_reg[3]_0 ,
    \up_rdata_reg[31]_1 ,
    dac_ddata_1,
    \dac_data_reg[63] ,
    dac_frame_s_0);
  output up_wack_1_s;
  output up_rack_1_s;
  output up_dac_pn_enb_reg_0;
  output up_dac_lb_enb_reg_0;
  output [50:0]up_dac_iqcor_enb_reg_0;
  output \up_dac_pat_data_1_reg[15]_0 ;
  output \up_dac_pat_data_1_reg[14]_0 ;
  output \up_dac_pat_data_1_reg[13]_0 ;
  output \up_dac_pat_data_1_reg[12]_0 ;
  output \up_dac_pat_data_1_reg[11]_0 ;
  output \up_dac_pat_data_1_reg[10]_0 ;
  output \up_dac_pat_data_1_reg[9]_0 ;
  output \up_dac_pat_data_1_reg[8]_0 ;
  output \up_dac_pat_data_1_reg[7]_0 ;
  output \up_dac_pat_data_1_reg[6]_0 ;
  output \up_dac_pat_data_1_reg[5]_0 ;
  output \up_dac_pat_data_1_reg[4]_0 ;
  output \up_dac_dds_incr_1_reg[3]_0 ;
  output up_dac_iqcor_enb_reg_1;
  output \up_dac_dds_incr_1_reg[2]_0 ;
  output up_dac_lb_enb_reg_1;
  output \up_dac_dds_incr_1_reg[1]_0 ;
  output \up_dac_dds_incr_1_reg[0]_0 ;
  output up_dac_pn_enb_reg_1;
  output [63:0]Q;
  output [2:0]O;
  output [3:0]\dac_dds_incr_0_reg[9] ;
  output [3:0]\dac_dds_incr_0_reg[13] ;
  output [1:0]\dac_dds_incr_0_reg[14] ;
  output [2:0]\dac_dds_incr_1_reg[5] ;
  output [3:0]\dac_dds_incr_1_reg[9] ;
  output [3:0]\dac_dds_incr_1_reg[13] ;
  output [1:0]\dac_dds_incr_1_reg[14] ;
  output [3:0]\d_data_cntrl_reg[87] ;
  output [3:0]\d_data_cntrl_reg[91] ;
  output [3:0]\d_data_cntrl_reg[95] ;
  output [3:0]\d_data_cntrl_reg[98] ;
  output [3:0]\d_data_cntrl_reg[39] ;
  output [3:0]\d_data_cntrl_reg[43] ;
  output [3:0]\d_data_cntrl_reg[47] ;
  output [3:0]\d_data_cntrl_reg[50] ;
  output [3:0]\d_data_cntrl_reg[87]_0 ;
  output [3:0]\d_data_cntrl_reg[91]_0 ;
  output [3:0]\d_data_cntrl_reg[95]_0 ;
  output [3:0]\d_data_cntrl_reg[98]_0 ;
  output [3:0]\d_data_cntrl_reg[39]_0 ;
  output [3:0]\d_data_cntrl_reg[43]_0 ;
  output [3:0]\d_data_cntrl_reg[47]_0 ;
  output [3:0]\d_data_cntrl_reg[50]_0 ;
  output [3:0]\d_data_cntrl_reg[87]_1 ;
  output [3:0]\d_data_cntrl_reg[91]_1 ;
  output [3:0]\d_data_cntrl_reg[95]_1 ;
  output [3:0]\d_data_cntrl_reg[98]_1 ;
  output [3:0]\d_data_cntrl_reg[39]_1 ;
  output [3:0]\d_data_cntrl_reg[43]_1 ;
  output [3:0]\d_data_cntrl_reg[47]_1 ;
  output [3:0]\d_data_cntrl_reg[50]_1 ;
  output \dac_dds_incr_0_reg[2] ;
  output \dac_dds_incr_1_reg[2] ;
  output [16:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  output [31:0]\up_rdata_reg[31]_0 ;
  output [63:0]D;
  output [1:0]\d_data_cntrl_reg[3] ;
  output \d_data_cntrl_reg[3]_0 ;
  input s_axi_aclk;
  input \up_xfer_data_reg[1] ;
  input \d_data_cntrl_reg[131] ;
  input \d_data_cntrl_reg[0] ;
  input p_11_in_1;
  input up_rreq_s_2;
  input up_dac_pn_enb_reg_2;
  input up_dac_lb_enb_reg_2;
  input up_dac_iqcor_enb_reg_2;
  input [2:0]\up_rdata_reg[15]_0 ;
  input [14:0]dac_dds_phase_1_0_reg;
  input [0:0]E;
  input [14:0]dac_dds_phase_0_0_reg;
  input [14:0]dac_dds_phase_1_1_reg;
  input [14:0]dac_dds_phase_0_1_reg;
  input [14:0]dac_dds_phase_2_0_reg;
  input [14:0]dac_dds_phase_2_1_reg;
  input [14:0]A;
  input [14:0]\dac_dds_phase_3_1_reg[15] ;
  input [13:0]\dac_dds_phase_3_0_reg[15] ;
  input [13:0]\dac_dds_phase_3_1_reg[15]_0 ;
  input [3:0]DI;
  input [3:0]\dac_dds_phase_0_0_reg[9] ;
  input [3:0]\dac_dds_phase_0_0_reg[13] ;
  input [0:0]\dac_dds_phase_0_0_reg[15] ;
  input [3:0]\dac_dds_phase_0_1_reg[5] ;
  input [3:0]\dac_dds_phase_0_1_reg[9] ;
  input [3:0]\dac_dds_phase_0_1_reg[13] ;
  input [0:0]\dac_dds_phase_0_1_reg[15] ;
  input [1:0]\dac_dds_phase_1_0_reg[3] ;
  input [1:0]\dac_dds_phase_1_1_reg[3] ;
  input [1:0]\dac_dds_phase_2_0_reg[3] ;
  input [1:0]\dac_dds_phase_2_1_reg[3] ;
  input [1:0]\dac_dds_phase_3_0_reg[3] ;
  input [1:0]\dac_dds_phase_3_1_reg[3] ;
  input [0:0]dac_dds_phase_0_0_reg__0;
  input [0:0]dac_dds_phase_0_1_reg__0;
  input [0:0]dac_dds_phase_1_0_reg__0;
  input [0:0]dac_dds_phase_1_1_reg__0;
  input [0:0]dac_dds_phase_2_0_reg__0;
  input [0:0]dac_dds_phase_2_1_reg__0;
  input [0:0]dac_dds_phase_3_0_reg__0;
  input [0:0]dac_dds_phase_3_1_reg__0;
  input [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  input [31:0]\up_dac_iqcor_coeff_1_reg[15]_1 ;
  input [0:0]\up_dac_dds_incr_2_reg[15]_0 ;
  input [0:0]\up_dac_dds_scale_2_reg[15]_0 ;
  input [0:0]\up_dac_dds_incr_1_reg[15]_0 ;
  input [0:0]\up_dac_dds_scale_1_reg[15]_0 ;
  input [0:0]\up_dac_iqcor_coeff_2_reg[15]_0 ;
  input [0:0]\up_dac_data_sel_reg[3]_0 ;
  input [31:0]\up_rdata_reg[31]_1 ;
  input [63:0]dac_ddata_1;
  input [63:0]\dac_data_reg[63] ;
  input dac_frame_s_0;

  wire [14:0]A;
  wire [63:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]O;
  wire [63:0]Q;
  wire \d_data_cntrl_reg[0] ;
  wire \d_data_cntrl_reg[131] ;
  wire [3:0]\d_data_cntrl_reg[39] ;
  wire [3:0]\d_data_cntrl_reg[39]_0 ;
  wire [3:0]\d_data_cntrl_reg[39]_1 ;
  wire [1:0]\d_data_cntrl_reg[3] ;
  wire \d_data_cntrl_reg[3]_0 ;
  wire [3:0]\d_data_cntrl_reg[43] ;
  wire [3:0]\d_data_cntrl_reg[43]_0 ;
  wire [3:0]\d_data_cntrl_reg[43]_1 ;
  wire [3:0]\d_data_cntrl_reg[47] ;
  wire [3:0]\d_data_cntrl_reg[47]_0 ;
  wire [3:0]\d_data_cntrl_reg[47]_1 ;
  wire [3:0]\d_data_cntrl_reg[50] ;
  wire [3:0]\d_data_cntrl_reg[50]_0 ;
  wire [3:0]\d_data_cntrl_reg[50]_1 ;
  wire [3:0]\d_data_cntrl_reg[87] ;
  wire [3:0]\d_data_cntrl_reg[87]_0 ;
  wire [3:0]\d_data_cntrl_reg[87]_1 ;
  wire [3:0]\d_data_cntrl_reg[91] ;
  wire [3:0]\d_data_cntrl_reg[91]_0 ;
  wire [3:0]\d_data_cntrl_reg[91]_1 ;
  wire [3:0]\d_data_cntrl_reg[95] ;
  wire [3:0]\d_data_cntrl_reg[95]_0 ;
  wire [3:0]\d_data_cntrl_reg[95]_1 ;
  wire [3:0]\d_data_cntrl_reg[98] ;
  wire [3:0]\d_data_cntrl_reg[98]_0 ;
  wire [3:0]\d_data_cntrl_reg[98]_1 ;
  wire [63:0]\dac_data_reg[63] ;
  wire [63:0]dac_ddata_1;
  wire [3:0]\dac_dds_incr_0_reg[13] ;
  wire [1:0]\dac_dds_incr_0_reg[14] ;
  wire \dac_dds_incr_0_reg[2] ;
  wire [3:0]\dac_dds_incr_0_reg[9] ;
  wire [3:0]\dac_dds_incr_1_reg[13] ;
  wire [1:0]\dac_dds_incr_1_reg[14] ;
  wire \dac_dds_incr_1_reg[2] ;
  wire [2:0]\dac_dds_incr_1_reg[5] ;
  wire [3:0]\dac_dds_incr_1_reg[9] ;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire [3:0]\dac_dds_phase_0_0_reg[13] ;
  wire [0:0]\dac_dds_phase_0_0_reg[15] ;
  wire [3:0]\dac_dds_phase_0_0_reg[9] ;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire [3:0]\dac_dds_phase_0_1_reg[13] ;
  wire [0:0]\dac_dds_phase_0_1_reg[15] ;
  wire [3:0]\dac_dds_phase_0_1_reg[5] ;
  wire [3:0]\dac_dds_phase_0_1_reg[9] ;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire [1:0]\dac_dds_phase_1_0_reg[3] ;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire [1:0]\dac_dds_phase_1_1_reg[3] ;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire [1:0]\dac_dds_phase_2_0_reg[3] ;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire [1:0]\dac_dds_phase_2_1_reg[3] ;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire [13:0]\dac_dds_phase_3_0_reg[15] ;
  wire [1:0]\dac_dds_phase_3_0_reg[3] ;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire [14:0]\dac_dds_phase_3_1_reg[15] ;
  wire [13:0]\dac_dds_phase_3_1_reg[15]_0 ;
  wire [1:0]\dac_dds_phase_3_1_reg[3] ;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire dac_frame_s_0;
  wire [15:0]data7;
  wire p_11_in_1;
  wire s_axi_aclk;
  wire [15:1]sm2tc3_return;
  wire [14:1]sm2tc3_return0;
  wire sm2tc3_return0_carry__0_i_1_n_0;
  wire sm2tc3_return0_carry__0_i_2_n_0;
  wire sm2tc3_return0_carry__0_i_3_n_0;
  wire sm2tc3_return0_carry__0_i_4_n_0;
  wire sm2tc3_return0_carry__0_n_0;
  wire sm2tc3_return0_carry__0_n_1;
  wire sm2tc3_return0_carry__0_n_2;
  wire sm2tc3_return0_carry__0_n_3;
  wire sm2tc3_return0_carry__1_i_1_n_0;
  wire sm2tc3_return0_carry__1_i_2_n_0;
  wire sm2tc3_return0_carry__1_i_3_n_0;
  wire sm2tc3_return0_carry__1_i_4_n_0;
  wire sm2tc3_return0_carry__1_n_0;
  wire sm2tc3_return0_carry__1_n_1;
  wire sm2tc3_return0_carry__1_n_2;
  wire sm2tc3_return0_carry__1_n_3;
  wire sm2tc3_return0_carry__2_i_1_n_0;
  wire sm2tc3_return0_carry__2_i_2_n_0;
  wire sm2tc3_return0_carry__2_n_1;
  wire sm2tc3_return0_carry__2_n_3;
  wire sm2tc3_return0_carry_i_1_n_0;
  wire sm2tc3_return0_carry_i_2_n_0;
  wire sm2tc3_return0_carry_i_3_n_0;
  wire sm2tc3_return0_carry_i_4_n_0;
  wire sm2tc3_return0_carry_i_5_n_0;
  wire sm2tc3_return0_carry_n_0;
  wire sm2tc3_return0_carry_n_1;
  wire sm2tc3_return0_carry_n_2;
  wire sm2tc3_return0_carry_n_3;
  wire [15:1]sm2tc_return;
  wire [14:1]sm2tc_return0;
  wire sm2tc_return0_carry__0_i_1__0_n_0;
  wire sm2tc_return0_carry__0_i_2__0_n_0;
  wire sm2tc_return0_carry__0_i_3__0_n_0;
  wire sm2tc_return0_carry__0_i_4__0_n_0;
  wire sm2tc_return0_carry__0_n_0;
  wire sm2tc_return0_carry__0_n_1;
  wire sm2tc_return0_carry__0_n_2;
  wire sm2tc_return0_carry__0_n_3;
  wire sm2tc_return0_carry__1_i_1__0_n_0;
  wire sm2tc_return0_carry__1_i_2__0_n_0;
  wire sm2tc_return0_carry__1_i_3__0_n_0;
  wire sm2tc_return0_carry__1_i_4__0_n_0;
  wire sm2tc_return0_carry__1_n_0;
  wire sm2tc_return0_carry__1_n_1;
  wire sm2tc_return0_carry__1_n_2;
  wire sm2tc_return0_carry__1_n_3;
  wire sm2tc_return0_carry__2_i_1__0_n_0;
  wire sm2tc_return0_carry__2_i_2__0_n_0;
  wire sm2tc_return0_carry__2_n_1;
  wire sm2tc_return0_carry__2_n_3;
  wire sm2tc_return0_carry_i_1__0_n_0;
  wire sm2tc_return0_carry_i_2__0_n_0;
  wire sm2tc_return0_carry_i_3__0_n_0;
  wire sm2tc_return0_carry_i_4__0_n_0;
  wire sm2tc_return0_carry_i_5__0_n_0;
  wire sm2tc_return0_carry_n_0;
  wire sm2tc_return0_carry_n_1;
  wire sm2tc_return0_carry_n_2;
  wire sm2tc_return0_carry_n_3;
  wire [3:0]up_dac_data_sel;
  wire \up_dac_data_sel_m[0]_i_1__0_n_0 ;
  wire \up_dac_data_sel_m[1]_i_1__0_n_0 ;
  wire \up_dac_data_sel_m[2]_i_1__0_n_0 ;
  wire \up_dac_data_sel_m[3]_i_1__0_n_0 ;
  wire [0:0]\up_dac_data_sel_reg[3]_0 ;
  wire \up_dac_dds_incr_1_reg[0]_0 ;
  wire [0:0]\up_dac_dds_incr_1_reg[15]_0 ;
  wire \up_dac_dds_incr_1_reg[1]_0 ;
  wire \up_dac_dds_incr_1_reg[2]_0 ;
  wire \up_dac_dds_incr_1_reg[3]_0 ;
  wire [0:0]\up_dac_dds_incr_2_reg[15]_0 ;
  wire [15:0]up_dac_dds_scale_1;
  wire [0:0]\up_dac_dds_scale_1_reg[15]_0 ;
  wire [15:0]up_dac_dds_scale_2;
  wire [0:0]\up_dac_dds_scale_2_reg[15]_0 ;
  wire [16:0]\up_dac_iqcor_coeff_1_reg[15]_0 ;
  wire [31:0]\up_dac_iqcor_coeff_1_reg[15]_1 ;
  wire [0:0]\up_dac_iqcor_coeff_2_reg[15]_0 ;
  wire [50:0]up_dac_iqcor_enb_reg_0;
  wire up_dac_iqcor_enb_reg_1;
  wire up_dac_iqcor_enb_reg_2;
  wire up_dac_lb_enb_reg_0;
  wire up_dac_lb_enb_reg_1;
  wire up_dac_lb_enb_reg_2;
  wire \up_dac_pat_data_1_reg[10]_0 ;
  wire \up_dac_pat_data_1_reg[11]_0 ;
  wire \up_dac_pat_data_1_reg[12]_0 ;
  wire \up_dac_pat_data_1_reg[13]_0 ;
  wire \up_dac_pat_data_1_reg[14]_0 ;
  wire \up_dac_pat_data_1_reg[15]_0 ;
  wire \up_dac_pat_data_1_reg[4]_0 ;
  wire \up_dac_pat_data_1_reg[5]_0 ;
  wire \up_dac_pat_data_1_reg[6]_0 ;
  wire \up_dac_pat_data_1_reg[7]_0 ;
  wire \up_dac_pat_data_1_reg[8]_0 ;
  wire \up_dac_pat_data_1_reg[9]_0 ;
  wire [0:0]\up_dac_pat_data_2_reg[15]_0 ;
  wire up_dac_pn_enb_reg_0;
  wire up_dac_pn_enb_reg_1;
  wire up_dac_pn_enb_reg_2;
  wire [131:0]up_data_cntrl;
  wire up_rack_1_s;
  wire \up_rdata[10]_i_3__0_n_0 ;
  wire \up_rdata[11]_i_3__0_n_0 ;
  wire \up_rdata[12]_i_3__0_n_0 ;
  wire \up_rdata[13]_i_3__0_n_0 ;
  wire \up_rdata[14]_i_3__0_n_0 ;
  wire \up_rdata[15]_i_3__0_n_0 ;
  wire \up_rdata[4]_i_3__0_n_0 ;
  wire \up_rdata[5]_i_3__0_n_0 ;
  wire \up_rdata[6]_i_3__0_n_0 ;
  wire \up_rdata[7]_i_3__0_n_0 ;
  wire \up_rdata[8]_i_3__0_n_0 ;
  wire \up_rdata[9]_i_3__0_n_0 ;
  wire [2:0]\up_rdata_reg[15]_0 ;
  wire [31:0]\up_rdata_reg[31]_0 ;
  wire [31:0]\up_rdata_reg[31]_1 ;
  wire up_rreq_s_2;
  wire up_wack_1_s;
  wire \up_xfer_data_reg[1] ;
  wire [3:1]NLW_sm2tc3_return0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sm2tc3_return0_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_sm2tc_return0_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_sm2tc_return0_carry__2_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl i_xfer_cntrl
       (.A(A),
        .D({up_data_cntrl[131:116],up_dac_iqcor_enb_reg_0[49:34],up_data_cntrl[99:68],up_dac_iqcor_enb_reg_0[33:18],up_data_cntrl[51:24],up_dac_iqcor_enb_reg_0[17],up_data_cntrl[22:20],up_dac_iqcor_enb_reg_0[16:0],up_data_cntrl[2:0]}),
        .DI(DI),
        .E(E),
        .O(O),
        .Q(Q),
        .\d_data_cntrl_reg[0]_0 (\d_data_cntrl_reg[0] ),
        .\d_data_cntrl_reg[131]_0 (\d_data_cntrl_reg[131] ),
        .\d_data_cntrl_reg[39]_0 (\d_data_cntrl_reg[39] ),
        .\d_data_cntrl_reg[39]_1 (\d_data_cntrl_reg[39]_0 ),
        .\d_data_cntrl_reg[39]_2 (\d_data_cntrl_reg[39]_1 ),
        .\d_data_cntrl_reg[3]_0 (\d_data_cntrl_reg[3] ),
        .\d_data_cntrl_reg[3]_1 (\d_data_cntrl_reg[3]_0 ),
        .\d_data_cntrl_reg[43]_0 (\d_data_cntrl_reg[43] ),
        .\d_data_cntrl_reg[43]_1 (\d_data_cntrl_reg[43]_0 ),
        .\d_data_cntrl_reg[43]_2 (\d_data_cntrl_reg[43]_1 ),
        .\d_data_cntrl_reg[47]_0 (\d_data_cntrl_reg[47] ),
        .\d_data_cntrl_reg[47]_1 (\d_data_cntrl_reg[47]_0 ),
        .\d_data_cntrl_reg[47]_2 (\d_data_cntrl_reg[47]_1 ),
        .\d_data_cntrl_reg[50]_0 (\d_data_cntrl_reg[50] ),
        .\d_data_cntrl_reg[50]_1 (\d_data_cntrl_reg[50]_0 ),
        .\d_data_cntrl_reg[50]_2 (\d_data_cntrl_reg[50]_1 ),
        .\d_data_cntrl_reg[87]_0 (\d_data_cntrl_reg[87] ),
        .\d_data_cntrl_reg[87]_1 (\d_data_cntrl_reg[87]_0 ),
        .\d_data_cntrl_reg[87]_2 (\d_data_cntrl_reg[87]_1 ),
        .\d_data_cntrl_reg[91]_0 (\d_data_cntrl_reg[91] ),
        .\d_data_cntrl_reg[91]_1 (\d_data_cntrl_reg[91]_0 ),
        .\d_data_cntrl_reg[91]_2 (\d_data_cntrl_reg[91]_1 ),
        .\d_data_cntrl_reg[95]_0 (\d_data_cntrl_reg[95] ),
        .\d_data_cntrl_reg[95]_1 (\d_data_cntrl_reg[95]_0 ),
        .\d_data_cntrl_reg[95]_2 (\d_data_cntrl_reg[95]_1 ),
        .\d_data_cntrl_reg[98]_0 (\d_data_cntrl_reg[98] ),
        .\d_data_cntrl_reg[98]_1 (\d_data_cntrl_reg[98]_0 ),
        .\d_data_cntrl_reg[98]_2 (\d_data_cntrl_reg[98]_1 ),
        .\dac_data_reg[63] (\dac_data_reg[63] ),
        .dac_ddata_1(dac_ddata_1),
        .\dac_ddata_1[63] (D),
        .\dac_dds_incr_0_reg[13] (\dac_dds_incr_0_reg[13] ),
        .\dac_dds_incr_0_reg[14] (\dac_dds_incr_0_reg[14] ),
        .\dac_dds_incr_0_reg[2] (\dac_dds_incr_0_reg[2] ),
        .\dac_dds_incr_0_reg[9] (\dac_dds_incr_0_reg[9] ),
        .\dac_dds_incr_1_reg[13] (\dac_dds_incr_1_reg[13] ),
        .\dac_dds_incr_1_reg[14] (\dac_dds_incr_1_reg[14] ),
        .\dac_dds_incr_1_reg[2] (\dac_dds_incr_1_reg[2] ),
        .\dac_dds_incr_1_reg[5] (\dac_dds_incr_1_reg[5] ),
        .\dac_dds_incr_1_reg[9] (\dac_dds_incr_1_reg[9] ),
        .dac_dds_phase_0_0_reg(dac_dds_phase_0_0_reg),
        .\dac_dds_phase_0_0_reg[13] (\dac_dds_phase_0_0_reg[13] ),
        .\dac_dds_phase_0_0_reg[15] (\dac_dds_phase_0_0_reg[15] ),
        .\dac_dds_phase_0_0_reg[9] (\dac_dds_phase_0_0_reg[9] ),
        .dac_dds_phase_0_0_reg__0(dac_dds_phase_0_0_reg__0),
        .dac_dds_phase_0_1_reg(dac_dds_phase_0_1_reg),
        .\dac_dds_phase_0_1_reg[13] (\dac_dds_phase_0_1_reg[13] ),
        .\dac_dds_phase_0_1_reg[15] (\dac_dds_phase_0_1_reg[15] ),
        .\dac_dds_phase_0_1_reg[5] (\dac_dds_phase_0_1_reg[5] ),
        .\dac_dds_phase_0_1_reg[9] (\dac_dds_phase_0_1_reg[9] ),
        .dac_dds_phase_0_1_reg__0(dac_dds_phase_0_1_reg__0),
        .dac_dds_phase_1_0_reg(dac_dds_phase_1_0_reg),
        .\dac_dds_phase_1_0_reg[3] (\dac_dds_phase_1_0_reg[3] ),
        .dac_dds_phase_1_0_reg__0(dac_dds_phase_1_0_reg__0),
        .dac_dds_phase_1_1_reg(dac_dds_phase_1_1_reg),
        .\dac_dds_phase_1_1_reg[3] (\dac_dds_phase_1_1_reg[3] ),
        .dac_dds_phase_1_1_reg__0(dac_dds_phase_1_1_reg__0),
        .dac_dds_phase_2_0_reg(dac_dds_phase_2_0_reg),
        .\dac_dds_phase_2_0_reg[3] (\dac_dds_phase_2_0_reg[3] ),
        .dac_dds_phase_2_0_reg__0(dac_dds_phase_2_0_reg__0),
        .dac_dds_phase_2_1_reg(dac_dds_phase_2_1_reg),
        .\dac_dds_phase_2_1_reg[3] (\dac_dds_phase_2_1_reg[3] ),
        .dac_dds_phase_2_1_reg__0(dac_dds_phase_2_1_reg__0),
        .\dac_dds_phase_3_0_reg[15] (\dac_dds_phase_3_0_reg[15] ),
        .\dac_dds_phase_3_0_reg[3] (\dac_dds_phase_3_0_reg[3] ),
        .dac_dds_phase_3_0_reg__0(dac_dds_phase_3_0_reg__0),
        .\dac_dds_phase_3_1_reg[15] (\dac_dds_phase_3_1_reg[15] ),
        .\dac_dds_phase_3_1_reg[15]_0 (\dac_dds_phase_3_1_reg[15]_0 ),
        .\dac_dds_phase_3_1_reg[3] (\dac_dds_phase_3_1_reg[3] ),
        .dac_dds_phase_3_1_reg__0(dac_dds_phase_3_1_reg__0),
        .dac_frame_s_0(dac_frame_s_0),
        .s_axi_aclk(s_axi_aclk),
        .\up_xfer_data_reg[1]_0 (\up_xfer_data_reg[1] ));
  CARRY4 sm2tc3_return0_carry
       (.CI(1'b0),
        .CO({sm2tc3_return0_carry_n_0,sm2tc3_return0_carry_n_1,sm2tc3_return0_carry_n_2,sm2tc3_return0_carry_n_3}),
        .CYINIT(sm2tc3_return0_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc3_return0[4:1]),
        .S({sm2tc3_return0_carry_i_2_n_0,sm2tc3_return0_carry_i_3_n_0,sm2tc3_return0_carry_i_4_n_0,sm2tc3_return0_carry_i_5_n_0}));
  CARRY4 sm2tc3_return0_carry__0
       (.CI(sm2tc3_return0_carry_n_0),
        .CO({sm2tc3_return0_carry__0_n_0,sm2tc3_return0_carry__0_n_1,sm2tc3_return0_carry__0_n_2,sm2tc3_return0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc3_return0[8:5]),
        .S({sm2tc3_return0_carry__0_i_1_n_0,sm2tc3_return0_carry__0_i_2_n_0,sm2tc3_return0_carry__0_i_3_n_0,sm2tc3_return0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__0_i_1
       (.I0(up_dac_dds_scale_2[8]),
        .O(sm2tc3_return0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__0_i_2
       (.I0(up_dac_dds_scale_2[7]),
        .O(sm2tc3_return0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__0_i_3
       (.I0(up_dac_dds_scale_2[6]),
        .O(sm2tc3_return0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__0_i_4
       (.I0(up_dac_dds_scale_2[5]),
        .O(sm2tc3_return0_carry__0_i_4_n_0));
  CARRY4 sm2tc3_return0_carry__1
       (.CI(sm2tc3_return0_carry__0_n_0),
        .CO({sm2tc3_return0_carry__1_n_0,sm2tc3_return0_carry__1_n_1,sm2tc3_return0_carry__1_n_2,sm2tc3_return0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc3_return0[12:9]),
        .S({sm2tc3_return0_carry__1_i_1_n_0,sm2tc3_return0_carry__1_i_2_n_0,sm2tc3_return0_carry__1_i_3_n_0,sm2tc3_return0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__1_i_1
       (.I0(up_dac_dds_scale_2[12]),
        .O(sm2tc3_return0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__1_i_2
       (.I0(up_dac_dds_scale_2[11]),
        .O(sm2tc3_return0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__1_i_3
       (.I0(up_dac_dds_scale_2[10]),
        .O(sm2tc3_return0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__1_i_4
       (.I0(up_dac_dds_scale_2[9]),
        .O(sm2tc3_return0_carry__1_i_4_n_0));
  CARRY4 sm2tc3_return0_carry__2
       (.CI(sm2tc3_return0_carry__1_n_0),
        .CO({NLW_sm2tc3_return0_carry__2_CO_UNCONNECTED[3],sm2tc3_return0_carry__2_n_1,NLW_sm2tc3_return0_carry__2_CO_UNCONNECTED[1],sm2tc3_return0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sm2tc3_return0_carry__2_O_UNCONNECTED[3:2],sm2tc3_return0[14:13]}),
        .S({1'b0,1'b1,sm2tc3_return0_carry__2_i_1_n_0,sm2tc3_return0_carry__2_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__2_i_1
       (.I0(up_dac_dds_scale_2[14]),
        .O(sm2tc3_return0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry__2_i_2
       (.I0(up_dac_dds_scale_2[13]),
        .O(sm2tc3_return0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry_i_1
       (.I0(up_dac_dds_scale_2[0]),
        .O(sm2tc3_return0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry_i_2
       (.I0(up_dac_dds_scale_2[4]),
        .O(sm2tc3_return0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry_i_3
       (.I0(up_dac_dds_scale_2[3]),
        .O(sm2tc3_return0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry_i_4
       (.I0(up_dac_dds_scale_2[2]),
        .O(sm2tc3_return0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc3_return0_carry_i_5
       (.I0(up_dac_dds_scale_2[1]),
        .O(sm2tc3_return0_carry_i_5_n_0));
  CARRY4 sm2tc_return0_carry
       (.CI(1'b0),
        .CO({sm2tc_return0_carry_n_0,sm2tc_return0_carry_n_1,sm2tc_return0_carry_n_2,sm2tc_return0_carry_n_3}),
        .CYINIT(sm2tc_return0_carry_i_1__0_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc_return0[4:1]),
        .S({sm2tc_return0_carry_i_2__0_n_0,sm2tc_return0_carry_i_3__0_n_0,sm2tc_return0_carry_i_4__0_n_0,sm2tc_return0_carry_i_5__0_n_0}));
  CARRY4 sm2tc_return0_carry__0
       (.CI(sm2tc_return0_carry_n_0),
        .CO({sm2tc_return0_carry__0_n_0,sm2tc_return0_carry__0_n_1,sm2tc_return0_carry__0_n_2,sm2tc_return0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc_return0[8:5]),
        .S({sm2tc_return0_carry__0_i_1__0_n_0,sm2tc_return0_carry__0_i_2__0_n_0,sm2tc_return0_carry__0_i_3__0_n_0,sm2tc_return0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__0_i_1__0
       (.I0(up_dac_dds_scale_1[8]),
        .O(sm2tc_return0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__0_i_2__0
       (.I0(up_dac_dds_scale_1[7]),
        .O(sm2tc_return0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__0_i_3__0
       (.I0(up_dac_dds_scale_1[6]),
        .O(sm2tc_return0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__0_i_4__0
       (.I0(up_dac_dds_scale_1[5]),
        .O(sm2tc_return0_carry__0_i_4__0_n_0));
  CARRY4 sm2tc_return0_carry__1
       (.CI(sm2tc_return0_carry__0_n_0),
        .CO({sm2tc_return0_carry__1_n_0,sm2tc_return0_carry__1_n_1,sm2tc_return0_carry__1_n_2,sm2tc_return0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sm2tc_return0[12:9]),
        .S({sm2tc_return0_carry__1_i_1__0_n_0,sm2tc_return0_carry__1_i_2__0_n_0,sm2tc_return0_carry__1_i_3__0_n_0,sm2tc_return0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__1_i_1__0
       (.I0(up_dac_dds_scale_1[12]),
        .O(sm2tc_return0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__1_i_2__0
       (.I0(up_dac_dds_scale_1[11]),
        .O(sm2tc_return0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__1_i_3__0
       (.I0(up_dac_dds_scale_1[10]),
        .O(sm2tc_return0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__1_i_4__0
       (.I0(up_dac_dds_scale_1[9]),
        .O(sm2tc_return0_carry__1_i_4__0_n_0));
  CARRY4 sm2tc_return0_carry__2
       (.CI(sm2tc_return0_carry__1_n_0),
        .CO({NLW_sm2tc_return0_carry__2_CO_UNCONNECTED[3],sm2tc_return0_carry__2_n_1,NLW_sm2tc_return0_carry__2_CO_UNCONNECTED[1],sm2tc_return0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sm2tc_return0_carry__2_O_UNCONNECTED[3:2],sm2tc_return0[14:13]}),
        .S({1'b0,1'b1,sm2tc_return0_carry__2_i_1__0_n_0,sm2tc_return0_carry__2_i_2__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__2_i_1__0
       (.I0(up_dac_dds_scale_1[14]),
        .O(sm2tc_return0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry__2_i_2__0
       (.I0(up_dac_dds_scale_1[13]),
        .O(sm2tc_return0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_1__0
       (.I0(up_dac_dds_scale_1[0]),
        .O(sm2tc_return0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_2__0
       (.I0(up_dac_dds_scale_1[4]),
        .O(sm2tc_return0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_3__0
       (.I0(up_dac_dds_scale_1[3]),
        .O(sm2tc_return0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_4__0
       (.I0(up_dac_dds_scale_1[2]),
        .O(sm2tc_return0_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sm2tc_return0_carry_i_5__0
       (.I0(up_dac_dds_scale_1[1]),
        .O(sm2tc_return0_carry_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \up_dac_data_sel_m[0]_i_1__0 
       (.I0(up_dac_data_sel[0]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[1]_i_1__0 
       (.I0(up_dac_data_sel[1]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \up_dac_data_sel_m[2]_i_1__0 
       (.I0(up_dac_data_sel[2]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hBE)) 
    \up_dac_data_sel_m[3]_i_1__0 
       (.I0(up_dac_data_sel[3]),
        .I1(up_dac_pn_enb_reg_0),
        .I2(up_dac_lb_enb_reg_0),
        .O(\up_dac_data_sel_m[3]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_data_sel_m[0]_i_1__0_n_0 ),
        .Q(up_data_cntrl[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_data_sel_m[1]_i_1__0_n_0 ),
        .Q(up_data_cntrl[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_data_sel_m[2]_i_1__0_n_0 ),
        .Q(up_data_cntrl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_m_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_data_sel_m[3]_i_1__0_n_0 ),
        .Q(up_dac_iqcor_enb_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_dac_data_sel[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_dac_data_sel[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_dac_data_sel[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_data_sel_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_data_sel_reg[3]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_dac_data_sel[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_data_cntrl[84]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_data_cntrl[94]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_data_cntrl[95]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_data_cntrl[96]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_data_cntrl[97]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_data_cntrl[98]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_data_cntrl[99]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_data_cntrl[85]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_data_cntrl[86]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_data_cntrl[87]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_data_cntrl[88]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_data_cntrl[89]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_data_cntrl[90]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_data_cntrl[91]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_data_cntrl[92]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_data_cntrl[93]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_data_cntrl[36]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_data_cntrl[46]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_data_cntrl[47]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_data_cntrl[48]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_data_cntrl[49]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_data_cntrl[50]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_data_cntrl[51]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_data_cntrl[37]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_data_cntrl[38]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_data_cntrl[39]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_data_cntrl[40]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_data_cntrl[41]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_data_cntrl[42]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_data_cntrl[43]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_data_cntrl[44]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_incr_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_data_cntrl[45]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [16]),
        .Q(up_dac_iqcor_enb_reg_0[34]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [26]),
        .Q(up_dac_iqcor_enb_reg_0[44]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [27]),
        .Q(up_dac_iqcor_enb_reg_0[45]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [28]),
        .Q(up_dac_iqcor_enb_reg_0[46]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [29]),
        .Q(up_dac_iqcor_enb_reg_0[47]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [30]),
        .Q(up_dac_iqcor_enb_reg_0[48]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [31]),
        .Q(up_dac_iqcor_enb_reg_0[49]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [17]),
        .Q(up_dac_iqcor_enb_reg_0[35]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [18]),
        .Q(up_dac_iqcor_enb_reg_0[36]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [19]),
        .Q(up_dac_iqcor_enb_reg_0[37]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [20]),
        .Q(up_dac_iqcor_enb_reg_0[38]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [21]),
        .Q(up_dac_iqcor_enb_reg_0[39]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [22]),
        .Q(up_dac_iqcor_enb_reg_0[40]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [23]),
        .Q(up_dac_iqcor_enb_reg_0[41]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [24]),
        .Q(up_dac_iqcor_enb_reg_0[42]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [25]),
        .Q(up_dac_iqcor_enb_reg_0[43]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [16]),
        .Q(up_dac_iqcor_enb_reg_0[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [26]),
        .Q(up_dac_iqcor_enb_reg_0[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [27]),
        .Q(up_dac_iqcor_enb_reg_0[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [28]),
        .Q(up_dac_iqcor_enb_reg_0[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [29]),
        .Q(up_dac_iqcor_enb_reg_0[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [30]),
        .Q(up_dac_iqcor_enb_reg_0[32]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [31]),
        .Q(up_dac_iqcor_enb_reg_0[33]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [17]),
        .Q(up_dac_iqcor_enb_reg_0[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [18]),
        .Q(up_dac_iqcor_enb_reg_0[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [19]),
        .Q(up_dac_iqcor_enb_reg_0[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [20]),
        .Q(up_dac_iqcor_enb_reg_0[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [21]),
        .Q(up_dac_iqcor_enb_reg_0[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [22]),
        .Q(up_dac_iqcor_enb_reg_0[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [23]),
        .Q(up_dac_iqcor_enb_reg_0[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [24]),
        .Q(up_dac_iqcor_enb_reg_0[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_init_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_incr_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [25]),
        .Q(up_dac_iqcor_enb_reg_0[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_dac_dds_scale_1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_dac_dds_scale_1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_dac_dds_scale_1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_dac_dds_scale_1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_dac_dds_scale_1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_dac_dds_scale_1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_dac_dds_scale_1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_dac_dds_scale_1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_dac_dds_scale_1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_dac_dds_scale_1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_dac_dds_scale_1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_dac_dds_scale_1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_dac_dds_scale_1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_dac_dds_scale_1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_dac_dds_scale_1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_1_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_dac_dds_scale_1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_dac_dds_scale_2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_dac_dds_scale_2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_dac_dds_scale_2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_dac_dds_scale_2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_dac_dds_scale_2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_dac_dds_scale_2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_dac_dds_scale_2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_dac_dds_scale_2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_dac_dds_scale_2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_dac_dds_scale_2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_dac_dds_scale_2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_dac_dds_scale_2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_dac_dds_scale_2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_dac_dds_scale_2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_dac_dds_scale_2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_dds_scale_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_dac_dds_scale_2[9]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[10]_i_1__0 
       (.I0(sm2tc_return0[10]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[10]),
        .O(sm2tc_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[11]_i_1__0 
       (.I0(sm2tc_return0[11]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[11]),
        .O(sm2tc_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[12]_i_1__0 
       (.I0(sm2tc_return0[12]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[12]),
        .O(sm2tc_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[13]_i_1__0 
       (.I0(sm2tc_return0[13]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[13]),
        .O(sm2tc_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[14]_i_1__0 
       (.I0(sm2tc_return0[14]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[14]),
        .O(sm2tc_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \up_dac_dds_scale_tc_1[15]_i_1__0 
       (.I0(up_dac_dds_scale_1[15]),
        .I1(sm2tc_return0_carry__2_n_1),
        .O(sm2tc_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[1]_i_1__0 
       (.I0(sm2tc_return0[1]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[1]),
        .O(sm2tc_return[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[2]_i_1__0 
       (.I0(sm2tc_return0[2]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[2]),
        .O(sm2tc_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[3]_i_1__0 
       (.I0(sm2tc_return0[3]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[3]),
        .O(sm2tc_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[4]_i_1__0 
       (.I0(sm2tc_return0[4]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[4]),
        .O(sm2tc_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[5]_i_1__0 
       (.I0(sm2tc_return0[5]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[5]),
        .O(sm2tc_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[6]_i_1__0 
       (.I0(sm2tc_return0[6]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[6]),
        .O(sm2tc_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[7]_i_1__0 
       (.I0(sm2tc_return0[7]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[7]),
        .O(sm2tc_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[8]_i_1__0 
       (.I0(sm2tc_return0[8]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[8]),
        .O(sm2tc_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_1[9]_i_1__0 
       (.I0(sm2tc_return0[9]),
        .I1(up_dac_dds_scale_1[15]),
        .I2(up_dac_dds_scale_1[9]),
        .O(sm2tc_return[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(up_dac_dds_scale_1[0]),
        .Q(up_data_cntrl[116]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[10]),
        .Q(up_data_cntrl[126]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[11]),
        .Q(up_data_cntrl[127]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[12]),
        .Q(up_data_cntrl[128]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[13]),
        .Q(up_data_cntrl[129]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[14]),
        .Q(up_data_cntrl[130]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[15]),
        .Q(up_data_cntrl[131]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[1]),
        .Q(up_data_cntrl[117]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[2]),
        .Q(up_data_cntrl[118]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[3]),
        .Q(up_data_cntrl[119]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[4]),
        .Q(up_data_cntrl[120]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[5]),
        .Q(up_data_cntrl[121]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[6]),
        .Q(up_data_cntrl[122]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[7]),
        .Q(up_data_cntrl[123]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[8]),
        .Q(up_data_cntrl[124]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc_return[9]),
        .Q(up_data_cntrl[125]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[10]_i_1__0 
       (.I0(sm2tc3_return0[10]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[10]),
        .O(sm2tc3_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[11]_i_1__0 
       (.I0(sm2tc3_return0[11]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[11]),
        .O(sm2tc3_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[12]_i_1__0 
       (.I0(sm2tc3_return0[12]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[12]),
        .O(sm2tc3_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[13]_i_1__0 
       (.I0(sm2tc3_return0[13]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[13]),
        .O(sm2tc3_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[14]_i_1__0 
       (.I0(sm2tc3_return0[14]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[14]),
        .O(sm2tc3_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \up_dac_dds_scale_tc_2[15]_i_1__0 
       (.I0(up_dac_dds_scale_2[15]),
        .I1(sm2tc3_return0_carry__2_n_1),
        .O(sm2tc3_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[1]_i_1__0 
       (.I0(sm2tc3_return0[1]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[1]),
        .O(sm2tc3_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[2]_i_1__0 
       (.I0(sm2tc3_return0[2]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[2]),
        .O(sm2tc3_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[3]_i_1__0 
       (.I0(sm2tc3_return0[3]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[3]),
        .O(sm2tc3_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[4]_i_1__0 
       (.I0(sm2tc3_return0[4]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[4]),
        .O(sm2tc3_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[5]_i_1__0 
       (.I0(sm2tc3_return0[5]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[5]),
        .O(sm2tc3_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[6]_i_1__0 
       (.I0(sm2tc3_return0[6]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[6]),
        .O(sm2tc3_return[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[7]_i_1__0 
       (.I0(sm2tc3_return0[7]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[7]),
        .O(sm2tc3_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[8]_i_1__0 
       (.I0(sm2tc3_return0[8]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[8]),
        .O(sm2tc3_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_dac_dds_scale_tc_2[9]_i_1__0 
       (.I0(sm2tc3_return0[9]),
        .I1(up_dac_dds_scale_2[15]),
        .I2(up_dac_dds_scale_2[9]),
        .O(sm2tc3_return[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(up_dac_dds_scale_2[0]),
        .Q(up_data_cntrl[68]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[10]),
        .Q(up_data_cntrl[78]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[11]),
        .Q(up_data_cntrl[79]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[12]),
        .Q(up_data_cntrl[80]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[13]),
        .Q(up_data_cntrl[81]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[14]),
        .Q(up_data_cntrl[82]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[15]),
        .Q(up_data_cntrl[83]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[1]),
        .Q(up_data_cntrl[69]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[2]),
        .Q(up_data_cntrl[70]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[3]),
        .Q(up_data_cntrl[71]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[4]),
        .Q(up_data_cntrl[72]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[5]),
        .Q(up_data_cntrl[73]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[6]),
        .Q(up_data_cntrl[74]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[7]),
        .Q(up_data_cntrl[75]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[8]),
        .Q(up_data_cntrl[76]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_dds_scale_tc_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(sm2tc3_return[9]),
        .Q(up_data_cntrl[77]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [16]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [26]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [27]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [28]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [29]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [30]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [31]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [17]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [18]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [19]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [20]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [21]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [22]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [23]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [24]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [25]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(data7[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(data7[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(data7[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(data7[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(data7[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(data7[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(data7[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(data7[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(data7[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(\up_dac_iqcor_coeff_1_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(data7[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(data7[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(data7[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(data7[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(data7[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_iqcor_coeff_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_iqcor_coeff_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(data7[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_iqcor_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(up_dac_iqcor_enb_reg_2),
        .Q(up_dac_iqcor_enb_reg_0[50]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_lb_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(up_dac_lb_enb_reg_2),
        .Q(up_dac_lb_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [0]),
        .Q(up_data_cntrl[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [10]),
        .Q(up_data_cntrl[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [11]),
        .Q(up_data_cntrl[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [12]),
        .Q(up_data_cntrl[32]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [13]),
        .Q(up_data_cntrl[33]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [14]),
        .Q(up_data_cntrl[34]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [15]),
        .Q(up_data_cntrl[35]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [1]),
        .Q(up_data_cntrl[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [2]),
        .Q(up_data_cntrl[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [3]),
        .Q(up_dac_iqcor_enb_reg_0[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [4]),
        .Q(up_data_cntrl[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [5]),
        .Q(up_data_cntrl[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [6]),
        .Q(up_data_cntrl[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [7]),
        .Q(up_data_cntrl[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [8]),
        .Q(up_data_cntrl[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_1_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [9]),
        .Q(up_data_cntrl[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [16]),
        .Q(up_dac_iqcor_enb_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [26]),
        .Q(up_dac_iqcor_enb_reg_0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [27]),
        .Q(up_dac_iqcor_enb_reg_0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [28]),
        .Q(up_dac_iqcor_enb_reg_0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [29]),
        .Q(up_dac_iqcor_enb_reg_0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [30]),
        .Q(up_dac_iqcor_enb_reg_0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [31]),
        .Q(up_dac_iqcor_enb_reg_0[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [17]),
        .Q(up_dac_iqcor_enb_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [18]),
        .Q(up_dac_iqcor_enb_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [19]),
        .Q(up_dac_iqcor_enb_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [20]),
        .Q(up_dac_iqcor_enb_reg_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [21]),
        .Q(up_dac_iqcor_enb_reg_0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [22]),
        .Q(up_dac_iqcor_enb_reg_0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [23]),
        .Q(up_dac_iqcor_enb_reg_0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [24]),
        .Q(up_dac_iqcor_enb_reg_0[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_pat_data_2_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_pat_data_2_reg[15]_0 ),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_dac_iqcor_coeff_1_reg[15]_1 [25]),
        .Q(up_dac_iqcor_enb_reg_0[10]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_pn_enb_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(up_dac_pn_enb_reg_2),
        .Q(up_dac_pn_enb_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(up_rreq_s_2),
        .Q(up_rack_1_s));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[0]_i_2 
       (.I0(up_dac_pn_enb_reg_0),
        .I1(data7[0]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_data_cntrl[20]),
        .I5(up_data_cntrl[0]),
        .O(up_dac_pn_enb_reg_1));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[0]_i_3__0 
       (.I0(up_data_cntrl[84]),
        .I1(up_data_cntrl[36]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[0]),
        .I5(up_dac_dds_scale_2[0]),
        .O(\up_dac_dds_incr_1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[10]_i_2__0 
       (.I0(\up_rdata[10]_i_3__0_n_0 ),
        .I1(up_data_cntrl[30]),
        .I2(data7[10]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[10]_i_3__0 
       (.I0(up_data_cntrl[94]),
        .I1(up_data_cntrl[46]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[10]),
        .I5(up_dac_dds_scale_2[10]),
        .O(\up_rdata[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[11]_i_2__0 
       (.I0(\up_rdata[11]_i_3__0_n_0 ),
        .I1(up_data_cntrl[31]),
        .I2(data7[11]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[11]_i_3__0 
       (.I0(up_data_cntrl[95]),
        .I1(up_data_cntrl[47]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[11]),
        .I5(up_dac_dds_scale_2[11]),
        .O(\up_rdata[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[12]_i_2__0 
       (.I0(\up_rdata[12]_i_3__0_n_0 ),
        .I1(up_data_cntrl[32]),
        .I2(data7[12]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[12]_i_3__0 
       (.I0(up_data_cntrl[96]),
        .I1(up_data_cntrl[48]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[12]),
        .I5(up_dac_dds_scale_2[12]),
        .O(\up_rdata[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[13]_i_2__0 
       (.I0(\up_rdata[13]_i_3__0_n_0 ),
        .I1(up_data_cntrl[33]),
        .I2(data7[13]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[13]_i_3__0 
       (.I0(up_data_cntrl[97]),
        .I1(up_data_cntrl[49]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[13]),
        .I5(up_dac_dds_scale_2[13]),
        .O(\up_rdata[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[14]_i_2__0 
       (.I0(\up_rdata[14]_i_3__0_n_0 ),
        .I1(up_data_cntrl[34]),
        .I2(data7[14]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[14]_i_3__0 
       (.I0(up_data_cntrl[98]),
        .I1(up_data_cntrl[50]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[14]),
        .I5(up_dac_dds_scale_2[14]),
        .O(\up_rdata[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[15]_i_2__0 
       (.I0(\up_rdata[15]_i_3__0_n_0 ),
        .I1(up_data_cntrl[35]),
        .I2(data7[15]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[15]_i_3__0 
       (.I0(up_data_cntrl[99]),
        .I1(up_data_cntrl[51]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[15]),
        .I5(up_dac_dds_scale_2[15]),
        .O(\up_rdata[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[1]_i_2__0 
       (.I0(up_dac_lb_enb_reg_0),
        .I1(data7[1]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_data_cntrl[21]),
        .I5(up_data_cntrl[1]),
        .O(up_dac_lb_enb_reg_1));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[1]_i_3__0 
       (.I0(up_data_cntrl[85]),
        .I1(up_data_cntrl[37]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[1]),
        .I5(up_dac_dds_scale_2[1]),
        .O(\up_dac_dds_incr_1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[2]_i_2__0 
       (.I0(up_dac_iqcor_enb_reg_0[50]),
        .I1(data7[2]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_data_cntrl[22]),
        .I5(up_data_cntrl[2]),
        .O(up_dac_iqcor_enb_reg_1));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[2]_i_3__0 
       (.I0(up_data_cntrl[86]),
        .I1(up_data_cntrl[38]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[2]),
        .I5(up_dac_dds_scale_2[2]),
        .O(\up_dac_dds_incr_1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[3]_i_3__0 
       (.I0(up_data_cntrl[87]),
        .I1(up_data_cntrl[39]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[3]),
        .I5(up_dac_dds_scale_2[3]),
        .O(\up_dac_dds_incr_1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[4]_i_2__0 
       (.I0(\up_rdata[4]_i_3__0_n_0 ),
        .I1(up_data_cntrl[24]),
        .I2(data7[4]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[4]_i_3__0 
       (.I0(up_data_cntrl[88]),
        .I1(up_data_cntrl[40]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[4]),
        .I5(up_dac_dds_scale_2[4]),
        .O(\up_rdata[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[5]_i_2__0 
       (.I0(\up_rdata[5]_i_3__0_n_0 ),
        .I1(up_data_cntrl[25]),
        .I2(data7[5]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[5]_i_3__0 
       (.I0(up_data_cntrl[89]),
        .I1(up_data_cntrl[41]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[5]),
        .I5(up_dac_dds_scale_2[5]),
        .O(\up_rdata[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[6]_i_2__0 
       (.I0(\up_rdata[6]_i_3__0_n_0 ),
        .I1(up_data_cntrl[26]),
        .I2(data7[6]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[6]_i_3__0 
       (.I0(up_data_cntrl[90]),
        .I1(up_data_cntrl[42]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[6]),
        .I5(up_dac_dds_scale_2[6]),
        .O(\up_rdata[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[7]_i_2__0 
       (.I0(\up_rdata[7]_i_3__0_n_0 ),
        .I1(up_data_cntrl[27]),
        .I2(data7[7]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[7]_i_3__0 
       (.I0(up_data_cntrl[91]),
        .I1(up_data_cntrl[43]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[7]),
        .I5(up_dac_dds_scale_2[7]),
        .O(\up_rdata[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[8]_i_2__0 
       (.I0(\up_rdata[8]_i_3__0_n_0 ),
        .I1(up_data_cntrl[28]),
        .I2(data7[8]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[8]_i_3__0 
       (.I0(up_data_cntrl[92]),
        .I1(up_data_cntrl[44]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[8]),
        .I5(up_dac_dds_scale_2[8]),
        .O(\up_rdata[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF00000CCAAAAAAAA)) 
    \up_rdata[9]_i_2__0 
       (.I0(\up_rdata[9]_i_3__0_n_0 ),
        .I1(up_data_cntrl[29]),
        .I2(data7[9]),
        .I3(\up_rdata_reg[15]_0 [0]),
        .I4(\up_rdata_reg[15]_0 [1]),
        .I5(\up_rdata_reg[15]_0 [2]),
        .O(\up_dac_pat_data_1_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \up_rdata[9]_i_3__0 
       (.I0(up_data_cntrl[93]),
        .I1(up_data_cntrl[45]),
        .I2(\up_rdata_reg[15]_0 [0]),
        .I3(\up_rdata_reg[15]_0 [1]),
        .I4(up_dac_dds_scale_1[9]),
        .I5(up_dac_dds_scale_2[9]),
        .O(\up_rdata[9]_i_3__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [0]),
        .Q(\up_rdata_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [10]),
        .Q(\up_rdata_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [11]),
        .Q(\up_rdata_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [12]),
        .Q(\up_rdata_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [13]),
        .Q(\up_rdata_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [14]),
        .Q(\up_rdata_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [15]),
        .Q(\up_rdata_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [16]),
        .Q(\up_rdata_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [17]),
        .Q(\up_rdata_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [18]),
        .Q(\up_rdata_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [19]),
        .Q(\up_rdata_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [1]),
        .Q(\up_rdata_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [20]),
        .Q(\up_rdata_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [21]),
        .Q(\up_rdata_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [22]),
        .Q(\up_rdata_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [23]),
        .Q(\up_rdata_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [24]),
        .Q(\up_rdata_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [25]),
        .Q(\up_rdata_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [26]),
        .Q(\up_rdata_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [27]),
        .Q(\up_rdata_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [28]),
        .Q(\up_rdata_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [29]),
        .Q(\up_rdata_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [2]),
        .Q(\up_rdata_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [30]),
        .Q(\up_rdata_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [31]),
        .Q(\up_rdata_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [3]),
        .Q(\up_rdata_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [4]),
        .Q(\up_rdata_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [5]),
        .Q(\up_rdata_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [6]),
        .Q(\up_rdata_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [7]),
        .Q(\up_rdata_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [8]),
        .Q(\up_rdata_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(\up_rdata_reg[31]_1 [9]),
        .Q(\up_rdata_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1] ),
        .D(p_11_in_1),
        .Q(up_wack_1_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_dac_common
   (rst_reg,
    up_xfer_done_s,
    up_dac_par_type_reg_0,
    E,
    dac_frame_s_0,
    up_drp_sel_s,
    up_drp_wr_s,
    up_wack_s_1,
    up_rack_s_2,
    mmcm_rst,
    data1,
    D,
    p_2_in,
    up_drp_status_reg_0,
    up_mmcm_resetn_reg_0,
    up_dac_r1_mode_reg_0,
    up_dac_par_enb_reg_0,
    \up_dac_gpio_out_reg[3]_0 ,
    \up_drp_wdata_reg[15]_0 ,
    \up_drp_addr_reg[2]_0 ,
    \up_drp_addr_reg[6]_0 ,
    \up_drp_addr_reg[4]_0 ,
    \up_drp_addr_reg[5]_0 ,
    \up_drp_addr_reg[6]_1 ,
    \up_drp_addr_reg[7]_0 ,
    \up_drp_addr_reg[8]_0 ,
    \up_drp_addr_reg[9]_0 ,
    \up_drp_addr_reg[10]_0 ,
    \up_drp_addr_reg[11]_0 ,
    up_drp_rwn_reg_0,
    \up_scratch_reg[8]_0 ,
    \up_scratch_reg[9]_0 ,
    \up_scratch_reg[10]_0 ,
    \up_scratch_reg[11]_0 ,
    \up_scratch_reg[12]_0 ,
    \up_scratch_reg[13]_0 ,
    \up_scratch_reg[14]_0 ,
    \up_scratch_reg[15]_0 ,
    \up_scratch_reg[16]_0 ,
    \up_scratch_reg[17]_0 ,
    DI,
    dac_sync_reg_0,
    dac_sync_reg_1,
    dac_sync_reg_2,
    dac_sync_reg_3,
    dac_sync_reg_4,
    dac_sync_reg_5,
    dac_sync_reg_6,
    dac_sync_reg_7,
    dac_sync_reg_8,
    dac_sync_reg_9,
    dac_sync_reg_10,
    \up_data_status_reg[0] ,
    up_status_ovf_s,
    data8,
    \up_scratch_reg[31]_0 ,
    \up_d_count_reg[31] ,
    \up_dac_gpio_out_reg[31]_0 ,
    \up_rdata_reg[31]_0 ,
    \d_data_cntrl_reg[8] ,
    \d_data_cntrl_reg[8]_0 ,
    \d_data_cntrl_reg[8]_1 ,
    \d_data_cntrl_reg[8]_2 ,
    \d_data_cntrl_reg[8]_3 ,
    \d_data_cntrl_reg[8]_4 ,
    \d_data_cntrl_reg[8]_5 ,
    \d_data_cntrl_reg[8]_6 ,
    s_axi_aclk,
    \up_data_status_reg[0]_0 ,
    \d_xfer_count_reg[5] ,
    up_dac_par_type0,
    Q,
    up_drp_sel0,
    up_drp_wr_reg_0,
    up_wreq_s,
    up_rreq_s_3,
    up_resetn_reg_0,
    up_dac_sync_reg_0,
    up_dac_frame_reg_0,
    up_status_unf_reg_0,
    up_status_ovf_reg_0,
    up_mmcm_resetn_reg_1,
    up_drp_status_reg_1,
    \up_rdata_reg[2]_0 ,
    \up_rdata_reg[2]_1 ,
    \up_rdata_reg[2]_2 ,
    \up_rdata_reg[2]_3 ,
    \up_rdata_reg[2]_4 ,
    \up_rdata_reg[28]_0 ,
    \up_rdata_reg[17]_0 ,
    \up_rdata_reg[17]_1 ,
    dac_status_s,
    dac_dovf,
    dac_dunf,
    \dac_dds_phase_3_0_reg[3] ,
    \dac_dds_phase_3_0_reg[3]_0 ,
    \up_dac_datarate_reg[0]_0 ,
    \up_scratch_reg[0]_0 ,
    \up_drp_rdata_hold_reg[0]_0 ,
    \up_drp_rdata_hold_reg[15]_0 ,
    \up_dac_gpio_out_reg[0]_0 ,
    \up_rdata_reg[31]_1 ,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 ,
    \dds_data_reg[15]_1 ,
    \dds_data_reg[15]_2 ,
    \dds_data_reg[15]_3 ,
    \dds_data_reg[15]_4 ,
    \dds_data_reg[15]_5 ,
    \dds_data_reg[15]_6 );
  output rst_reg;
  output up_xfer_done_s;
  output [7:0]up_dac_par_type_reg_0;
  output [0:0]E;
  output dac_frame_s_0;
  output up_drp_sel_s;
  output up_drp_wr_s;
  output up_wack_s_1;
  output up_rack_s_2;
  output mmcm_rst;
  output [1:0]data1;
  output [1:0]D;
  output [1:0]p_2_in;
  output [15:0]up_drp_status_reg_0;
  output up_mmcm_resetn_reg_0;
  output up_dac_r1_mode_reg_0;
  output up_dac_par_enb_reg_0;
  output \up_dac_gpio_out_reg[3]_0 ;
  output [15:0]\up_drp_wdata_reg[15]_0 ;
  output \up_drp_addr_reg[2]_0 ;
  output [6:0]\up_drp_addr_reg[6]_0 ;
  output \up_drp_addr_reg[4]_0 ;
  output \up_drp_addr_reg[5]_0 ;
  output \up_drp_addr_reg[6]_1 ;
  output \up_drp_addr_reg[7]_0 ;
  output \up_drp_addr_reg[8]_0 ;
  output \up_drp_addr_reg[9]_0 ;
  output \up_drp_addr_reg[10]_0 ;
  output \up_drp_addr_reg[11]_0 ;
  output up_drp_rwn_reg_0;
  output \up_scratch_reg[8]_0 ;
  output \up_scratch_reg[9]_0 ;
  output \up_scratch_reg[10]_0 ;
  output \up_scratch_reg[11]_0 ;
  output \up_scratch_reg[12]_0 ;
  output \up_scratch_reg[13]_0 ;
  output \up_scratch_reg[14]_0 ;
  output \up_scratch_reg[15]_0 ;
  output \up_scratch_reg[16]_0 ;
  output \up_scratch_reg[17]_0 ;
  output [1:0]DI;
  output [1:0]dac_sync_reg_0;
  output [1:0]dac_sync_reg_1;
  output [1:0]dac_sync_reg_2;
  output [1:0]dac_sync_reg_3;
  output [1:0]dac_sync_reg_4;
  output [1:0]dac_sync_reg_5;
  output [1:0]dac_sync_reg_6;
  output [1:0]dac_sync_reg_7;
  output [1:0]dac_sync_reg_8;
  output [1:0]dac_sync_reg_9;
  output [1:0]dac_sync_reg_10;
  output \up_data_status_reg[0] ;
  output up_status_ovf_s;
  output data8;
  output [16:0]\up_scratch_reg[31]_0 ;
  output [30:0]\up_d_count_reg[31] ;
  output [6:0]\up_dac_gpio_out_reg[31]_0 ;
  output [31:0]\up_rdata_reg[31]_0 ;
  output [0:0]\d_data_cntrl_reg[8] ;
  output [0:0]\d_data_cntrl_reg[8]_0 ;
  output [0:0]\d_data_cntrl_reg[8]_1 ;
  output [0:0]\d_data_cntrl_reg[8]_2 ;
  output [0:0]\d_data_cntrl_reg[8]_3 ;
  output [0:0]\d_data_cntrl_reg[8]_4 ;
  output [0:0]\d_data_cntrl_reg[8]_5 ;
  output [0:0]\d_data_cntrl_reg[8]_6 ;
  input s_axi_aclk;
  input \up_data_status_reg[0]_0 ;
  input \d_xfer_count_reg[5] ;
  input up_dac_par_type0;
  input [31:0]Q;
  input up_drp_sel0;
  input up_drp_wr_reg_0;
  input up_wreq_s;
  input up_rreq_s_3;
  input up_resetn_reg_0;
  input up_dac_sync_reg_0;
  input up_dac_frame_reg_0;
  input up_status_unf_reg_0;
  input up_status_ovf_reg_0;
  input up_mmcm_resetn_reg_1;
  input up_drp_status_reg_1;
  input \up_rdata_reg[2]_0 ;
  input \up_rdata_reg[2]_1 ;
  input \up_rdata_reg[2]_2 ;
  input \up_rdata_reg[2]_3 ;
  input \up_rdata_reg[2]_4 ;
  input \up_rdata_reg[28]_0 ;
  input \up_rdata_reg[17]_0 ;
  input \up_rdata_reg[17]_1 ;
  input dac_status_s;
  input dac_dovf;
  input dac_dunf;
  input [3:0]\dac_dds_phase_3_0_reg[3] ;
  input [3:0]\dac_dds_phase_3_0_reg[3]_0 ;
  input [0:0]\up_dac_datarate_reg[0]_0 ;
  input [0:0]\up_scratch_reg[0]_0 ;
  input [0:0]\up_drp_rdata_hold_reg[0]_0 ;
  input [15:0]\up_drp_rdata_hold_reg[15]_0 ;
  input [0:0]\up_dac_gpio_out_reg[0]_0 ;
  input [30:0]\up_rdata_reg[31]_1 ;
  input [0:0]\dds_data_reg[15] ;
  input [0:0]\dds_data_reg[15]_0 ;
  input [0:0]\dds_data_reg[15]_1 ;
  input [0:0]\dds_data_reg[15]_2 ;
  input [0:0]\dds_data_reg[15]_3 ;
  input [0:0]\dds_data_reg[15]_4 ;
  input [0:0]\dds_data_reg[15]_5 ;
  input [0:0]\dds_data_reg[15]_6 ;

  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]\d_data_cntrl_reg[8] ;
  wire [0:0]\d_data_cntrl_reg[8]_0 ;
  wire [0:0]\d_data_cntrl_reg[8]_1 ;
  wire [0:0]\d_data_cntrl_reg[8]_2 ;
  wire [0:0]\d_data_cntrl_reg[8]_3 ;
  wire [0:0]\d_data_cntrl_reg[8]_4 ;
  wire [0:0]\d_data_cntrl_reg[8]_5 ;
  wire [0:0]\d_data_cntrl_reg[8]_6 ;
  wire \d_xfer_count_reg[5] ;
  wire [3:0]\dac_dds_phase_3_0_reg[3] ;
  wire [3:0]\dac_dds_phase_3_0_reg[3]_0 ;
  wire dac_dovf;
  wire dac_dunf;
  wire dac_frame0;
  wire dac_frame_2d;
  wire dac_frame_d;
  wire dac_frame_s;
  wire dac_frame_s_0;
  wire dac_status_s;
  wire dac_sync_2d;
  wire [4:0]dac_sync_count0;
  wire \dac_sync_count[4]_i_1_n_0 ;
  wire \dac_sync_count[4]_i_2_n_0 ;
  wire \dac_sync_count[5]_i_1_n_0 ;
  wire \dac_sync_count[5]_i_2_n_0 ;
  wire \dac_sync_count_reg_n_0_[0] ;
  wire \dac_sync_count_reg_n_0_[1] ;
  wire \dac_sync_count_reg_n_0_[2] ;
  wire \dac_sync_count_reg_n_0_[3] ;
  wire \dac_sync_count_reg_n_0_[4] ;
  wire dac_sync_d;
  wire [1:0]dac_sync_reg_0;
  wire [1:0]dac_sync_reg_1;
  wire [1:0]dac_sync_reg_10;
  wire [1:0]dac_sync_reg_2;
  wire [1:0]dac_sync_reg_3;
  wire [1:0]dac_sync_reg_4;
  wire [1:0]dac_sync_reg_5;
  wire [1:0]dac_sync_reg_6;
  wire [1:0]dac_sync_reg_7;
  wire [1:0]dac_sync_reg_8;
  wire [1:0]dac_sync_reg_9;
  wire dac_sync_s;
  wire [1:0]data1;
  wire [2:2]data10;
  wire data8;
  wire [0:0]\dds_data_reg[15] ;
  wire [0:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire [0:0]\dds_data_reg[15]_2 ;
  wire [0:0]\dds_data_reg[15]_3 ;
  wire [0:0]\dds_data_reg[15]_4 ;
  wire [0:0]\dds_data_reg[15]_5 ;
  wire [0:0]\dds_data_reg[15]_6 ;
  wire i_clock_mon_n_0;
  wire mmcm_rst;
  wire p_0_in_0;
  wire [1:0]p_2_in;
  wire rst_reg;
  wire s_axi_aclk;
  wire up_core_preset;
  wire up_core_preset_i_1_n_0;
  wire [30:0]\up_d_count_reg[31] ;
  wire [0:0]\up_dac_datarate_reg[0]_0 ;
  wire up_dac_frame_reg_0;
  wire [28:1]up_dac_gpio_out;
  wire [0:0]\up_dac_gpio_out_reg[0]_0 ;
  wire [6:0]\up_dac_gpio_out_reg[31]_0 ;
  wire \up_dac_gpio_out_reg[3]_0 ;
  wire up_dac_par_enb_reg_0;
  wire up_dac_par_type0;
  wire [7:0]up_dac_par_type_reg_0;
  wire up_dac_r1_mode_reg_0;
  wire up_dac_sync_reg_0;
  wire [10:2]up_data_cntrl;
  wire \up_data_status_reg[0] ;
  wire \up_data_status_reg[0]_0 ;
  wire [11:7]up_drp_addr;
  wire \up_drp_addr_reg[10]_0 ;
  wire \up_drp_addr_reg[11]_0 ;
  wire \up_drp_addr_reg[2]_0 ;
  wire \up_drp_addr_reg[4]_0 ;
  wire \up_drp_addr_reg[5]_0 ;
  wire [6:0]\up_drp_addr_reg[6]_0 ;
  wire \up_drp_addr_reg[6]_1 ;
  wire \up_drp_addr_reg[7]_0 ;
  wire \up_drp_addr_reg[8]_0 ;
  wire \up_drp_addr_reg[9]_0 ;
  wire [0:0]\up_drp_rdata_hold_reg[0]_0 ;
  wire [15:0]\up_drp_rdata_hold_reg[15]_0 ;
  wire up_drp_rwn;
  wire up_drp_rwn_reg_0;
  wire up_drp_sel0;
  wire up_drp_sel_s;
  wire [15:0]up_drp_status_reg_0;
  wire up_drp_status_reg_1;
  wire [15:0]\up_drp_wdata_reg[15]_0 ;
  wire up_drp_wr_reg_0;
  wire up_drp_wr_s;
  wire up_mmcm_preset;
  wire up_mmcm_preset_i_1_n_0;
  wire up_mmcm_resetn_reg_0;
  wire up_mmcm_resetn_reg_1;
  wire up_rack_s_2;
  wire \up_rdata[2]_i_3__1_n_0 ;
  wire \up_rdata_reg[17]_0 ;
  wire \up_rdata_reg[17]_1 ;
  wire \up_rdata_reg[28]_0 ;
  wire \up_rdata_reg[2]_0 ;
  wire \up_rdata_reg[2]_1 ;
  wire \up_rdata_reg[2]_2 ;
  wire \up_rdata_reg[2]_3 ;
  wire \up_rdata_reg[2]_4 ;
  wire [31:0]\up_rdata_reg[31]_0 ;
  wire [30:0]\up_rdata_reg[31]_1 ;
  wire up_resetn_reg_0;
  wire up_rreq_s_3;
  wire [17:1]up_scratch;
  wire [0:0]\up_scratch_reg[0]_0 ;
  wire \up_scratch_reg[10]_0 ;
  wire \up_scratch_reg[11]_0 ;
  wire \up_scratch_reg[12]_0 ;
  wire \up_scratch_reg[13]_0 ;
  wire \up_scratch_reg[14]_0 ;
  wire \up_scratch_reg[15]_0 ;
  wire \up_scratch_reg[16]_0 ;
  wire \up_scratch_reg[17]_0 ;
  wire [16:0]\up_scratch_reg[31]_0 ;
  wire \up_scratch_reg[8]_0 ;
  wire \up_scratch_reg[9]_0 ;
  wire up_status_ovf_reg_0;
  wire up_status_ovf_s;
  wire up_status_unf_reg_0;
  wire up_wack_s_1;
  wire up_wreq_s;
  wire up_xfer_done_s;

  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_1_0[0]_i_4 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [3]),
        .O(dac_sync_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_1_0[0]_i_4__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [3]),
        .O(dac_sync_reg_6[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_1_0[0]_i_5 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [2]),
        .O(dac_sync_reg_0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_1_0[0]_i_5__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [2]),
        .O(dac_sync_reg_6[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_1_1[0]_i_4 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [1]),
        .O(dac_sync_reg_3[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_1_1[0]_i_4__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [1]),
        .O(dac_sync_reg_9[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_1_1[0]_i_5 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [0]),
        .O(dac_sync_reg_3[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_1_1[0]_i_5__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [0]),
        .O(dac_sync_reg_9[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_2_0[0]_i_4 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [3]),
        .O(dac_sync_reg_1[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_2_0[0]_i_4__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [3]),
        .O(dac_sync_reg_7[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_2_0[0]_i_5 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [2]),
        .O(dac_sync_reg_1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_2_0[0]_i_5__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [2]),
        .O(dac_sync_reg_7[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_2_1[0]_i_4 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [1]),
        .O(dac_sync_reg_4[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_2_1[0]_i_4__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [1]),
        .O(dac_sync_reg_10[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_2_1[0]_i_5 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [0]),
        .O(dac_sync_reg_4[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_2_1[0]_i_5__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [0]),
        .O(dac_sync_reg_10[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_3_0[0]_i_4 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [3]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_3_0[0]_i_4__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [3]),
        .O(dac_sync_reg_5[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_3_0[0]_i_5 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [2]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_3_0[0]_i_5__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [2]),
        .O(dac_sync_reg_5[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_3_1[0]_i_4 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [1]),
        .O(dac_sync_reg_2[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_3_1[0]_i_4__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [1]),
        .O(dac_sync_reg_8[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_3_1[0]_i_5 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3] [0]),
        .O(dac_sync_reg_2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \dac_dds_phase_3_1[0]_i_5__0 
       (.I0(E),
        .I1(\dac_dds_phase_3_0_reg[3]_0 [0]),
        .O(dac_sync_reg_8[0]));
  FDRE #(
    .INIT(1'b0)) 
    dac_frame_2d_reg
       (.C(\d_xfer_count_reg[5] ),
        .CE(1'b1),
        .D(dac_frame_d),
        .Q(dac_frame_2d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_frame_d_reg
       (.C(\d_xfer_count_reg[5] ),
        .CE(1'b1),
        .D(dac_frame_s),
        .Q(dac_frame_d),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    dac_frame_i_1
       (.I0(dac_frame_d),
        .I1(dac_frame_2d),
        .O(dac_frame0));
  FDRE #(
    .INIT(1'b0)) 
    dac_frame_reg
       (.C(\d_xfer_count_reg[5] ),
        .CE(1'b1),
        .D(dac_frame0),
        .Q(dac_frame_s_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_sync_2d_reg
       (.C(\d_xfer_count_reg[5] ),
        .CE(1'b1),
        .D(dac_sync_d),
        .Q(dac_sync_2d),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dac_sync_count[0]_i_1 
       (.I0(\dac_sync_count_reg_n_0_[0] ),
        .O(dac_sync_count0[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dac_sync_count[1]_i_1 
       (.I0(\dac_sync_count_reg_n_0_[0] ),
        .I1(\dac_sync_count_reg_n_0_[1] ),
        .O(dac_sync_count0[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dac_sync_count[2]_i_1 
       (.I0(\dac_sync_count_reg_n_0_[0] ),
        .I1(\dac_sync_count_reg_n_0_[1] ),
        .I2(\dac_sync_count_reg_n_0_[2] ),
        .O(dac_sync_count0[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \dac_sync_count[3]_i_1 
       (.I0(\dac_sync_count_reg_n_0_[1] ),
        .I1(\dac_sync_count_reg_n_0_[0] ),
        .I2(\dac_sync_count_reg_n_0_[2] ),
        .I3(\dac_sync_count_reg_n_0_[3] ),
        .O(dac_sync_count0[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \dac_sync_count[4]_i_1 
       (.I0(dac_sync_d),
        .I1(dac_sync_2d),
        .I2(p_0_in_0),
        .O(\dac_sync_count[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \dac_sync_count[4]_i_2 
       (.I0(p_0_in_0),
        .I1(dac_sync_2d),
        .I2(dac_sync_d),
        .O(\dac_sync_count[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \dac_sync_count[4]_i_3 
       (.I0(\dac_sync_count_reg_n_0_[2] ),
        .I1(\dac_sync_count_reg_n_0_[0] ),
        .I2(\dac_sync_count_reg_n_0_[1] ),
        .I3(\dac_sync_count_reg_n_0_[3] ),
        .I4(\dac_sync_count_reg_n_0_[4] ),
        .O(dac_sync_count0[4]));
  LUT5 #(
    .INIT(32'h707F7070)) 
    \dac_sync_count[5]_i_1 
       (.I0(\dac_sync_count_reg_n_0_[4] ),
        .I1(\dac_sync_count[5]_i_2_n_0 ),
        .I2(p_0_in_0),
        .I3(dac_sync_2d),
        .I4(dac_sync_d),
        .O(\dac_sync_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \dac_sync_count[5]_i_2 
       (.I0(\dac_sync_count_reg_n_0_[3] ),
        .I1(\dac_sync_count_reg_n_0_[1] ),
        .I2(\dac_sync_count_reg_n_0_[0] ),
        .I3(\dac_sync_count_reg_n_0_[2] ),
        .O(\dac_sync_count[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[0] 
       (.C(\d_xfer_count_reg[5] ),
        .CE(\dac_sync_count[4]_i_2_n_0 ),
        .D(dac_sync_count0[0]),
        .Q(\dac_sync_count_reg_n_0_[0] ),
        .R(\dac_sync_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[1] 
       (.C(\d_xfer_count_reg[5] ),
        .CE(\dac_sync_count[4]_i_2_n_0 ),
        .D(dac_sync_count0[1]),
        .Q(\dac_sync_count_reg_n_0_[1] ),
        .R(\dac_sync_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[2] 
       (.C(\d_xfer_count_reg[5] ),
        .CE(\dac_sync_count[4]_i_2_n_0 ),
        .D(dac_sync_count0[2]),
        .Q(\dac_sync_count_reg_n_0_[2] ),
        .R(\dac_sync_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[3] 
       (.C(\d_xfer_count_reg[5] ),
        .CE(\dac_sync_count[4]_i_2_n_0 ),
        .D(dac_sync_count0[3]),
        .Q(\dac_sync_count_reg_n_0_[3] ),
        .R(\dac_sync_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[4] 
       (.C(\d_xfer_count_reg[5] ),
        .CE(\dac_sync_count[4]_i_2_n_0 ),
        .D(dac_sync_count0[4]),
        .Q(\dac_sync_count_reg_n_0_[4] ),
        .R(\dac_sync_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac_sync_count_reg[5] 
       (.C(\d_xfer_count_reg[5] ),
        .CE(1'b1),
        .D(\dac_sync_count[5]_i_1_n_0 ),
        .Q(p_0_in_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_sync_d_reg
       (.C(\d_xfer_count_reg[5] ),
        .CE(1'b1),
        .D(dac_sync_s),
        .Q(dac_sync_d),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dac_sync_reg
       (.C(\d_xfer_count_reg[5] ),
        .CE(1'b1),
        .D(p_0_in_0),
        .Q(E),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon i_clock_mon
       (.AR(rst_reg),
        .D(i_clock_mon_n_0),
        .Q(data10),
        .\d_count_reg[0]_0 (\d_xfer_count_reg[5] ),
        .s_axi_aclk(s_axi_aclk),
        .\up_d_count_reg[0]_0 (\up_data_status_reg[0]_0 ),
        .\up_d_count_reg[31]_0 (\up_d_count_reg[31] ),
        .\up_rdata_reg[2] (\up_rdata[2]_i_3__1_n_0 ),
        .\up_rdata_reg[2]_0 (\up_rdata_reg[2]_0 ),
        .\up_rdata_reg[2]_1 (\up_rdata_reg[2]_1 ),
        .\up_rdata_reg[2]_2 (\up_rdata_reg[2]_2 ),
        .\up_rdata_reg[2]_3 (\up_rdata_reg[2]_3 ),
        .\up_rdata_reg[2]_4 (\up_rdata_reg[2]_4 ),
        .\up_rdata_reg[2]_5 (\up_drp_wdata_reg[15]_0 [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1 i_core_rst_reg
       (.AR(rst_reg),
        .ad_rst_sync_reg_0(\d_xfer_count_reg[5] ),
        .up_core_preset(up_core_preset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst i_mmcm_rst_reg
       (.mmcm_rst(mmcm_rst),
        .s_axi_aclk(s_axi_aclk),
        .up_mmcm_preset(up_mmcm_preset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0 i_xfer_cntrl
       (.AR(rst_reg),
        .D({D,up_dac_par_type_reg_0[6]}),
        .\d_data_cntrl_reg[13]_0 (\d_xfer_count_reg[5] ),
        .\d_data_cntrl_reg[8]_0 (\d_data_cntrl_reg[8] ),
        .\d_data_cntrl_reg[8]_1 (\d_data_cntrl_reg[8]_0 ),
        .\d_data_cntrl_reg[8]_2 (\d_data_cntrl_reg[8]_1 ),
        .\d_data_cntrl_reg[8]_3 (\d_data_cntrl_reg[8]_2 ),
        .\d_data_cntrl_reg[8]_4 (\d_data_cntrl_reg[8]_3 ),
        .\d_data_cntrl_reg[8]_5 (\d_data_cntrl_reg[8]_4 ),
        .\d_data_cntrl_reg[8]_6 (\d_data_cntrl_reg[8]_5 ),
        .\d_data_cntrl_reg[8]_7 (\d_data_cntrl_reg[8]_6 ),
        .dac_frame_s(dac_frame_s),
        .dac_sync_s(dac_sync_s),
        .\dds_data_reg[15] (\dds_data_reg[15] ),
        .\dds_data_reg[15]_0 (\dds_data_reg[15]_0 ),
        .\dds_data_reg[15]_1 (\dds_data_reg[15]_1 ),
        .\dds_data_reg[15]_2 (\dds_data_reg[15]_2 ),
        .\dds_data_reg[15]_3 (\dds_data_reg[15]_3 ),
        .\dds_data_reg[15]_4 (\dds_data_reg[15]_4 ),
        .\dds_data_reg[15]_5 (\dds_data_reg[15]_5 ),
        .\dds_data_reg[15]_6 (\dds_data_reg[15]_6 ),
        .s_axi_aclk(s_axi_aclk),
        .up_xfer_done_s(up_xfer_done_s),
        .up_xfer_state_reg_0(\up_data_status_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status i_xfer_status
       (.AR(rst_reg),
        .\d_xfer_count_reg[5]_0 (\d_xfer_count_reg[5] ),
        .dac_dovf(dac_dovf),
        .dac_dunf(dac_dunf),
        .dac_status_s(dac_status_s),
        .data8(data8),
        .s_axi_aclk(s_axi_aclk),
        .\up_data_status_reg[0]_0 (\up_data_status_reg[0] ),
        .\up_data_status_reg[0]_1 (\up_data_status_reg[0]_0 ),
        .up_status_ovf_s(up_status_ovf_s));
  LUT1 #(
    .INIT(2'h1)) 
    up_core_preset_i_1
       (.I0(data1[0]),
        .O(up_core_preset_i_1_n_0));
  FDPE #(
    .INIT(1'b0)) 
    up_core_preset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_core_preset_i_1_n_0),
        .PRE(\up_data_status_reg[0]_0 ),
        .Q(up_core_preset));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_datafmt_reg
       (.C(s_axi_aclk),
        .CE(up_dac_par_type0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[4]),
        .Q(up_dac_par_type_reg_0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[0]),
        .Q(up_dac_par_type_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[1]),
        .Q(up_dac_par_type_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[2]),
        .Q(up_data_cntrl[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[3]),
        .Q(up_data_cntrl[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[4]),
        .Q(up_dac_par_type_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[5]),
        .Q(up_dac_par_type_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[6]),
        .Q(up_dac_par_type_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_datarate_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_datarate_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[7]),
        .Q(up_dac_par_type_reg_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_frame_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_dac_frame_reg_0),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[0]),
        .Q(\up_dac_gpio_out_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[10]),
        .Q(up_dac_gpio_out[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[11]),
        .Q(up_dac_gpio_out[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[12]),
        .Q(up_dac_gpio_out[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[13]),
        .Q(up_dac_gpio_out[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[14]),
        .Q(up_dac_gpio_out[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[15]),
        .Q(up_dac_gpio_out[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[16]),
        .Q(up_dac_gpio_out[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[17]),
        .Q(up_dac_gpio_out[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[18]),
        .Q(up_dac_gpio_out[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[19]),
        .Q(\up_dac_gpio_out_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[1]),
        .Q(up_dac_gpio_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[20]),
        .Q(up_dac_gpio_out[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[21]),
        .Q(up_dac_gpio_out[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[22]),
        .Q(up_dac_gpio_out[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[23]),
        .Q(up_dac_gpio_out[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[24]),
        .Q(up_dac_gpio_out[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[25]),
        .Q(up_dac_gpio_out[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[26]),
        .Q(up_dac_gpio_out[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[27]),
        .Q(up_dac_gpio_out[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[28]),
        .Q(up_dac_gpio_out[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[29]),
        .Q(\up_dac_gpio_out_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[2]),
        .Q(up_dac_gpio_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[30]),
        .Q(\up_dac_gpio_out_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[31]),
        .Q(\up_dac_gpio_out_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[3]),
        .Q(up_dac_gpio_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[4]),
        .Q(\up_dac_gpio_out_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[5]),
        .Q(up_dac_gpio_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[6]),
        .Q(up_dac_gpio_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[7]),
        .Q(\up_dac_gpio_out_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[8]),
        .Q(up_dac_gpio_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_dac_gpio_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dac_gpio_out_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[9]),
        .Q(up_dac_gpio_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_par_enb_reg
       (.C(s_axi_aclk),
        .CE(up_dac_par_type0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[6]),
        .Q(up_data_cntrl[10]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_par_type_reg
       (.C(s_axi_aclk),
        .CE(up_dac_par_type0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[7]),
        .Q(up_dac_par_type_reg_0[7]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_r1_mode_reg
       (.C(s_axi_aclk),
        .CE(up_dac_par_type0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[5]),
        .Q(up_data_cntrl[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_dac_sync_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_dac_sync_reg_0),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[16]),
        .Q(\up_drp_addr_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[26]),
        .Q(up_drp_addr[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[27]),
        .Q(up_drp_addr[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[17]),
        .Q(\up_drp_addr_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[18]),
        .Q(\up_drp_addr_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[19]),
        .Q(\up_drp_addr_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[20]),
        .Q(\up_drp_addr_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[21]),
        .Q(\up_drp_addr_reg[6]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[22]),
        .Q(\up_drp_addr_reg[6]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[23]),
        .Q(up_drp_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[24]),
        .Q(up_drp_addr[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[25]),
        .Q(up_drp_addr[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [0]),
        .Q(up_drp_status_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [10]),
        .Q(up_drp_status_reg_0[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [11]),
        .Q(up_drp_status_reg_0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [12]),
        .Q(up_drp_status_reg_0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [13]),
        .Q(up_drp_status_reg_0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [14]),
        .Q(up_drp_status_reg_0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [15]),
        .Q(up_drp_status_reg_0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [1]),
        .Q(up_drp_status_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [2]),
        .Q(data10));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [3]),
        .Q(up_drp_status_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [4]),
        .Q(up_drp_status_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [5]),
        .Q(up_drp_status_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [6]),
        .Q(up_drp_status_reg_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [7]),
        .Q(up_drp_status_reg_0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [8]),
        .Q(up_drp_status_reg_0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_rdata_hold_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_drp_rdata_hold_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_drp_rdata_hold_reg[15]_0 [9]),
        .Q(up_drp_status_reg_0[8]));
  FDCE #(
    .INIT(1'b0)) 
    up_drp_rwn_reg
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[28]),
        .Q(up_drp_rwn));
  FDCE #(
    .INIT(1'b0)) 
    up_drp_sel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_drp_sel0),
        .Q(up_drp_sel_s));
  FDCE #(
    .INIT(1'b0)) 
    up_drp_status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_drp_status_reg_1),
        .Q(up_drp_status_reg_0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[0]),
        .Q(\up_drp_wdata_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[10]),
        .Q(\up_drp_wdata_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[11]),
        .Q(\up_drp_wdata_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[12]),
        .Q(\up_drp_wdata_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[13]),
        .Q(\up_drp_wdata_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[14]),
        .Q(\up_drp_wdata_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[15]),
        .Q(\up_drp_wdata_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[1]),
        .Q(\up_drp_wdata_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[2]),
        .Q(\up_drp_wdata_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[3]),
        .Q(\up_drp_wdata_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[4]),
        .Q(\up_drp_wdata_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[5]),
        .Q(\up_drp_wdata_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[6]),
        .Q(\up_drp_wdata_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[7]),
        .Q(\up_drp_wdata_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[8]),
        .Q(\up_drp_wdata_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_drp_wdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_drp_sel0),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[9]),
        .Q(\up_drp_wdata_reg[15]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_drp_wr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_drp_wr_reg_0),
        .Q(up_drp_wr_s));
  LUT1 #(
    .INIT(2'h1)) 
    up_mmcm_preset_i_1
       (.I0(data1[1]),
        .O(up_mmcm_preset_i_1_n_0));
  FDPE #(
    .INIT(1'b0)) 
    up_mmcm_preset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_mmcm_preset_i_1_n_0),
        .PRE(\up_data_status_reg[0]_0 ),
        .Q(up_mmcm_preset));
  FDCE #(
    .INIT(1'b0)) 
    up_mmcm_resetn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_mmcm_resetn_reg_1),
        .Q(data1[1]));
  FDCE #(
    .INIT(1'b0)) 
    up_rack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_rreq_s_3),
        .Q(up_rack_s_2));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[10]_i_3__1 
       (.I0(up_scratch[10]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[10]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[11]_i_3__1 
       (.I0(up_scratch[11]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[11]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[11]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[12]_i_3__1 
       (.I0(up_scratch[12]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[12]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[12]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[13]_i_3__1 
       (.I0(up_scratch[13]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[13]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[13]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[14]_i_3__1 
       (.I0(up_scratch[14]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[14]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[14]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[15]_i_3__1 
       (.I0(up_scratch[15]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[15]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[16]_i_3__1 
       (.I0(up_scratch[16]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[16]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[16]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[17]_i_4 
       (.I0(up_scratch[17]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[17]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[18]_i_2__1 
       (.I0(\up_drp_addr_reg[6]_0 [2]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[18]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h30003B3B30003838)) 
    \up_rdata[1]_i_4 
       (.I0(data1[1]),
        .I1(\up_rdata_reg[2]_2 ),
        .I2(\up_rdata_reg[2]_3 ),
        .I3(up_scratch[1]),
        .I4(\up_rdata_reg[2]_4 ),
        .I5(up_dac_gpio_out[1]),
        .O(up_mmcm_resetn_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[20]_i_2__1 
       (.I0(\up_drp_addr_reg[6]_0 [4]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[20]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[21]_i_2__1 
       (.I0(\up_drp_addr_reg[6]_0 [5]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[21]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[22]_i_2__1 
       (.I0(\up_drp_addr_reg[6]_0 [6]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[22]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[6]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[23]_i_2__1 
       (.I0(up_drp_addr[7]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[23]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[24]_i_2__1 
       (.I0(up_drp_addr[8]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[24]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[25]_i_2__1 
       (.I0(up_drp_addr[9]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[25]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[9]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[26]_i_2__1 
       (.I0(up_drp_addr[10]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[26]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[27]_i_2__1 
       (.I0(up_drp_addr[11]),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[27]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_drp_addr_reg[11]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[28]_i_2__1 
       (.I0(up_drp_rwn),
        .I1(\up_rdata_reg[28]_0 ),
        .I2(up_dac_gpio_out[28]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(up_drp_rwn_reg_0));
  LUT6 #(
    .INIT(64'hF000CC00000000AA)) 
    \up_rdata[2]_i_3__1 
       (.I0(up_dac_gpio_out[2]),
        .I1(up_scratch[2]),
        .I2(up_data_cntrl[2]),
        .I3(\up_rdata_reg[2]_3 ),
        .I4(\up_rdata_reg[2]_2 ),
        .I5(\up_rdata_reg[2]_4 ),
        .O(\up_rdata[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hF000CC00000000AA)) 
    \up_rdata[3]_i_3__1 
       (.I0(up_dac_gpio_out[3]),
        .I1(up_scratch[3]),
        .I2(up_data_cntrl[3]),
        .I3(\up_rdata_reg[2]_3 ),
        .I4(\up_rdata_reg[2]_2 ),
        .I5(\up_rdata_reg[2]_4 ),
        .O(\up_dac_gpio_out_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h3808333338083030)) 
    \up_rdata[5]_i_3__1 
       (.I0(up_data_cntrl[9]),
        .I1(\up_rdata_reg[2]_2 ),
        .I2(\up_rdata_reg[2]_3 ),
        .I3(up_scratch[5]),
        .I4(\up_rdata_reg[2]_4 ),
        .I5(up_dac_gpio_out[5]),
        .O(up_dac_r1_mode_reg_0));
  LUT6 #(
    .INIT(64'h3808333338083030)) 
    \up_rdata[6]_i_3__1 
       (.I0(up_data_cntrl[10]),
        .I1(\up_rdata_reg[2]_2 ),
        .I2(\up_rdata_reg[2]_3 ),
        .I3(up_scratch[6]),
        .I4(\up_rdata_reg[2]_4 ),
        .I5(up_dac_gpio_out[6]),
        .O(up_dac_par_enb_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[8]_i_3__1 
       (.I0(up_scratch[8]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[8]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \up_rdata[9]_i_3__1 
       (.I0(up_scratch[9]),
        .I1(\up_rdata_reg[17]_1 ),
        .I2(up_dac_gpio_out[9]),
        .I3(\up_rdata_reg[17]_0 ),
        .O(\up_scratch_reg[9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [0]),
        .Q(\up_rdata_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [9]),
        .Q(\up_rdata_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [10]),
        .Q(\up_rdata_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [11]),
        .Q(\up_rdata_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [12]),
        .Q(\up_rdata_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [13]),
        .Q(\up_rdata_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [14]),
        .Q(\up_rdata_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [15]),
        .Q(\up_rdata_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [16]),
        .Q(\up_rdata_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [17]),
        .Q(\up_rdata_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [18]),
        .Q(\up_rdata_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [1]),
        .Q(\up_rdata_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [19]),
        .Q(\up_rdata_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [20]),
        .Q(\up_rdata_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [21]),
        .Q(\up_rdata_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [22]),
        .Q(\up_rdata_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [23]),
        .Q(\up_rdata_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [24]),
        .Q(\up_rdata_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [25]),
        .Q(\up_rdata_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [26]),
        .Q(\up_rdata_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [27]),
        .Q(\up_rdata_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [28]),
        .Q(\up_rdata_reg[31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(i_clock_mon_n_0),
        .Q(\up_rdata_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [29]),
        .Q(\up_rdata_reg[31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [30]),
        .Q(\up_rdata_reg[31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [2]),
        .Q(\up_rdata_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [3]),
        .Q(\up_rdata_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [4]),
        .Q(\up_rdata_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [5]),
        .Q(\up_rdata_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [6]),
        .Q(\up_rdata_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [7]),
        .Q(\up_rdata_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(\up_rdata_reg[31]_1 [8]),
        .Q(\up_rdata_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    up_resetn_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_resetn_reg_0),
        .Q(data1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[0]),
        .Q(\up_scratch_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[10]),
        .Q(up_scratch[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[11]),
        .Q(up_scratch[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[12]),
        .Q(up_scratch[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[13]),
        .Q(up_scratch[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[14]),
        .Q(up_scratch[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[15]),
        .Q(up_scratch[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[16]),
        .Q(up_scratch[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[17]),
        .Q(up_scratch[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[18]),
        .Q(\up_scratch_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[19]),
        .Q(\up_scratch_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[1]),
        .Q(up_scratch[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[20]),
        .Q(\up_scratch_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[21]),
        .Q(\up_scratch_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[22]),
        .Q(\up_scratch_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[23]),
        .Q(\up_scratch_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[24]),
        .Q(\up_scratch_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[25]),
        .Q(\up_scratch_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[26]),
        .Q(\up_scratch_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[27]),
        .Q(\up_scratch_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[28]),
        .Q(\up_scratch_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[29]),
        .Q(\up_scratch_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[2]),
        .Q(up_scratch[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[30]),
        .Q(\up_scratch_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[31]),
        .Q(\up_scratch_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[3]),
        .Q(up_scratch[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[4]),
        .Q(\up_scratch_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[5]),
        .Q(up_scratch[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[6]),
        .Q(up_scratch[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[7]),
        .Q(\up_scratch_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[8]),
        .Q(up_scratch[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[0]_0 ),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(Q[9]),
        .Q(up_scratch[9]));
  FDCE #(
    .INIT(1'b0)) 
    up_status_ovf_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_status_ovf_reg_0),
        .Q(p_2_in[1]));
  FDRE #(
    .INIT(1'b0)) 
    up_status_unf_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_status_unf_reg_0),
        .Q(p_2_in[0]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    up_wack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_0 ),
        .D(up_wreq_s),
        .Q(up_wack_s_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl
   (Q,
    O,
    \dac_dds_incr_0_reg[9] ,
    \dac_dds_incr_0_reg[13] ,
    \dac_dds_incr_0_reg[14] ,
    \dac_dds_incr_1_reg[5] ,
    \dac_dds_incr_1_reg[9] ,
    \dac_dds_incr_1_reg[13] ,
    \dac_dds_incr_1_reg[14] ,
    \d_data_cntrl_reg[87]_0 ,
    \d_data_cntrl_reg[91]_0 ,
    \d_data_cntrl_reg[95]_0 ,
    \d_data_cntrl_reg[98]_0 ,
    \d_data_cntrl_reg[39]_0 ,
    \d_data_cntrl_reg[43]_0 ,
    \d_data_cntrl_reg[47]_0 ,
    \d_data_cntrl_reg[50]_0 ,
    \d_data_cntrl_reg[87]_1 ,
    \d_data_cntrl_reg[91]_1 ,
    \d_data_cntrl_reg[95]_1 ,
    \d_data_cntrl_reg[98]_1 ,
    \d_data_cntrl_reg[39]_1 ,
    \d_data_cntrl_reg[43]_1 ,
    \d_data_cntrl_reg[47]_1 ,
    \d_data_cntrl_reg[50]_1 ,
    \d_data_cntrl_reg[87]_2 ,
    \d_data_cntrl_reg[91]_2 ,
    \d_data_cntrl_reg[95]_2 ,
    \d_data_cntrl_reg[98]_2 ,
    \d_data_cntrl_reg[39]_2 ,
    \d_data_cntrl_reg[43]_2 ,
    \d_data_cntrl_reg[47]_2 ,
    \d_data_cntrl_reg[50]_2 ,
    \dac_dds_incr_0_reg[2] ,
    \dac_dds_incr_1_reg[2] ,
    \dac_ddata_1[63] ,
    \d_data_cntrl_reg[3]_0 ,
    \d_data_cntrl_reg[3]_1 ,
    s_axi_aclk,
    \up_xfer_data_reg[1]_0 ,
    \d_data_cntrl_reg[131]_0 ,
    \d_data_cntrl_reg[0]_0 ,
    dac_dds_phase_1_0_reg,
    E,
    dac_dds_phase_0_0_reg,
    dac_dds_phase_1_1_reg,
    dac_dds_phase_0_1_reg,
    dac_dds_phase_2_0_reg,
    dac_dds_phase_2_1_reg,
    A,
    \dac_dds_phase_3_1_reg[15] ,
    \dac_dds_phase_3_0_reg[15] ,
    \dac_dds_phase_3_1_reg[15]_0 ,
    DI,
    \dac_dds_phase_0_0_reg[9] ,
    \dac_dds_phase_0_0_reg[13] ,
    \dac_dds_phase_0_0_reg[15] ,
    \dac_dds_phase_0_1_reg[5] ,
    \dac_dds_phase_0_1_reg[9] ,
    \dac_dds_phase_0_1_reg[13] ,
    \dac_dds_phase_0_1_reg[15] ,
    \dac_dds_phase_1_0_reg[3] ,
    \dac_dds_phase_1_1_reg[3] ,
    \dac_dds_phase_2_0_reg[3] ,
    \dac_dds_phase_2_1_reg[3] ,
    \dac_dds_phase_3_0_reg[3] ,
    \dac_dds_phase_3_1_reg[3] ,
    dac_dds_phase_0_0_reg__0,
    dac_dds_phase_0_1_reg__0,
    dac_dds_phase_1_0_reg__0,
    dac_dds_phase_1_1_reg__0,
    dac_dds_phase_2_0_reg__0,
    dac_dds_phase_2_1_reg__0,
    dac_dds_phase_3_0_reg__0,
    dac_dds_phase_3_1_reg__0,
    D,
    dac_ddata_1,
    \dac_data_reg[63] ,
    dac_frame_s_0);
  output [63:0]Q;
  output [2:0]O;
  output [3:0]\dac_dds_incr_0_reg[9] ;
  output [3:0]\dac_dds_incr_0_reg[13] ;
  output [1:0]\dac_dds_incr_0_reg[14] ;
  output [2:0]\dac_dds_incr_1_reg[5] ;
  output [3:0]\dac_dds_incr_1_reg[9] ;
  output [3:0]\dac_dds_incr_1_reg[13] ;
  output [1:0]\dac_dds_incr_1_reg[14] ;
  output [3:0]\d_data_cntrl_reg[87]_0 ;
  output [3:0]\d_data_cntrl_reg[91]_0 ;
  output [3:0]\d_data_cntrl_reg[95]_0 ;
  output [3:0]\d_data_cntrl_reg[98]_0 ;
  output [3:0]\d_data_cntrl_reg[39]_0 ;
  output [3:0]\d_data_cntrl_reg[43]_0 ;
  output [3:0]\d_data_cntrl_reg[47]_0 ;
  output [3:0]\d_data_cntrl_reg[50]_0 ;
  output [3:0]\d_data_cntrl_reg[87]_1 ;
  output [3:0]\d_data_cntrl_reg[91]_1 ;
  output [3:0]\d_data_cntrl_reg[95]_1 ;
  output [3:0]\d_data_cntrl_reg[98]_1 ;
  output [3:0]\d_data_cntrl_reg[39]_1 ;
  output [3:0]\d_data_cntrl_reg[43]_1 ;
  output [3:0]\d_data_cntrl_reg[47]_1 ;
  output [3:0]\d_data_cntrl_reg[50]_1 ;
  output [3:0]\d_data_cntrl_reg[87]_2 ;
  output [3:0]\d_data_cntrl_reg[91]_2 ;
  output [3:0]\d_data_cntrl_reg[95]_2 ;
  output [3:0]\d_data_cntrl_reg[98]_2 ;
  output [3:0]\d_data_cntrl_reg[39]_2 ;
  output [3:0]\d_data_cntrl_reg[43]_2 ;
  output [3:0]\d_data_cntrl_reg[47]_2 ;
  output [3:0]\d_data_cntrl_reg[50]_2 ;
  output \dac_dds_incr_0_reg[2] ;
  output \dac_dds_incr_1_reg[2] ;
  output [63:0]\dac_ddata_1[63] ;
  output [1:0]\d_data_cntrl_reg[3]_0 ;
  output \d_data_cntrl_reg[3]_1 ;
  input s_axi_aclk;
  input \up_xfer_data_reg[1]_0 ;
  input \d_data_cntrl_reg[131]_0 ;
  input \d_data_cntrl_reg[0]_0 ;
  input [14:0]dac_dds_phase_1_0_reg;
  input [0:0]E;
  input [14:0]dac_dds_phase_0_0_reg;
  input [14:0]dac_dds_phase_1_1_reg;
  input [14:0]dac_dds_phase_0_1_reg;
  input [14:0]dac_dds_phase_2_0_reg;
  input [14:0]dac_dds_phase_2_1_reg;
  input [14:0]A;
  input [14:0]\dac_dds_phase_3_1_reg[15] ;
  input [13:0]\dac_dds_phase_3_0_reg[15] ;
  input [13:0]\dac_dds_phase_3_1_reg[15]_0 ;
  input [3:0]DI;
  input [3:0]\dac_dds_phase_0_0_reg[9] ;
  input [3:0]\dac_dds_phase_0_0_reg[13] ;
  input [0:0]\dac_dds_phase_0_0_reg[15] ;
  input [3:0]\dac_dds_phase_0_1_reg[5] ;
  input [3:0]\dac_dds_phase_0_1_reg[9] ;
  input [3:0]\dac_dds_phase_0_1_reg[13] ;
  input [0:0]\dac_dds_phase_0_1_reg[15] ;
  input [1:0]\dac_dds_phase_1_0_reg[3] ;
  input [1:0]\dac_dds_phase_1_1_reg[3] ;
  input [1:0]\dac_dds_phase_2_0_reg[3] ;
  input [1:0]\dac_dds_phase_2_1_reg[3] ;
  input [1:0]\dac_dds_phase_3_0_reg[3] ;
  input [1:0]\dac_dds_phase_3_1_reg[3] ;
  input [0:0]dac_dds_phase_0_0_reg__0;
  input [0:0]dac_dds_phase_0_1_reg__0;
  input [0:0]dac_dds_phase_1_0_reg__0;
  input [0:0]dac_dds_phase_1_1_reg__0;
  input [0:0]dac_dds_phase_2_0_reg__0;
  input [0:0]dac_dds_phase_2_1_reg__0;
  input [0:0]dac_dds_phase_3_0_reg__0;
  input [0:0]dac_dds_phase_3_1_reg__0;
  input [131:0]D;
  input [63:0]dac_ddata_1;
  input [63:0]\dac_data_reg[63] ;
  input dac_frame_s_0;

  wire [14:0]A;
  wire [131:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]O;
  wire [63:0]Q;
  wire \d_data_cntrl_reg[0]_0 ;
  wire \d_data_cntrl_reg[131]_0 ;
  wire [3:0]\d_data_cntrl_reg[39]_0 ;
  wire [3:0]\d_data_cntrl_reg[39]_1 ;
  wire [3:0]\d_data_cntrl_reg[39]_2 ;
  wire [1:0]\d_data_cntrl_reg[3]_0 ;
  wire \d_data_cntrl_reg[3]_1 ;
  wire [3:0]\d_data_cntrl_reg[43]_0 ;
  wire [3:0]\d_data_cntrl_reg[43]_1 ;
  wire [3:0]\d_data_cntrl_reg[43]_2 ;
  wire [3:0]\d_data_cntrl_reg[47]_0 ;
  wire [3:0]\d_data_cntrl_reg[47]_1 ;
  wire [3:0]\d_data_cntrl_reg[47]_2 ;
  wire [3:0]\d_data_cntrl_reg[50]_0 ;
  wire [3:0]\d_data_cntrl_reg[50]_1 ;
  wire [3:0]\d_data_cntrl_reg[50]_2 ;
  wire [3:0]\d_data_cntrl_reg[87]_0 ;
  wire [3:0]\d_data_cntrl_reg[87]_1 ;
  wire [3:0]\d_data_cntrl_reg[87]_2 ;
  wire [3:0]\d_data_cntrl_reg[91]_0 ;
  wire [3:0]\d_data_cntrl_reg[91]_1 ;
  wire [3:0]\d_data_cntrl_reg[91]_2 ;
  wire [3:0]\d_data_cntrl_reg[95]_0 ;
  wire [3:0]\d_data_cntrl_reg[95]_1 ;
  wire [3:0]\d_data_cntrl_reg[95]_2 ;
  wire [3:0]\d_data_cntrl_reg[98]_0 ;
  wire [3:0]\d_data_cntrl_reg[98]_1 ;
  wire [3:0]\d_data_cntrl_reg[98]_2 ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire \dac_data[63]_i_2__0_n_0 ;
  wire [63:0]\dac_data_reg[63] ;
  wire [3:0]dac_data_sel_s;
  wire [63:0]dac_ddata_1;
  wire [63:0]\dac_ddata_1[63] ;
  wire [3:0]\dac_dds_incr_0_reg[13] ;
  wire [1:0]\dac_dds_incr_0_reg[14] ;
  wire \dac_dds_incr_0_reg[2] ;
  wire [3:0]\dac_dds_incr_0_reg[9] ;
  wire [3:0]\dac_dds_incr_1_reg[13] ;
  wire [1:0]\dac_dds_incr_1_reg[14] ;
  wire \dac_dds_incr_1_reg[2] ;
  wire [2:0]\dac_dds_incr_1_reg[5] ;
  wire [3:0]\dac_dds_incr_1_reg[9] ;
  wire [15:14]dac_dds_incr_1_s;
  wire [15:14]dac_dds_incr_2_s;
  wire [15:2]dac_dds_init_1_s;
  wire [15:2]dac_dds_init_2_s;
  wire \dac_dds_phase_0_0[10]_i_6__0_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_7__0_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_8__0_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_9__0_n_0 ;
  wire \dac_dds_phase_0_0[14]_i_3__0_n_0 ;
  wire \dac_dds_phase_0_0[14]_i_4__0_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_6__0_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_7__0_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_8__0_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_9__0_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_6__0_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_7__0_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_8__0_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_9__0_n_0 ;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire \dac_dds_phase_0_0_reg[10]_i_1__0_n_0 ;
  wire \dac_dds_phase_0_0_reg[10]_i_1__0_n_1 ;
  wire \dac_dds_phase_0_0_reg[10]_i_1__0_n_2 ;
  wire \dac_dds_phase_0_0_reg[10]_i_1__0_n_3 ;
  wire [3:0]\dac_dds_phase_0_0_reg[13] ;
  wire \dac_dds_phase_0_0_reg[14]_i_1__0_n_3 ;
  wire [0:0]\dac_dds_phase_0_0_reg[15] ;
  wire \dac_dds_phase_0_0_reg[3]_i_1__0_n_0 ;
  wire \dac_dds_phase_0_0_reg[3]_i_1__0_n_1 ;
  wire \dac_dds_phase_0_0_reg[3]_i_1__0_n_2 ;
  wire \dac_dds_phase_0_0_reg[3]_i_1__0_n_3 ;
  wire \dac_dds_phase_0_0_reg[6]_i_1__0_n_0 ;
  wire \dac_dds_phase_0_0_reg[6]_i_1__0_n_1 ;
  wire \dac_dds_phase_0_0_reg[6]_i_1__0_n_2 ;
  wire \dac_dds_phase_0_0_reg[6]_i_1__0_n_3 ;
  wire [3:0]\dac_dds_phase_0_0_reg[9] ;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \dac_dds_phase_0_1[10]_i_6__0_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_7__0_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_8__0_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_9__0_n_0 ;
  wire \dac_dds_phase_0_1[14]_i_3__0_n_0 ;
  wire \dac_dds_phase_0_1[14]_i_4__0_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_6__0_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_7__0_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_8__0_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_9__0_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_6__0_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_7__0_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_8__0_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_9__0_n_0 ;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire \dac_dds_phase_0_1_reg[10]_i_1__0_n_0 ;
  wire \dac_dds_phase_0_1_reg[10]_i_1__0_n_1 ;
  wire \dac_dds_phase_0_1_reg[10]_i_1__0_n_2 ;
  wire \dac_dds_phase_0_1_reg[10]_i_1__0_n_3 ;
  wire [3:0]\dac_dds_phase_0_1_reg[13] ;
  wire \dac_dds_phase_0_1_reg[14]_i_1__0_n_3 ;
  wire [0:0]\dac_dds_phase_0_1_reg[15] ;
  wire \dac_dds_phase_0_1_reg[3]_i_1__0_n_0 ;
  wire \dac_dds_phase_0_1_reg[3]_i_1__0_n_1 ;
  wire \dac_dds_phase_0_1_reg[3]_i_1__0_n_2 ;
  wire \dac_dds_phase_0_1_reg[3]_i_1__0_n_3 ;
  wire [3:0]\dac_dds_phase_0_1_reg[5] ;
  wire \dac_dds_phase_0_1_reg[6]_i_1__0_n_0 ;
  wire \dac_dds_phase_0_1_reg[6]_i_1__0_n_1 ;
  wire \dac_dds_phase_0_1_reg[6]_i_1__0_n_2 ;
  wire \dac_dds_phase_0_1_reg[6]_i_1__0_n_3 ;
  wire [3:0]\dac_dds_phase_0_1_reg[9] ;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \dac_dds_phase_1_0[0]_i_2__0_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_3__0_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_6__0_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_7__0_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_8__0_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_9__0_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_2__0_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_3__0_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_4__0_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_5__0_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_6__0_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_7__0_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_8__0_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_2__0_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_3__0_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_4__0_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_5__0_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_6__0_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_7__0_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_8__0_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_9__0_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_2__0_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_3__0_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_4__0_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_5__0_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_6__0_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_7__0_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_8__0_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_9__0_n_0 ;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire \dac_dds_phase_1_0_reg[0]_i_1__0_n_0 ;
  wire \dac_dds_phase_1_0_reg[0]_i_1__0_n_1 ;
  wire \dac_dds_phase_1_0_reg[0]_i_1__0_n_2 ;
  wire \dac_dds_phase_1_0_reg[0]_i_1__0_n_3 ;
  wire \dac_dds_phase_1_0_reg[12]_i_1__0_n_1 ;
  wire \dac_dds_phase_1_0_reg[12]_i_1__0_n_2 ;
  wire \dac_dds_phase_1_0_reg[12]_i_1__0_n_3 ;
  wire [1:0]\dac_dds_phase_1_0_reg[3] ;
  wire \dac_dds_phase_1_0_reg[4]_i_1__0_n_0 ;
  wire \dac_dds_phase_1_0_reg[4]_i_1__0_n_1 ;
  wire \dac_dds_phase_1_0_reg[4]_i_1__0_n_2 ;
  wire \dac_dds_phase_1_0_reg[4]_i_1__0_n_3 ;
  wire \dac_dds_phase_1_0_reg[8]_i_1__0_n_0 ;
  wire \dac_dds_phase_1_0_reg[8]_i_1__0_n_1 ;
  wire \dac_dds_phase_1_0_reg[8]_i_1__0_n_2 ;
  wire \dac_dds_phase_1_0_reg[8]_i_1__0_n_3 ;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \dac_dds_phase_1_1[0]_i_2__0_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_3__0_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_6__0_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_7__0_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_8__0_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_9__0_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_2__0_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_3__0_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_4__0_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_5__0_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_6__0_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_7__0_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_8__0_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_2__0_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_3__0_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_4__0_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_5__0_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_6__0_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_7__0_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_8__0_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_9__0_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_2__0_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_3__0_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_4__0_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_5__0_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_6__0_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_7__0_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_8__0_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_9__0_n_0 ;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire \dac_dds_phase_1_1_reg[0]_i_1__0_n_0 ;
  wire \dac_dds_phase_1_1_reg[0]_i_1__0_n_1 ;
  wire \dac_dds_phase_1_1_reg[0]_i_1__0_n_2 ;
  wire \dac_dds_phase_1_1_reg[0]_i_1__0_n_3 ;
  wire \dac_dds_phase_1_1_reg[12]_i_1__0_n_1 ;
  wire \dac_dds_phase_1_1_reg[12]_i_1__0_n_2 ;
  wire \dac_dds_phase_1_1_reg[12]_i_1__0_n_3 ;
  wire [1:0]\dac_dds_phase_1_1_reg[3] ;
  wire \dac_dds_phase_1_1_reg[4]_i_1__0_n_0 ;
  wire \dac_dds_phase_1_1_reg[4]_i_1__0_n_1 ;
  wire \dac_dds_phase_1_1_reg[4]_i_1__0_n_2 ;
  wire \dac_dds_phase_1_1_reg[4]_i_1__0_n_3 ;
  wire \dac_dds_phase_1_1_reg[8]_i_1__0_n_0 ;
  wire \dac_dds_phase_1_1_reg[8]_i_1__0_n_1 ;
  wire \dac_dds_phase_1_1_reg[8]_i_1__0_n_2 ;
  wire \dac_dds_phase_1_1_reg[8]_i_1__0_n_3 ;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \dac_dds_phase_2_0[0]_i_2__0_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_3__0_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_6__0_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_7__0_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_8__0_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_9__0_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_2__0_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_3__0_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_4__0_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_5__0_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_6__0_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_7__0_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_8__0_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_2__0_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_3__0_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_4__0_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_5__0_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_6__0_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_7__0_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_8__0_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_9__0_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_2__0_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_3__0_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_4__0_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_5__0_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_6__0_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_7__0_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_8__0_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_9__0_n_0 ;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire \dac_dds_phase_2_0_reg[0]_i_1__0_n_0 ;
  wire \dac_dds_phase_2_0_reg[0]_i_1__0_n_1 ;
  wire \dac_dds_phase_2_0_reg[0]_i_1__0_n_2 ;
  wire \dac_dds_phase_2_0_reg[0]_i_1__0_n_3 ;
  wire \dac_dds_phase_2_0_reg[12]_i_1__0_n_1 ;
  wire \dac_dds_phase_2_0_reg[12]_i_1__0_n_2 ;
  wire \dac_dds_phase_2_0_reg[12]_i_1__0_n_3 ;
  wire [1:0]\dac_dds_phase_2_0_reg[3] ;
  wire \dac_dds_phase_2_0_reg[4]_i_1__0_n_0 ;
  wire \dac_dds_phase_2_0_reg[4]_i_1__0_n_1 ;
  wire \dac_dds_phase_2_0_reg[4]_i_1__0_n_2 ;
  wire \dac_dds_phase_2_0_reg[4]_i_1__0_n_3 ;
  wire \dac_dds_phase_2_0_reg[8]_i_1__0_n_0 ;
  wire \dac_dds_phase_2_0_reg[8]_i_1__0_n_1 ;
  wire \dac_dds_phase_2_0_reg[8]_i_1__0_n_2 ;
  wire \dac_dds_phase_2_0_reg[8]_i_1__0_n_3 ;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \dac_dds_phase_2_1[0]_i_2__0_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_3__0_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_6__0_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_7__0_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_8__0_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_9__0_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_2__0_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_3__0_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_4__0_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_5__0_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_6__0_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_7__0_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_8__0_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_2__0_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_3__0_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_4__0_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_5__0_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_6__0_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_7__0_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_8__0_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_9__0_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_2__0_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_3__0_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_4__0_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_5__0_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_6__0_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_7__0_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_8__0_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_9__0_n_0 ;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire \dac_dds_phase_2_1_reg[0]_i_1__0_n_0 ;
  wire \dac_dds_phase_2_1_reg[0]_i_1__0_n_1 ;
  wire \dac_dds_phase_2_1_reg[0]_i_1__0_n_2 ;
  wire \dac_dds_phase_2_1_reg[0]_i_1__0_n_3 ;
  wire \dac_dds_phase_2_1_reg[12]_i_1__0_n_1 ;
  wire \dac_dds_phase_2_1_reg[12]_i_1__0_n_2 ;
  wire \dac_dds_phase_2_1_reg[12]_i_1__0_n_3 ;
  wire [1:0]\dac_dds_phase_2_1_reg[3] ;
  wire \dac_dds_phase_2_1_reg[4]_i_1__0_n_0 ;
  wire \dac_dds_phase_2_1_reg[4]_i_1__0_n_1 ;
  wire \dac_dds_phase_2_1_reg[4]_i_1__0_n_2 ;
  wire \dac_dds_phase_2_1_reg[4]_i_1__0_n_3 ;
  wire \dac_dds_phase_2_1_reg[8]_i_1__0_n_0 ;
  wire \dac_dds_phase_2_1_reg[8]_i_1__0_n_1 ;
  wire \dac_dds_phase_2_1_reg[8]_i_1__0_n_2 ;
  wire \dac_dds_phase_2_1_reg[8]_i_1__0_n_3 ;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \dac_dds_phase_3_0[0]_i_6__0_n_0 ;
  wire \dac_dds_phase_3_0[0]_i_7__0_n_0 ;
  wire \dac_dds_phase_3_0[0]_i_8__0_n_0 ;
  wire \dac_dds_phase_3_0[0]_i_9__0_n_0 ;
  wire \dac_dds_phase_3_0[12]_i_5__0_n_0 ;
  wire \dac_dds_phase_3_0[12]_i_6__0_n_0 ;
  wire \dac_dds_phase_3_0[12]_i_7__0_n_0 ;
  wire \dac_dds_phase_3_0[12]_i_8__0_n_0 ;
  wire \dac_dds_phase_3_0[4]_i_6__0_n_0 ;
  wire \dac_dds_phase_3_0[4]_i_7__0_n_0 ;
  wire \dac_dds_phase_3_0[4]_i_8__0_n_0 ;
  wire \dac_dds_phase_3_0[4]_i_9__0_n_0 ;
  wire \dac_dds_phase_3_0[8]_i_6__0_n_0 ;
  wire \dac_dds_phase_3_0[8]_i_7__0_n_0 ;
  wire \dac_dds_phase_3_0[8]_i_8__0_n_0 ;
  wire \dac_dds_phase_3_0[8]_i_9__0_n_0 ;
  wire \dac_dds_phase_3_0_reg[0]_i_1__0_n_0 ;
  wire \dac_dds_phase_3_0_reg[0]_i_1__0_n_1 ;
  wire \dac_dds_phase_3_0_reg[0]_i_1__0_n_2 ;
  wire \dac_dds_phase_3_0_reg[0]_i_1__0_n_3 ;
  wire \dac_dds_phase_3_0_reg[12]_i_1__0_n_1 ;
  wire \dac_dds_phase_3_0_reg[12]_i_1__0_n_2 ;
  wire \dac_dds_phase_3_0_reg[12]_i_1__0_n_3 ;
  wire [13:0]\dac_dds_phase_3_0_reg[15] ;
  wire [1:0]\dac_dds_phase_3_0_reg[3] ;
  wire \dac_dds_phase_3_0_reg[4]_i_1__0_n_0 ;
  wire \dac_dds_phase_3_0_reg[4]_i_1__0_n_1 ;
  wire \dac_dds_phase_3_0_reg[4]_i_1__0_n_2 ;
  wire \dac_dds_phase_3_0_reg[4]_i_1__0_n_3 ;
  wire \dac_dds_phase_3_0_reg[8]_i_1__0_n_0 ;
  wire \dac_dds_phase_3_0_reg[8]_i_1__0_n_1 ;
  wire \dac_dds_phase_3_0_reg[8]_i_1__0_n_2 ;
  wire \dac_dds_phase_3_0_reg[8]_i_1__0_n_3 ;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \dac_dds_phase_3_1[0]_i_2__0_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_3__0_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_6__0_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_7__0_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_8__0_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_9__0_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_2__0_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_3__0_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_4__0_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_5__0_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_6__0_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_7__0_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_8__0_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_2__0_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_3__0_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_4__0_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_5__0_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_6__0_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_7__0_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_8__0_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_9__0_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_2__0_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_3__0_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_4__0_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_5__0_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_6__0_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_7__0_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_8__0_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_9__0_n_0 ;
  wire \dac_dds_phase_3_1_reg[0]_i_1__0_n_0 ;
  wire \dac_dds_phase_3_1_reg[0]_i_1__0_n_1 ;
  wire \dac_dds_phase_3_1_reg[0]_i_1__0_n_2 ;
  wire \dac_dds_phase_3_1_reg[0]_i_1__0_n_3 ;
  wire \dac_dds_phase_3_1_reg[12]_i_1__0_n_1 ;
  wire \dac_dds_phase_3_1_reg[12]_i_1__0_n_2 ;
  wire \dac_dds_phase_3_1_reg[12]_i_1__0_n_3 ;
  wire [14:0]\dac_dds_phase_3_1_reg[15] ;
  wire [13:0]\dac_dds_phase_3_1_reg[15]_0 ;
  wire [1:0]\dac_dds_phase_3_1_reg[3] ;
  wire \dac_dds_phase_3_1_reg[4]_i_1__0_n_0 ;
  wire \dac_dds_phase_3_1_reg[4]_i_1__0_n_1 ;
  wire \dac_dds_phase_3_1_reg[4]_i_1__0_n_2 ;
  wire \dac_dds_phase_3_1_reg[4]_i_1__0_n_3 ;
  wire \dac_dds_phase_3_1_reg[8]_i_1__0_n_0 ;
  wire \dac_dds_phase_3_1_reg[8]_i_1__0_n_1 ;
  wire \dac_dds_phase_3_1_reg[8]_i_1__0_n_2 ;
  wire \dac_dds_phase_3_1_reg[8]_i_1__0_n_3 ;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire dac_frame_s_0;
  wire [15:0]dac_pat_data_1_s;
  wire [15:0]dac_pat_data_2_s;
  wire [14:2]in;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire [131:0]up_xfer_data;
  wire \up_xfer_data_reg[1]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;
  wire up_xfer_toggle_i_1__0_n_0;
  wire up_xfer_toggle_i_3__0_n_0;
  wire [3:1]\NLW_dac_dds_phase_0_0_reg[14]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_dac_dds_phase_0_0_reg[14]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_dac_dds_phase_0_0_reg[3]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_dac_dds_phase_0_1_reg[14]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_dac_dds_phase_0_1_reg[14]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_dac_dds_phase_0_1_reg[3]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_1_0_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_1_1_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_2_0_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_2_1_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_3_0_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_3_1_reg[12]_i_1__0_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl[131]_i_1__0 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[0] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[0]),
        .Q(dac_data_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[100] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[100]),
        .Q(Q[46]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[101] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[101]),
        .Q(Q[47]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[102] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[102]),
        .Q(dac_dds_init_1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[103] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[103]),
        .Q(dac_dds_init_1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[104] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[104]),
        .Q(dac_dds_init_1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[105] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[105]),
        .Q(dac_dds_init_1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[106] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[106]),
        .Q(dac_dds_init_1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[107] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[107]),
        .Q(dac_dds_init_1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[108] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[108]),
        .Q(dac_dds_init_1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[109] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[109]),
        .Q(dac_dds_init_1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[10] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[10]),
        .Q(dac_pat_data_2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[110] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[110]),
        .Q(dac_dds_init_1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[111] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[111]),
        .Q(dac_dds_init_1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[112] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[112]),
        .Q(dac_dds_init_1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[113] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[113]),
        .Q(dac_dds_init_1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[114] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[114]),
        .Q(dac_dds_init_1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[115] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[115]),
        .Q(dac_dds_init_1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[116] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[116]),
        .Q(Q[48]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[117] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[117]),
        .Q(Q[49]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[118] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[118]),
        .Q(Q[50]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[119] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[119]),
        .Q(Q[51]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[11] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[11]),
        .Q(dac_pat_data_2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[120] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[120]),
        .Q(Q[52]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[121] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[121]),
        .Q(Q[53]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[122] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[122]),
        .Q(Q[54]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[123] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[123]),
        .Q(Q[55]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[124] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[124]),
        .Q(Q[56]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[125] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[125]),
        .Q(Q[57]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[126] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[126]),
        .Q(Q[58]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[127] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[127]),
        .Q(Q[59]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[128] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[128]),
        .Q(Q[60]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[129] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[129]),
        .Q(Q[61]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[12] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[12]),
        .Q(dac_pat_data_2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[130] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[130]),
        .Q(Q[62]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[131] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[131]),
        .Q(Q[63]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[13] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[13]),
        .Q(dac_pat_data_2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[14] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[14]),
        .Q(dac_pat_data_2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[15] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[15]),
        .Q(dac_pat_data_2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[16] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[16]),
        .Q(dac_pat_data_2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[17] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[17]),
        .Q(dac_pat_data_2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[18] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[18]),
        .Q(dac_pat_data_2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[19] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[19]),
        .Q(dac_pat_data_2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[1] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[1]),
        .Q(dac_data_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[20] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[20]),
        .Q(dac_pat_data_1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[21] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[21]),
        .Q(dac_pat_data_1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[22] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[22]),
        .Q(dac_pat_data_1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[23] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[23]),
        .Q(dac_pat_data_1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[24] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[24]),
        .Q(dac_pat_data_1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[25] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[25]),
        .Q(dac_pat_data_1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[26] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[26]),
        .Q(dac_pat_data_1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[27] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[27]),
        .Q(dac_pat_data_1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[28] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[28]),
        .Q(dac_pat_data_1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[29] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[29]),
        .Q(dac_pat_data_1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[2] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[2]),
        .Q(dac_data_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[30] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[30]),
        .Q(dac_pat_data_1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[31] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[31]),
        .Q(dac_pat_data_1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[32] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[32]),
        .Q(dac_pat_data_1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[33] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[33]),
        .Q(dac_pat_data_1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[34] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[34]),
        .Q(dac_pat_data_1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[35] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[35]),
        .Q(dac_pat_data_1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[36] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[36]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[37] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[37]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[38] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[38]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[39] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[39]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[3] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[3]),
        .Q(dac_data_sel_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[40] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[40]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[41] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[41]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[42] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[42]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[43] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[43]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[44] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[44]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[45] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[45]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[46] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[46]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[47] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[47]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[48] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[48]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[49] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[49]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[4] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[4]),
        .Q(dac_pat_data_2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[50] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[50]),
        .Q(dac_dds_incr_2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[51] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[51]),
        .Q(dac_dds_incr_2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[52] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[52]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[53] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[53]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[54] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[54]),
        .Q(dac_dds_init_2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[55] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[55]),
        .Q(dac_dds_init_2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[56] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[56]),
        .Q(dac_dds_init_2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[57] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[57]),
        .Q(dac_dds_init_2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[58] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[58]),
        .Q(dac_dds_init_2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[59] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[59]),
        .Q(dac_dds_init_2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[5] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[5]),
        .Q(dac_pat_data_2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[60] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[60]),
        .Q(dac_dds_init_2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[61] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[61]),
        .Q(dac_dds_init_2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[62] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[62]),
        .Q(dac_dds_init_2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[63] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[63]),
        .Q(dac_dds_init_2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[64] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[64]),
        .Q(dac_dds_init_2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[65] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[65]),
        .Q(dac_dds_init_2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[66] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[66]),
        .Q(dac_dds_init_2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[67] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[67]),
        .Q(dac_dds_init_2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[68] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[68]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[69] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[69]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[6] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[6]),
        .Q(dac_pat_data_2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[70] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[70]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[71] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[71]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[72] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[72]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[73] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[73]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[74] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[74]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[75] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[75]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[76] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[76]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[77] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[77]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[78] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[78]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[79] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[79]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[7] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[7]),
        .Q(dac_pat_data_2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[80] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[80]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[81] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[81]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[82] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[82]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[83] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[83]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[84] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[84]),
        .Q(Q[32]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[85] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[85]),
        .Q(Q[33]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[86] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[86]),
        .Q(Q[34]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[87] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[87]),
        .Q(Q[35]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[88] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[88]),
        .Q(Q[36]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[89] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[89]),
        .Q(Q[37]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[8] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[8]),
        .Q(dac_pat_data_2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[90] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[90]),
        .Q(Q[38]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[91] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[91]),
        .Q(Q[39]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[92] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[92]),
        .Q(Q[40]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[93] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[93]),
        .Q(Q[41]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[94] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[94]),
        .Q(Q[42]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[95] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[95]),
        .Q(Q[43]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[96] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[96]),
        .Q(Q[44]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[97] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[97]),
        .Q(Q[45]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[98] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[98]),
        .Q(dac_dds_incr_1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[99] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[99]),
        .Q(dac_dds_incr_1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[9] 
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[9]),
        .Q(dac_pat_data_2_s[5]));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(1'b1),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(1'b1),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(1'b1),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(\d_data_cntrl_reg[131]_0 ),
        .CE(1'b1),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[0]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[0]),
        .I2(\dac_data_reg[63] [0]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[0]),
        .O(\dac_ddata_1[63] [0]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[10]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[10]),
        .I2(\dac_data_reg[63] [10]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[10]),
        .O(\dac_ddata_1[63] [10]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[11]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[11]),
        .I2(\dac_data_reg[63] [11]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[11]),
        .O(\dac_ddata_1[63] [11]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[12]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[12]),
        .I2(\dac_data_reg[63] [12]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[12]),
        .O(\dac_ddata_1[63] [12]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[13]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[13]),
        .I2(\dac_data_reg[63] [13]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[13]),
        .O(\dac_ddata_1[63] [13]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[14]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[14]),
        .I2(\dac_data_reg[63] [14]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[14]),
        .O(\dac_ddata_1[63] [14]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[15]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[15]),
        .I2(\dac_data_reg[63] [15]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[15]),
        .O(\dac_ddata_1[63] [15]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[16]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[16]),
        .I2(\dac_data_reg[63] [16]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[0]),
        .O(\dac_ddata_1[63] [16]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[17]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[17]),
        .I2(\dac_data_reg[63] [17]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[1]),
        .O(\dac_ddata_1[63] [17]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[18]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[18]),
        .I2(\dac_data_reg[63] [18]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[2]),
        .O(\dac_ddata_1[63] [18]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[19]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[19]),
        .I2(\dac_data_reg[63] [19]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[3]),
        .O(\dac_ddata_1[63] [19]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[1]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[1]),
        .I2(\dac_data_reg[63] [1]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[1]),
        .O(\dac_ddata_1[63] [1]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[20]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[20]),
        .I2(\dac_data_reg[63] [20]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[4]),
        .O(\dac_ddata_1[63] [20]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[21]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[21]),
        .I2(\dac_data_reg[63] [21]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[5]),
        .O(\dac_ddata_1[63] [21]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[22]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[22]),
        .I2(\dac_data_reg[63] [22]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[6]),
        .O(\dac_ddata_1[63] [22]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[23]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[23]),
        .I2(\dac_data_reg[63] [23]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[7]),
        .O(\dac_ddata_1[63] [23]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[24]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[24]),
        .I2(\dac_data_reg[63] [24]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[8]),
        .O(\dac_ddata_1[63] [24]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[25]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[25]),
        .I2(\dac_data_reg[63] [25]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[9]),
        .O(\dac_ddata_1[63] [25]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[26]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[26]),
        .I2(\dac_data_reg[63] [26]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[10]),
        .O(\dac_ddata_1[63] [26]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[27]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[27]),
        .I2(\dac_data_reg[63] [27]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[11]),
        .O(\dac_ddata_1[63] [27]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[28]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[28]),
        .I2(\dac_data_reg[63] [28]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[12]),
        .O(\dac_ddata_1[63] [28]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[29]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[29]),
        .I2(\dac_data_reg[63] [29]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[13]),
        .O(\dac_ddata_1[63] [29]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[2]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[2]),
        .I2(\dac_data_reg[63] [2]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[2]),
        .O(\dac_ddata_1[63] [2]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[30]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[30]),
        .I2(\dac_data_reg[63] [30]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[14]),
        .O(\dac_ddata_1[63] [30]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[31]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[31]),
        .I2(\dac_data_reg[63] [31]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[15]),
        .O(\dac_ddata_1[63] [31]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[32]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[32]),
        .I2(\dac_data_reg[63] [32]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[0]),
        .O(\dac_ddata_1[63] [32]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[33]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[33]),
        .I2(\dac_data_reg[63] [33]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[1]),
        .O(\dac_ddata_1[63] [33]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[34]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[34]),
        .I2(\dac_data_reg[63] [34]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[2]),
        .O(\dac_ddata_1[63] [34]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[35]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[35]),
        .I2(\dac_data_reg[63] [35]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[3]),
        .O(\dac_ddata_1[63] [35]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[36]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[36]),
        .I2(\dac_data_reg[63] [36]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[4]),
        .O(\dac_ddata_1[63] [36]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[37]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[37]),
        .I2(\dac_data_reg[63] [37]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[5]),
        .O(\dac_ddata_1[63] [37]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[38]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[38]),
        .I2(\dac_data_reg[63] [38]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[6]),
        .O(\dac_ddata_1[63] [38]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[39]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[39]),
        .I2(\dac_data_reg[63] [39]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[7]),
        .O(\dac_ddata_1[63] [39]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[3]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[3]),
        .I2(\dac_data_reg[63] [3]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[3]),
        .O(\dac_ddata_1[63] [3]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[40]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[40]),
        .I2(\dac_data_reg[63] [40]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[8]),
        .O(\dac_ddata_1[63] [40]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[41]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[41]),
        .I2(\dac_data_reg[63] [41]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[9]),
        .O(\dac_ddata_1[63] [41]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[42]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[42]),
        .I2(\dac_data_reg[63] [42]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[10]),
        .O(\dac_ddata_1[63] [42]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[43]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[43]),
        .I2(\dac_data_reg[63] [43]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[11]),
        .O(\dac_ddata_1[63] [43]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[44]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[44]),
        .I2(\dac_data_reg[63] [44]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[12]),
        .O(\dac_ddata_1[63] [44]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[45]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[45]),
        .I2(\dac_data_reg[63] [45]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[13]),
        .O(\dac_ddata_1[63] [45]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[46]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[46]),
        .I2(\dac_data_reg[63] [46]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[14]),
        .O(\dac_ddata_1[63] [46]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[47]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[47]),
        .I2(\dac_data_reg[63] [47]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[15]),
        .O(\dac_ddata_1[63] [47]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[48]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[48]),
        .I2(\dac_data_reg[63] [48]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[0]),
        .O(\dac_ddata_1[63] [48]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[49]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[49]),
        .I2(\dac_data_reg[63] [49]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[1]),
        .O(\dac_ddata_1[63] [49]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[4]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[4]),
        .I2(\dac_data_reg[63] [4]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[4]),
        .O(\dac_ddata_1[63] [4]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[50]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[50]),
        .I2(\dac_data_reg[63] [50]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[2]),
        .O(\dac_ddata_1[63] [50]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[51]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[51]),
        .I2(\dac_data_reg[63] [51]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[3]),
        .O(\dac_ddata_1[63] [51]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[52]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[52]),
        .I2(\dac_data_reg[63] [52]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[4]),
        .O(\dac_ddata_1[63] [52]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[53]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[53]),
        .I2(\dac_data_reg[63] [53]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[5]),
        .O(\dac_ddata_1[63] [53]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[54]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[54]),
        .I2(\dac_data_reg[63] [54]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[6]),
        .O(\dac_ddata_1[63] [54]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[55]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[55]),
        .I2(\dac_data_reg[63] [55]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[7]),
        .O(\dac_ddata_1[63] [55]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[56]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[56]),
        .I2(\dac_data_reg[63] [56]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[8]),
        .O(\dac_ddata_1[63] [56]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[57]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[57]),
        .I2(\dac_data_reg[63] [57]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[9]),
        .O(\dac_ddata_1[63] [57]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[58]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[58]),
        .I2(\dac_data_reg[63] [58]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[10]),
        .O(\dac_ddata_1[63] [58]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[59]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[59]),
        .I2(\dac_data_reg[63] [59]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[11]),
        .O(\dac_ddata_1[63] [59]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[5]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[5]),
        .I2(\dac_data_reg[63] [5]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[5]),
        .O(\dac_ddata_1[63] [5]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[60]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[60]),
        .I2(\dac_data_reg[63] [60]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[12]),
        .O(\dac_ddata_1[63] [60]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[61]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[61]),
        .I2(\dac_data_reg[63] [61]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[13]),
        .O(\dac_ddata_1[63] [61]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[62]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[62]),
        .I2(\dac_data_reg[63] [62]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[14]),
        .O(\dac_ddata_1[63] [62]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[63]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[63]),
        .I2(\dac_data_reg[63] [63]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[15]),
        .O(\dac_ddata_1[63] [63]));
  LUT2 #(
    .INIT(4'hE)) 
    \dac_data[63]_i_2__0 
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[2]),
        .O(\dac_data[63]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[6]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[6]),
        .I2(\dac_data_reg[63] [6]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[6]),
        .O(\dac_ddata_1[63] [6]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[7]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[7]),
        .I2(\dac_data_reg[63] [7]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[7]),
        .O(\dac_ddata_1[63] [7]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[8]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[8]),
        .I2(\dac_data_reg[63] [8]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[8]),
        .O(\dac_ddata_1[63] [8]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[9]_i_1__0 
       (.I0(\dac_data[63]_i_2__0_n_0 ),
        .I1(dac_ddata_1[9]),
        .I2(\dac_data_reg[63] [9]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[9]),
        .O(\dac_ddata_1[63] [9]));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[10]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [11]),
        .I1(dac_dds_phase_0_0_reg[13]),
        .I2(E),
        .I3(dac_dds_init_1_s[13]),
        .O(\dac_dds_phase_0_0[10]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[10]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [10]),
        .I1(dac_dds_phase_0_0_reg[12]),
        .I2(E),
        .I3(dac_dds_init_1_s[12]),
        .O(\dac_dds_phase_0_0[10]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[10]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [9]),
        .I1(dac_dds_phase_0_0_reg[11]),
        .I2(E),
        .I3(dac_dds_init_1_s[11]),
        .O(\dac_dds_phase_0_0[10]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[10]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [8]),
        .I1(dac_dds_phase_0_0_reg[10]),
        .I2(E),
        .I3(dac_dds_init_1_s[10]),
        .O(\dac_dds_phase_0_0[10]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[14]_i_3__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [13]),
        .I1(dac_dds_phase_0_0_reg__0),
        .I2(E),
        .I3(dac_dds_init_1_s[15]),
        .O(\dac_dds_phase_0_0[14]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[14]_i_4__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [12]),
        .I1(dac_dds_phase_0_0_reg[14]),
        .I2(E),
        .I3(dac_dds_init_1_s[14]),
        .O(\dac_dds_phase_0_0[14]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[2]_i_1__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(dac_dds_phase_0_0_reg[2]),
        .I2(E),
        .I3(dac_dds_init_1_s[2]),
        .O(\dac_dds_incr_0_reg[2] ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[3]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [3]),
        .I1(dac_dds_phase_0_0_reg[5]),
        .I2(E),
        .I3(dac_dds_init_1_s[5]),
        .O(\dac_dds_phase_0_0[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[3]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [2]),
        .I1(dac_dds_phase_0_0_reg[4]),
        .I2(E),
        .I3(dac_dds_init_1_s[4]),
        .O(\dac_dds_phase_0_0[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[3]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [1]),
        .I1(dac_dds_phase_0_0_reg[3]),
        .I2(E),
        .I3(dac_dds_init_1_s[3]),
        .O(\dac_dds_phase_0_0[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[3]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(dac_dds_phase_0_0_reg[2]),
        .I2(E),
        .I3(dac_dds_init_1_s[2]),
        .O(\dac_dds_phase_0_0[3]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[6]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [7]),
        .I1(dac_dds_phase_0_0_reg[9]),
        .I2(E),
        .I3(dac_dds_init_1_s[9]),
        .O(\dac_dds_phase_0_0[6]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[6]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [6]),
        .I1(dac_dds_phase_0_0_reg[8]),
        .I2(E),
        .I3(dac_dds_init_1_s[8]),
        .O(\dac_dds_phase_0_0[6]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[6]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [5]),
        .I1(dac_dds_phase_0_0_reg[7]),
        .I2(E),
        .I3(dac_dds_init_1_s[7]),
        .O(\dac_dds_phase_0_0[6]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[6]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [4]),
        .I1(dac_dds_phase_0_0_reg[6]),
        .I2(E),
        .I3(dac_dds_init_1_s[6]),
        .O(\dac_dds_phase_0_0[6]_i_9__0_n_0 ));
  CARRY4 \dac_dds_phase_0_0_reg[10]_i_1__0 
       (.CI(\dac_dds_phase_0_0_reg[6]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_0_0_reg[10]_i_1__0_n_0 ,\dac_dds_phase_0_0_reg[10]_i_1__0_n_1 ,\dac_dds_phase_0_0_reg[10]_i_1__0_n_2 ,\dac_dds_phase_0_0_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_0_reg[13] ),
        .O(\dac_dds_incr_0_reg[13] ),
        .S({\dac_dds_phase_0_0[10]_i_6__0_n_0 ,\dac_dds_phase_0_0[10]_i_7__0_n_0 ,\dac_dds_phase_0_0[10]_i_8__0_n_0 ,\dac_dds_phase_0_0[10]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_0_0_reg[14]_i_1__0 
       (.CI(\dac_dds_phase_0_0_reg[10]_i_1__0_n_0 ),
        .CO({\NLW_dac_dds_phase_0_0_reg[14]_i_1__0_CO_UNCONNECTED [3:1],\dac_dds_phase_0_0_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dac_dds_phase_0_0_reg[15] }),
        .O({\NLW_dac_dds_phase_0_0_reg[14]_i_1__0_O_UNCONNECTED [3:2],\dac_dds_incr_0_reg[14] }),
        .S({1'b0,1'b0,\dac_dds_phase_0_0[14]_i_3__0_n_0 ,\dac_dds_phase_0_0[14]_i_4__0_n_0 }));
  CARRY4 \dac_dds_phase_0_0_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\dac_dds_phase_0_0_reg[3]_i_1__0_n_0 ,\dac_dds_phase_0_0_reg[3]_i_1__0_n_1 ,\dac_dds_phase_0_0_reg[3]_i_1__0_n_2 ,\dac_dds_phase_0_0_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O({O,\NLW_dac_dds_phase_0_0_reg[3]_i_1__0_O_UNCONNECTED [0]}),
        .S({\dac_dds_phase_0_0[3]_i_6__0_n_0 ,\dac_dds_phase_0_0[3]_i_7__0_n_0 ,\dac_dds_phase_0_0[3]_i_8__0_n_0 ,\dac_dds_phase_0_0[3]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_0_0_reg[6]_i_1__0 
       (.CI(\dac_dds_phase_0_0_reg[3]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_0_0_reg[6]_i_1__0_n_0 ,\dac_dds_phase_0_0_reg[6]_i_1__0_n_1 ,\dac_dds_phase_0_0_reg[6]_i_1__0_n_2 ,\dac_dds_phase_0_0_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_0_reg[9] ),
        .O(\dac_dds_incr_0_reg[9] ),
        .S({\dac_dds_phase_0_0[6]_i_6__0_n_0 ,\dac_dds_phase_0_0[6]_i_7__0_n_0 ,\dac_dds_phase_0_0[6]_i_8__0_n_0 ,\dac_dds_phase_0_0[6]_i_9__0_n_0 }));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[10]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I1(dac_dds_phase_0_1_reg[13]),
        .I2(E),
        .I3(dac_dds_init_2_s[13]),
        .O(\dac_dds_phase_0_1[10]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[10]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I1(dac_dds_phase_0_1_reg[12]),
        .I2(E),
        .I3(dac_dds_init_2_s[12]),
        .O(\dac_dds_phase_0_1[10]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[10]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I1(dac_dds_phase_0_1_reg[11]),
        .I2(E),
        .I3(dac_dds_init_2_s[11]),
        .O(\dac_dds_phase_0_1[10]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[10]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I1(dac_dds_phase_0_1_reg[10]),
        .I2(E),
        .I3(dac_dds_init_2_s[10]),
        .O(\dac_dds_phase_0_1[10]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[14]_i_3__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [13]),
        .I1(dac_dds_phase_0_1_reg__0),
        .I2(E),
        .I3(dac_dds_init_2_s[15]),
        .O(\dac_dds_phase_0_1[14]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[14]_i_4__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I1(dac_dds_phase_0_1_reg[14]),
        .I2(E),
        .I3(dac_dds_init_2_s[14]),
        .O(\dac_dds_phase_0_1[14]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[2]_i_1__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(dac_dds_phase_0_1_reg[2]),
        .I2(E),
        .I3(dac_dds_init_2_s[2]),
        .O(\dac_dds_incr_1_reg[2] ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[3]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I1(dac_dds_phase_0_1_reg[5]),
        .I2(E),
        .I3(dac_dds_init_2_s[5]),
        .O(\dac_dds_phase_0_1[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[3]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I1(dac_dds_phase_0_1_reg[4]),
        .I2(E),
        .I3(dac_dds_init_2_s[4]),
        .O(\dac_dds_phase_0_1[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[3]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I1(dac_dds_phase_0_1_reg[3]),
        .I2(E),
        .I3(dac_dds_init_2_s[3]),
        .O(\dac_dds_phase_0_1[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[3]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(dac_dds_phase_0_1_reg[2]),
        .I2(E),
        .I3(dac_dds_init_2_s[2]),
        .O(\dac_dds_phase_0_1[3]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[6]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I1(dac_dds_phase_0_1_reg[9]),
        .I2(E),
        .I3(dac_dds_init_2_s[9]),
        .O(\dac_dds_phase_0_1[6]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[6]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I1(dac_dds_phase_0_1_reg[8]),
        .I2(E),
        .I3(dac_dds_init_2_s[8]),
        .O(\dac_dds_phase_0_1[6]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[6]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I1(dac_dds_phase_0_1_reg[7]),
        .I2(E),
        .I3(dac_dds_init_2_s[7]),
        .O(\dac_dds_phase_0_1[6]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[6]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I1(dac_dds_phase_0_1_reg[6]),
        .I2(E),
        .I3(dac_dds_init_2_s[6]),
        .O(\dac_dds_phase_0_1[6]_i_9__0_n_0 ));
  CARRY4 \dac_dds_phase_0_1_reg[10]_i_1__0 
       (.CI(\dac_dds_phase_0_1_reg[6]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_0_1_reg[10]_i_1__0_n_0 ,\dac_dds_phase_0_1_reg[10]_i_1__0_n_1 ,\dac_dds_phase_0_1_reg[10]_i_1__0_n_2 ,\dac_dds_phase_0_1_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_1_reg[13] ),
        .O(\dac_dds_incr_1_reg[13] ),
        .S({\dac_dds_phase_0_1[10]_i_6__0_n_0 ,\dac_dds_phase_0_1[10]_i_7__0_n_0 ,\dac_dds_phase_0_1[10]_i_8__0_n_0 ,\dac_dds_phase_0_1[10]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_0_1_reg[14]_i_1__0 
       (.CI(\dac_dds_phase_0_1_reg[10]_i_1__0_n_0 ),
        .CO({\NLW_dac_dds_phase_0_1_reg[14]_i_1__0_CO_UNCONNECTED [3:1],\dac_dds_phase_0_1_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dac_dds_phase_0_1_reg[15] }),
        .O({\NLW_dac_dds_phase_0_1_reg[14]_i_1__0_O_UNCONNECTED [3:2],\dac_dds_incr_1_reg[14] }),
        .S({1'b0,1'b0,\dac_dds_phase_0_1[14]_i_3__0_n_0 ,\dac_dds_phase_0_1[14]_i_4__0_n_0 }));
  CARRY4 \dac_dds_phase_0_1_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\dac_dds_phase_0_1_reg[3]_i_1__0_n_0 ,\dac_dds_phase_0_1_reg[3]_i_1__0_n_1 ,\dac_dds_phase_0_1_reg[3]_i_1__0_n_2 ,\dac_dds_phase_0_1_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_1_reg[5] ),
        .O({\dac_dds_incr_1_reg[5] ,\NLW_dac_dds_phase_0_1_reg[3]_i_1__0_O_UNCONNECTED [0]}),
        .S({\dac_dds_phase_0_1[3]_i_6__0_n_0 ,\dac_dds_phase_0_1[3]_i_7__0_n_0 ,\dac_dds_phase_0_1[3]_i_8__0_n_0 ,\dac_dds_phase_0_1[3]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_0_1_reg[6]_i_1__0 
       (.CI(\dac_dds_phase_0_1_reg[3]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_0_1_reg[6]_i_1__0_n_0 ,\dac_dds_phase_0_1_reg[6]_i_1__0_n_1 ,\dac_dds_phase_0_1_reg[6]_i_1__0_n_2 ,\dac_dds_phase_0_1_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_1_reg[9] ),
        .O(\dac_dds_incr_1_reg[9] ),
        .S({\dac_dds_phase_0_1[6]_i_6__0_n_0 ,\dac_dds_phase_0_1[6]_i_7__0_n_0 ,\dac_dds_phase_0_1[6]_i_8__0_n_0 ,\dac_dds_phase_0_1[6]_i_9__0_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[0]_i_2__0 
       (.I0(Q[35]),
        .I1(\dac_dds_phase_3_0_reg[15] [1]),
        .I2(E),
        .O(\dac_dds_phase_1_0[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[0]_i_3__0 
       (.I0(Q[34]),
        .I1(\dac_dds_phase_3_0_reg[15] [0]),
        .I2(E),
        .O(\dac_dds_phase_1_0[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[0]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [1]),
        .I1(Q[35]),
        .I2(dac_dds_phase_1_0_reg[3]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[3]),
        .O(\dac_dds_phase_1_0[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[0]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(Q[34]),
        .I2(dac_dds_phase_1_0_reg[2]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[2]),
        .O(\dac_dds_phase_1_0[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_1_0[0]_i_8__0 
       (.I0(Q[33]),
        .I1(dac_dds_phase_1_0_reg[1]),
        .I2(E),
        .I3(dac_dds_phase_0_0_reg[1]),
        .O(\dac_dds_phase_1_0[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_1_0[0]_i_9__0 
       (.I0(Q[32]),
        .I1(dac_dds_phase_1_0_reg[0]),
        .I2(E),
        .I3(dac_dds_phase_0_0_reg[0]),
        .O(\dac_dds_phase_1_0[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[12]_i_2__0 
       (.I0(dac_dds_incr_1_s[14]),
        .I1(\dac_dds_phase_3_0_reg[15] [12]),
        .I2(E),
        .O(\dac_dds_phase_1_0[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[12]_i_3__0 
       (.I0(Q[45]),
        .I1(\dac_dds_phase_3_0_reg[15] [11]),
        .I2(E),
        .O(\dac_dds_phase_1_0[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[12]_i_4__0 
       (.I0(Q[44]),
        .I1(\dac_dds_phase_3_0_reg[15] [10]),
        .I2(E),
        .O(\dac_dds_phase_1_0[12]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[12]_i_5__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [13]),
        .I1(dac_dds_incr_1_s[15]),
        .I2(dac_dds_phase_1_0_reg__0),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg__0),
        .O(\dac_dds_phase_1_0[12]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[12]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [12]),
        .I1(dac_dds_incr_1_s[14]),
        .I2(dac_dds_phase_1_0_reg[14]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[14]),
        .O(\dac_dds_phase_1_0[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[12]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [11]),
        .I1(Q[45]),
        .I2(dac_dds_phase_1_0_reg[13]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[13]),
        .O(\dac_dds_phase_1_0[12]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[12]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [10]),
        .I1(Q[44]),
        .I2(dac_dds_phase_1_0_reg[12]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[12]),
        .O(\dac_dds_phase_1_0[12]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[4]_i_2__0 
       (.I0(Q[39]),
        .I1(\dac_dds_phase_3_0_reg[15] [5]),
        .I2(E),
        .O(\dac_dds_phase_1_0[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[4]_i_3__0 
       (.I0(Q[38]),
        .I1(\dac_dds_phase_3_0_reg[15] [4]),
        .I2(E),
        .O(\dac_dds_phase_1_0[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[4]_i_4__0 
       (.I0(Q[37]),
        .I1(\dac_dds_phase_3_0_reg[15] [3]),
        .I2(E),
        .O(\dac_dds_phase_1_0[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[4]_i_5__0 
       (.I0(Q[36]),
        .I1(\dac_dds_phase_3_0_reg[15] [2]),
        .I2(E),
        .O(\dac_dds_phase_1_0[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[4]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [5]),
        .I1(Q[39]),
        .I2(dac_dds_phase_1_0_reg[7]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[7]),
        .O(\dac_dds_phase_1_0[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[4]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [4]),
        .I1(Q[38]),
        .I2(dac_dds_phase_1_0_reg[6]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[6]),
        .O(\dac_dds_phase_1_0[4]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[4]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [3]),
        .I1(Q[37]),
        .I2(dac_dds_phase_1_0_reg[5]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[5]),
        .O(\dac_dds_phase_1_0[4]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[4]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [2]),
        .I1(Q[36]),
        .I2(dac_dds_phase_1_0_reg[4]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[4]),
        .O(\dac_dds_phase_1_0[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[8]_i_2__0 
       (.I0(Q[43]),
        .I1(\dac_dds_phase_3_0_reg[15] [9]),
        .I2(E),
        .O(\dac_dds_phase_1_0[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[8]_i_3__0 
       (.I0(Q[42]),
        .I1(\dac_dds_phase_3_0_reg[15] [8]),
        .I2(E),
        .O(\dac_dds_phase_1_0[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[8]_i_4__0 
       (.I0(Q[41]),
        .I1(\dac_dds_phase_3_0_reg[15] [7]),
        .I2(E),
        .O(\dac_dds_phase_1_0[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[8]_i_5__0 
       (.I0(Q[40]),
        .I1(\dac_dds_phase_3_0_reg[15] [6]),
        .I2(E),
        .O(\dac_dds_phase_1_0[8]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[8]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [9]),
        .I1(Q[43]),
        .I2(dac_dds_phase_1_0_reg[11]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[11]),
        .O(\dac_dds_phase_1_0[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[8]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [8]),
        .I1(Q[42]),
        .I2(dac_dds_phase_1_0_reg[10]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[10]),
        .O(\dac_dds_phase_1_0[8]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[8]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [7]),
        .I1(Q[41]),
        .I2(dac_dds_phase_1_0_reg[9]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[9]),
        .O(\dac_dds_phase_1_0[8]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[8]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [6]),
        .I1(Q[40]),
        .I2(dac_dds_phase_1_0_reg[8]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[8]),
        .O(\dac_dds_phase_1_0[8]_i_9__0_n_0 ));
  CARRY4 \dac_dds_phase_1_0_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\dac_dds_phase_1_0_reg[0]_i_1__0_n_0 ,\dac_dds_phase_1_0_reg[0]_i_1__0_n_1 ,\dac_dds_phase_1_0_reg[0]_i_1__0_n_2 ,\dac_dds_phase_1_0_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_0[0]_i_2__0_n_0 ,\dac_dds_phase_1_0[0]_i_3__0_n_0 ,\dac_dds_phase_1_0_reg[3] }),
        .O(\d_data_cntrl_reg[87]_0 ),
        .S({\dac_dds_phase_1_0[0]_i_6__0_n_0 ,\dac_dds_phase_1_0[0]_i_7__0_n_0 ,\dac_dds_phase_1_0[0]_i_8__0_n_0 ,\dac_dds_phase_1_0[0]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_1_0_reg[12]_i_1__0 
       (.CI(\dac_dds_phase_1_0_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_dac_dds_phase_1_0_reg[12]_i_1__0_CO_UNCONNECTED [3],\dac_dds_phase_1_0_reg[12]_i_1__0_n_1 ,\dac_dds_phase_1_0_reg[12]_i_1__0_n_2 ,\dac_dds_phase_1_0_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_1_0[12]_i_2__0_n_0 ,\dac_dds_phase_1_0[12]_i_3__0_n_0 ,\dac_dds_phase_1_0[12]_i_4__0_n_0 }),
        .O(\d_data_cntrl_reg[98]_0 ),
        .S({\dac_dds_phase_1_0[12]_i_5__0_n_0 ,\dac_dds_phase_1_0[12]_i_6__0_n_0 ,\dac_dds_phase_1_0[12]_i_7__0_n_0 ,\dac_dds_phase_1_0[12]_i_8__0_n_0 }));
  CARRY4 \dac_dds_phase_1_0_reg[4]_i_1__0 
       (.CI(\dac_dds_phase_1_0_reg[0]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_1_0_reg[4]_i_1__0_n_0 ,\dac_dds_phase_1_0_reg[4]_i_1__0_n_1 ,\dac_dds_phase_1_0_reg[4]_i_1__0_n_2 ,\dac_dds_phase_1_0_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_0[4]_i_2__0_n_0 ,\dac_dds_phase_1_0[4]_i_3__0_n_0 ,\dac_dds_phase_1_0[4]_i_4__0_n_0 ,\dac_dds_phase_1_0[4]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[91]_0 ),
        .S({\dac_dds_phase_1_0[4]_i_6__0_n_0 ,\dac_dds_phase_1_0[4]_i_7__0_n_0 ,\dac_dds_phase_1_0[4]_i_8__0_n_0 ,\dac_dds_phase_1_0[4]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_1_0_reg[8]_i_1__0 
       (.CI(\dac_dds_phase_1_0_reg[4]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_1_0_reg[8]_i_1__0_n_0 ,\dac_dds_phase_1_0_reg[8]_i_1__0_n_1 ,\dac_dds_phase_1_0_reg[8]_i_1__0_n_2 ,\dac_dds_phase_1_0_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_0[8]_i_2__0_n_0 ,\dac_dds_phase_1_0[8]_i_3__0_n_0 ,\dac_dds_phase_1_0[8]_i_4__0_n_0 ,\dac_dds_phase_1_0[8]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[95]_0 ),
        .S({\dac_dds_phase_1_0[8]_i_6__0_n_0 ,\dac_dds_phase_1_0[8]_i_7__0_n_0 ,\dac_dds_phase_1_0[8]_i_8__0_n_0 ,\dac_dds_phase_1_0[8]_i_9__0_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[0]_i_2__0 
       (.I0(Q[3]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I2(E),
        .O(\dac_dds_phase_1_1[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[0]_i_3__0 
       (.I0(Q[2]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I2(E),
        .O(\dac_dds_phase_1_1[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[0]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I1(Q[3]),
        .I2(dac_dds_phase_1_1_reg[3]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[3]),
        .O(\dac_dds_phase_1_1[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[0]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(Q[2]),
        .I2(dac_dds_phase_1_1_reg[2]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[2]),
        .O(\dac_dds_phase_1_1[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_1_1[0]_i_8__0 
       (.I0(Q[1]),
        .I1(dac_dds_phase_1_1_reg[1]),
        .I2(E),
        .I3(dac_dds_phase_0_1_reg[1]),
        .O(\dac_dds_phase_1_1[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_1_1[0]_i_9__0 
       (.I0(Q[0]),
        .I1(dac_dds_phase_1_1_reg[0]),
        .I2(E),
        .I3(dac_dds_phase_0_1_reg[0]),
        .O(\dac_dds_phase_1_1[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[12]_i_2__0 
       (.I0(dac_dds_incr_2_s[14]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I2(E),
        .O(\dac_dds_phase_1_1[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[12]_i_3__0 
       (.I0(Q[13]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I2(E),
        .O(\dac_dds_phase_1_1[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[12]_i_4__0 
       (.I0(Q[12]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I2(E),
        .O(\dac_dds_phase_1_1[12]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[12]_i_5__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [13]),
        .I1(dac_dds_incr_2_s[15]),
        .I2(dac_dds_phase_1_1_reg__0),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg__0),
        .O(\dac_dds_phase_1_1[12]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[12]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I1(dac_dds_incr_2_s[14]),
        .I2(dac_dds_phase_1_1_reg[14]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[14]),
        .O(\dac_dds_phase_1_1[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[12]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I1(Q[13]),
        .I2(dac_dds_phase_1_1_reg[13]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[13]),
        .O(\dac_dds_phase_1_1[12]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[12]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I1(Q[12]),
        .I2(dac_dds_phase_1_1_reg[12]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[12]),
        .O(\dac_dds_phase_1_1[12]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[4]_i_2__0 
       (.I0(Q[7]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I2(E),
        .O(\dac_dds_phase_1_1[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[4]_i_3__0 
       (.I0(Q[6]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I2(E),
        .O(\dac_dds_phase_1_1[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[4]_i_4__0 
       (.I0(Q[5]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I2(E),
        .O(\dac_dds_phase_1_1[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[4]_i_5__0 
       (.I0(Q[4]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I2(E),
        .O(\dac_dds_phase_1_1[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[4]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I1(Q[7]),
        .I2(dac_dds_phase_1_1_reg[7]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[7]),
        .O(\dac_dds_phase_1_1[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[4]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(dac_dds_phase_1_1_reg[6]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[6]),
        .O(\dac_dds_phase_1_1[4]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[4]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I1(Q[5]),
        .I2(dac_dds_phase_1_1_reg[5]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[5]),
        .O(\dac_dds_phase_1_1[4]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[4]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I1(Q[4]),
        .I2(dac_dds_phase_1_1_reg[4]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[4]),
        .O(\dac_dds_phase_1_1[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[8]_i_2__0 
       (.I0(Q[11]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I2(E),
        .O(\dac_dds_phase_1_1[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[8]_i_3__0 
       (.I0(Q[10]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I2(E),
        .O(\dac_dds_phase_1_1[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[8]_i_4__0 
       (.I0(Q[9]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I2(E),
        .O(\dac_dds_phase_1_1[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[8]_i_5__0 
       (.I0(Q[8]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I2(E),
        .O(\dac_dds_phase_1_1[8]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[8]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I1(Q[11]),
        .I2(dac_dds_phase_1_1_reg[11]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[11]),
        .O(\dac_dds_phase_1_1[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[8]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I1(Q[10]),
        .I2(dac_dds_phase_1_1_reg[10]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[10]),
        .O(\dac_dds_phase_1_1[8]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[8]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I1(Q[9]),
        .I2(dac_dds_phase_1_1_reg[9]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[9]),
        .O(\dac_dds_phase_1_1[8]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[8]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I1(Q[8]),
        .I2(dac_dds_phase_1_1_reg[8]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[8]),
        .O(\dac_dds_phase_1_1[8]_i_9__0_n_0 ));
  CARRY4 \dac_dds_phase_1_1_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\dac_dds_phase_1_1_reg[0]_i_1__0_n_0 ,\dac_dds_phase_1_1_reg[0]_i_1__0_n_1 ,\dac_dds_phase_1_1_reg[0]_i_1__0_n_2 ,\dac_dds_phase_1_1_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_1[0]_i_2__0_n_0 ,\dac_dds_phase_1_1[0]_i_3__0_n_0 ,\dac_dds_phase_1_1_reg[3] }),
        .O(\d_data_cntrl_reg[39]_0 ),
        .S({\dac_dds_phase_1_1[0]_i_6__0_n_0 ,\dac_dds_phase_1_1[0]_i_7__0_n_0 ,\dac_dds_phase_1_1[0]_i_8__0_n_0 ,\dac_dds_phase_1_1[0]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_1_1_reg[12]_i_1__0 
       (.CI(\dac_dds_phase_1_1_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_dac_dds_phase_1_1_reg[12]_i_1__0_CO_UNCONNECTED [3],\dac_dds_phase_1_1_reg[12]_i_1__0_n_1 ,\dac_dds_phase_1_1_reg[12]_i_1__0_n_2 ,\dac_dds_phase_1_1_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_1_1[12]_i_2__0_n_0 ,\dac_dds_phase_1_1[12]_i_3__0_n_0 ,\dac_dds_phase_1_1[12]_i_4__0_n_0 }),
        .O(\d_data_cntrl_reg[50]_0 ),
        .S({\dac_dds_phase_1_1[12]_i_5__0_n_0 ,\dac_dds_phase_1_1[12]_i_6__0_n_0 ,\dac_dds_phase_1_1[12]_i_7__0_n_0 ,\dac_dds_phase_1_1[12]_i_8__0_n_0 }));
  CARRY4 \dac_dds_phase_1_1_reg[4]_i_1__0 
       (.CI(\dac_dds_phase_1_1_reg[0]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_1_1_reg[4]_i_1__0_n_0 ,\dac_dds_phase_1_1_reg[4]_i_1__0_n_1 ,\dac_dds_phase_1_1_reg[4]_i_1__0_n_2 ,\dac_dds_phase_1_1_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_1[4]_i_2__0_n_0 ,\dac_dds_phase_1_1[4]_i_3__0_n_0 ,\dac_dds_phase_1_1[4]_i_4__0_n_0 ,\dac_dds_phase_1_1[4]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[43]_0 ),
        .S({\dac_dds_phase_1_1[4]_i_6__0_n_0 ,\dac_dds_phase_1_1[4]_i_7__0_n_0 ,\dac_dds_phase_1_1[4]_i_8__0_n_0 ,\dac_dds_phase_1_1[4]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_1_1_reg[8]_i_1__0 
       (.CI(\dac_dds_phase_1_1_reg[4]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_1_1_reg[8]_i_1__0_n_0 ,\dac_dds_phase_1_1_reg[8]_i_1__0_n_1 ,\dac_dds_phase_1_1_reg[8]_i_1__0_n_2 ,\dac_dds_phase_1_1_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_1[8]_i_2__0_n_0 ,\dac_dds_phase_1_1[8]_i_3__0_n_0 ,\dac_dds_phase_1_1[8]_i_4__0_n_0 ,\dac_dds_phase_1_1[8]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[47]_0 ),
        .S({\dac_dds_phase_1_1[8]_i_6__0_n_0 ,\dac_dds_phase_1_1[8]_i_7__0_n_0 ,\dac_dds_phase_1_1[8]_i_8__0_n_0 ,\dac_dds_phase_1_1[8]_i_9__0_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[0]_i_2__0 
       (.I0(Q[35]),
        .I1(\dac_dds_phase_3_0_reg[15] [1]),
        .I2(E),
        .O(\dac_dds_phase_2_0[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[0]_i_3__0 
       (.I0(Q[34]),
        .I1(\dac_dds_phase_3_0_reg[15] [0]),
        .I2(E),
        .O(\dac_dds_phase_2_0[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[0]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [1]),
        .I1(Q[35]),
        .I2(dac_dds_phase_2_0_reg[3]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[3]),
        .O(\dac_dds_phase_2_0[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[0]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(Q[34]),
        .I2(dac_dds_phase_2_0_reg[2]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[2]),
        .O(\dac_dds_phase_2_0[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_2_0[0]_i_8__0 
       (.I0(Q[33]),
        .I1(dac_dds_phase_2_0_reg[1]),
        .I2(E),
        .I3(dac_dds_phase_1_0_reg[1]),
        .O(\dac_dds_phase_2_0[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_2_0[0]_i_9__0 
       (.I0(Q[32]),
        .I1(dac_dds_phase_2_0_reg[0]),
        .I2(E),
        .I3(dac_dds_phase_1_0_reg[0]),
        .O(\dac_dds_phase_2_0[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[12]_i_2__0 
       (.I0(dac_dds_incr_1_s[14]),
        .I1(\dac_dds_phase_3_0_reg[15] [12]),
        .I2(E),
        .O(\dac_dds_phase_2_0[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[12]_i_3__0 
       (.I0(Q[45]),
        .I1(\dac_dds_phase_3_0_reg[15] [11]),
        .I2(E),
        .O(\dac_dds_phase_2_0[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[12]_i_4__0 
       (.I0(Q[44]),
        .I1(\dac_dds_phase_3_0_reg[15] [10]),
        .I2(E),
        .O(\dac_dds_phase_2_0[12]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[12]_i_5__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [13]),
        .I1(dac_dds_incr_1_s[15]),
        .I2(dac_dds_phase_2_0_reg__0),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg__0),
        .O(\dac_dds_phase_2_0[12]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[12]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [12]),
        .I1(dac_dds_incr_1_s[14]),
        .I2(dac_dds_phase_2_0_reg[14]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[14]),
        .O(\dac_dds_phase_2_0[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[12]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [11]),
        .I1(Q[45]),
        .I2(dac_dds_phase_2_0_reg[13]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[13]),
        .O(\dac_dds_phase_2_0[12]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[12]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [10]),
        .I1(Q[44]),
        .I2(dac_dds_phase_2_0_reg[12]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[12]),
        .O(\dac_dds_phase_2_0[12]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[4]_i_2__0 
       (.I0(Q[39]),
        .I1(\dac_dds_phase_3_0_reg[15] [5]),
        .I2(E),
        .O(\dac_dds_phase_2_0[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[4]_i_3__0 
       (.I0(Q[38]),
        .I1(\dac_dds_phase_3_0_reg[15] [4]),
        .I2(E),
        .O(\dac_dds_phase_2_0[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[4]_i_4__0 
       (.I0(Q[37]),
        .I1(\dac_dds_phase_3_0_reg[15] [3]),
        .I2(E),
        .O(\dac_dds_phase_2_0[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[4]_i_5__0 
       (.I0(Q[36]),
        .I1(\dac_dds_phase_3_0_reg[15] [2]),
        .I2(E),
        .O(\dac_dds_phase_2_0[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[4]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [5]),
        .I1(Q[39]),
        .I2(dac_dds_phase_2_0_reg[7]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[7]),
        .O(\dac_dds_phase_2_0[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[4]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [4]),
        .I1(Q[38]),
        .I2(dac_dds_phase_2_0_reg[6]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[6]),
        .O(\dac_dds_phase_2_0[4]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[4]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [3]),
        .I1(Q[37]),
        .I2(dac_dds_phase_2_0_reg[5]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[5]),
        .O(\dac_dds_phase_2_0[4]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[4]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [2]),
        .I1(Q[36]),
        .I2(dac_dds_phase_2_0_reg[4]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[4]),
        .O(\dac_dds_phase_2_0[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[8]_i_2__0 
       (.I0(Q[43]),
        .I1(\dac_dds_phase_3_0_reg[15] [9]),
        .I2(E),
        .O(\dac_dds_phase_2_0[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[8]_i_3__0 
       (.I0(Q[42]),
        .I1(\dac_dds_phase_3_0_reg[15] [8]),
        .I2(E),
        .O(\dac_dds_phase_2_0[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[8]_i_4__0 
       (.I0(Q[41]),
        .I1(\dac_dds_phase_3_0_reg[15] [7]),
        .I2(E),
        .O(\dac_dds_phase_2_0[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[8]_i_5__0 
       (.I0(Q[40]),
        .I1(\dac_dds_phase_3_0_reg[15] [6]),
        .I2(E),
        .O(\dac_dds_phase_2_0[8]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[8]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [9]),
        .I1(Q[43]),
        .I2(dac_dds_phase_2_0_reg[11]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[11]),
        .O(\dac_dds_phase_2_0[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[8]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [8]),
        .I1(Q[42]),
        .I2(dac_dds_phase_2_0_reg[10]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[10]),
        .O(\dac_dds_phase_2_0[8]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[8]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [7]),
        .I1(Q[41]),
        .I2(dac_dds_phase_2_0_reg[9]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[9]),
        .O(\dac_dds_phase_2_0[8]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[8]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [6]),
        .I1(Q[40]),
        .I2(dac_dds_phase_2_0_reg[8]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[8]),
        .O(\dac_dds_phase_2_0[8]_i_9__0_n_0 ));
  CARRY4 \dac_dds_phase_2_0_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\dac_dds_phase_2_0_reg[0]_i_1__0_n_0 ,\dac_dds_phase_2_0_reg[0]_i_1__0_n_1 ,\dac_dds_phase_2_0_reg[0]_i_1__0_n_2 ,\dac_dds_phase_2_0_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_0[0]_i_2__0_n_0 ,\dac_dds_phase_2_0[0]_i_3__0_n_0 ,\dac_dds_phase_2_0_reg[3] }),
        .O(\d_data_cntrl_reg[87]_1 ),
        .S({\dac_dds_phase_2_0[0]_i_6__0_n_0 ,\dac_dds_phase_2_0[0]_i_7__0_n_0 ,\dac_dds_phase_2_0[0]_i_8__0_n_0 ,\dac_dds_phase_2_0[0]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_2_0_reg[12]_i_1__0 
       (.CI(\dac_dds_phase_2_0_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_dac_dds_phase_2_0_reg[12]_i_1__0_CO_UNCONNECTED [3],\dac_dds_phase_2_0_reg[12]_i_1__0_n_1 ,\dac_dds_phase_2_0_reg[12]_i_1__0_n_2 ,\dac_dds_phase_2_0_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_2_0[12]_i_2__0_n_0 ,\dac_dds_phase_2_0[12]_i_3__0_n_0 ,\dac_dds_phase_2_0[12]_i_4__0_n_0 }),
        .O(\d_data_cntrl_reg[98]_1 ),
        .S({\dac_dds_phase_2_0[12]_i_5__0_n_0 ,\dac_dds_phase_2_0[12]_i_6__0_n_0 ,\dac_dds_phase_2_0[12]_i_7__0_n_0 ,\dac_dds_phase_2_0[12]_i_8__0_n_0 }));
  CARRY4 \dac_dds_phase_2_0_reg[4]_i_1__0 
       (.CI(\dac_dds_phase_2_0_reg[0]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_2_0_reg[4]_i_1__0_n_0 ,\dac_dds_phase_2_0_reg[4]_i_1__0_n_1 ,\dac_dds_phase_2_0_reg[4]_i_1__0_n_2 ,\dac_dds_phase_2_0_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_0[4]_i_2__0_n_0 ,\dac_dds_phase_2_0[4]_i_3__0_n_0 ,\dac_dds_phase_2_0[4]_i_4__0_n_0 ,\dac_dds_phase_2_0[4]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[91]_1 ),
        .S({\dac_dds_phase_2_0[4]_i_6__0_n_0 ,\dac_dds_phase_2_0[4]_i_7__0_n_0 ,\dac_dds_phase_2_0[4]_i_8__0_n_0 ,\dac_dds_phase_2_0[4]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_2_0_reg[8]_i_1__0 
       (.CI(\dac_dds_phase_2_0_reg[4]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_2_0_reg[8]_i_1__0_n_0 ,\dac_dds_phase_2_0_reg[8]_i_1__0_n_1 ,\dac_dds_phase_2_0_reg[8]_i_1__0_n_2 ,\dac_dds_phase_2_0_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_0[8]_i_2__0_n_0 ,\dac_dds_phase_2_0[8]_i_3__0_n_0 ,\dac_dds_phase_2_0[8]_i_4__0_n_0 ,\dac_dds_phase_2_0[8]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[95]_1 ),
        .S({\dac_dds_phase_2_0[8]_i_6__0_n_0 ,\dac_dds_phase_2_0[8]_i_7__0_n_0 ,\dac_dds_phase_2_0[8]_i_8__0_n_0 ,\dac_dds_phase_2_0[8]_i_9__0_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[0]_i_2__0 
       (.I0(Q[3]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I2(E),
        .O(\dac_dds_phase_2_1[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[0]_i_3__0 
       (.I0(Q[2]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I2(E),
        .O(\dac_dds_phase_2_1[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[0]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I1(Q[3]),
        .I2(dac_dds_phase_2_1_reg[3]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[3]),
        .O(\dac_dds_phase_2_1[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[0]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(Q[2]),
        .I2(dac_dds_phase_2_1_reg[2]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[2]),
        .O(\dac_dds_phase_2_1[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_2_1[0]_i_8__0 
       (.I0(Q[1]),
        .I1(dac_dds_phase_2_1_reg[1]),
        .I2(E),
        .I3(dac_dds_phase_1_1_reg[1]),
        .O(\dac_dds_phase_2_1[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_2_1[0]_i_9__0 
       (.I0(Q[0]),
        .I1(dac_dds_phase_2_1_reg[0]),
        .I2(E),
        .I3(dac_dds_phase_1_1_reg[0]),
        .O(\dac_dds_phase_2_1[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[12]_i_2__0 
       (.I0(dac_dds_incr_2_s[14]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I2(E),
        .O(\dac_dds_phase_2_1[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[12]_i_3__0 
       (.I0(Q[13]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I2(E),
        .O(\dac_dds_phase_2_1[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[12]_i_4__0 
       (.I0(Q[12]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I2(E),
        .O(\dac_dds_phase_2_1[12]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[12]_i_5__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [13]),
        .I1(dac_dds_incr_2_s[15]),
        .I2(dac_dds_phase_2_1_reg__0),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg__0),
        .O(\dac_dds_phase_2_1[12]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[12]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I1(dac_dds_incr_2_s[14]),
        .I2(dac_dds_phase_2_1_reg[14]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[14]),
        .O(\dac_dds_phase_2_1[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[12]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I1(Q[13]),
        .I2(dac_dds_phase_2_1_reg[13]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[13]),
        .O(\dac_dds_phase_2_1[12]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[12]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I1(Q[12]),
        .I2(dac_dds_phase_2_1_reg[12]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[12]),
        .O(\dac_dds_phase_2_1[12]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[4]_i_2__0 
       (.I0(Q[7]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I2(E),
        .O(\dac_dds_phase_2_1[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[4]_i_3__0 
       (.I0(Q[6]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I2(E),
        .O(\dac_dds_phase_2_1[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[4]_i_4__0 
       (.I0(Q[5]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I2(E),
        .O(\dac_dds_phase_2_1[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[4]_i_5__0 
       (.I0(Q[4]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I2(E),
        .O(\dac_dds_phase_2_1[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[4]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I1(Q[7]),
        .I2(dac_dds_phase_2_1_reg[7]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[7]),
        .O(\dac_dds_phase_2_1[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[4]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(dac_dds_phase_2_1_reg[6]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[6]),
        .O(\dac_dds_phase_2_1[4]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[4]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I1(Q[5]),
        .I2(dac_dds_phase_2_1_reg[5]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[5]),
        .O(\dac_dds_phase_2_1[4]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[4]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I1(Q[4]),
        .I2(dac_dds_phase_2_1_reg[4]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[4]),
        .O(\dac_dds_phase_2_1[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[8]_i_2__0 
       (.I0(Q[11]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I2(E),
        .O(\dac_dds_phase_2_1[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[8]_i_3__0 
       (.I0(Q[10]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I2(E),
        .O(\dac_dds_phase_2_1[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[8]_i_4__0 
       (.I0(Q[9]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I2(E),
        .O(\dac_dds_phase_2_1[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[8]_i_5__0 
       (.I0(Q[8]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I2(E),
        .O(\dac_dds_phase_2_1[8]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[8]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I1(Q[11]),
        .I2(dac_dds_phase_2_1_reg[11]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[11]),
        .O(\dac_dds_phase_2_1[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[8]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I1(Q[10]),
        .I2(dac_dds_phase_2_1_reg[10]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[10]),
        .O(\dac_dds_phase_2_1[8]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[8]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I1(Q[9]),
        .I2(dac_dds_phase_2_1_reg[9]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[9]),
        .O(\dac_dds_phase_2_1[8]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[8]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I1(Q[8]),
        .I2(dac_dds_phase_2_1_reg[8]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[8]),
        .O(\dac_dds_phase_2_1[8]_i_9__0_n_0 ));
  CARRY4 \dac_dds_phase_2_1_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\dac_dds_phase_2_1_reg[0]_i_1__0_n_0 ,\dac_dds_phase_2_1_reg[0]_i_1__0_n_1 ,\dac_dds_phase_2_1_reg[0]_i_1__0_n_2 ,\dac_dds_phase_2_1_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_1[0]_i_2__0_n_0 ,\dac_dds_phase_2_1[0]_i_3__0_n_0 ,\dac_dds_phase_2_1_reg[3] }),
        .O(\d_data_cntrl_reg[39]_1 ),
        .S({\dac_dds_phase_2_1[0]_i_6__0_n_0 ,\dac_dds_phase_2_1[0]_i_7__0_n_0 ,\dac_dds_phase_2_1[0]_i_8__0_n_0 ,\dac_dds_phase_2_1[0]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_2_1_reg[12]_i_1__0 
       (.CI(\dac_dds_phase_2_1_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_dac_dds_phase_2_1_reg[12]_i_1__0_CO_UNCONNECTED [3],\dac_dds_phase_2_1_reg[12]_i_1__0_n_1 ,\dac_dds_phase_2_1_reg[12]_i_1__0_n_2 ,\dac_dds_phase_2_1_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_2_1[12]_i_2__0_n_0 ,\dac_dds_phase_2_1[12]_i_3__0_n_0 ,\dac_dds_phase_2_1[12]_i_4__0_n_0 }),
        .O(\d_data_cntrl_reg[50]_1 ),
        .S({\dac_dds_phase_2_1[12]_i_5__0_n_0 ,\dac_dds_phase_2_1[12]_i_6__0_n_0 ,\dac_dds_phase_2_1[12]_i_7__0_n_0 ,\dac_dds_phase_2_1[12]_i_8__0_n_0 }));
  CARRY4 \dac_dds_phase_2_1_reg[4]_i_1__0 
       (.CI(\dac_dds_phase_2_1_reg[0]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_2_1_reg[4]_i_1__0_n_0 ,\dac_dds_phase_2_1_reg[4]_i_1__0_n_1 ,\dac_dds_phase_2_1_reg[4]_i_1__0_n_2 ,\dac_dds_phase_2_1_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_1[4]_i_2__0_n_0 ,\dac_dds_phase_2_1[4]_i_3__0_n_0 ,\dac_dds_phase_2_1[4]_i_4__0_n_0 ,\dac_dds_phase_2_1[4]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[43]_1 ),
        .S({\dac_dds_phase_2_1[4]_i_6__0_n_0 ,\dac_dds_phase_2_1[4]_i_7__0_n_0 ,\dac_dds_phase_2_1[4]_i_8__0_n_0 ,\dac_dds_phase_2_1[4]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_2_1_reg[8]_i_1__0 
       (.CI(\dac_dds_phase_2_1_reg[4]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_2_1_reg[8]_i_1__0_n_0 ,\dac_dds_phase_2_1_reg[8]_i_1__0_n_1 ,\dac_dds_phase_2_1_reg[8]_i_1__0_n_2 ,\dac_dds_phase_2_1_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_1[8]_i_2__0_n_0 ,\dac_dds_phase_2_1[8]_i_3__0_n_0 ,\dac_dds_phase_2_1[8]_i_4__0_n_0 ,\dac_dds_phase_2_1[8]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[47]_1 ),
        .S({\dac_dds_phase_2_1[8]_i_6__0_n_0 ,\dac_dds_phase_2_1[8]_i_7__0_n_0 ,\dac_dds_phase_2_1[8]_i_8__0_n_0 ,\dac_dds_phase_2_1[8]_i_9__0_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[0]_i_2__0 
       (.I0(Q[35]),
        .I1(\dac_dds_phase_3_0_reg[15] [1]),
        .I2(E),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[0]_i_3__0 
       (.I0(Q[34]),
        .I1(\dac_dds_phase_3_0_reg[15] [0]),
        .I2(E),
        .O(in[2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[0]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [1]),
        .I1(Q[35]),
        .I2(A[3]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[3]),
        .O(\dac_dds_phase_3_0[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[0]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(Q[34]),
        .I2(A[2]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[2]),
        .O(\dac_dds_phase_3_0[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_3_0[0]_i_8__0 
       (.I0(Q[33]),
        .I1(A[1]),
        .I2(E),
        .I3(dac_dds_phase_2_0_reg[1]),
        .O(\dac_dds_phase_3_0[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_3_0[0]_i_9__0 
       (.I0(Q[32]),
        .I1(A[0]),
        .I2(E),
        .I3(dac_dds_phase_2_0_reg[0]),
        .O(\dac_dds_phase_3_0[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[12]_i_2__0 
       (.I0(dac_dds_incr_1_s[14]),
        .I1(\dac_dds_phase_3_0_reg[15] [12]),
        .I2(E),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[12]_i_3__0 
       (.I0(Q[45]),
        .I1(\dac_dds_phase_3_0_reg[15] [11]),
        .I2(E),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[12]_i_4__0 
       (.I0(Q[44]),
        .I1(\dac_dds_phase_3_0_reg[15] [10]),
        .I2(E),
        .O(in[12]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[12]_i_5__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [13]),
        .I1(dac_dds_incr_1_s[15]),
        .I2(dac_dds_phase_3_0_reg__0),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg__0),
        .O(\dac_dds_phase_3_0[12]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[12]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [12]),
        .I1(dac_dds_incr_1_s[14]),
        .I2(A[14]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[14]),
        .O(\dac_dds_phase_3_0[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[12]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [11]),
        .I1(Q[45]),
        .I2(A[13]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[13]),
        .O(\dac_dds_phase_3_0[12]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[12]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [10]),
        .I1(Q[44]),
        .I2(A[12]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[12]),
        .O(\dac_dds_phase_3_0[12]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[4]_i_2__0 
       (.I0(Q[39]),
        .I1(\dac_dds_phase_3_0_reg[15] [5]),
        .I2(E),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[4]_i_3__0 
       (.I0(Q[38]),
        .I1(\dac_dds_phase_3_0_reg[15] [4]),
        .I2(E),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[4]_i_4__0 
       (.I0(Q[37]),
        .I1(\dac_dds_phase_3_0_reg[15] [3]),
        .I2(E),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[4]_i_5__0 
       (.I0(Q[36]),
        .I1(\dac_dds_phase_3_0_reg[15] [2]),
        .I2(E),
        .O(in[4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[4]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [5]),
        .I1(Q[39]),
        .I2(A[7]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[7]),
        .O(\dac_dds_phase_3_0[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[4]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [4]),
        .I1(Q[38]),
        .I2(A[6]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[6]),
        .O(\dac_dds_phase_3_0[4]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[4]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [3]),
        .I1(Q[37]),
        .I2(A[5]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[5]),
        .O(\dac_dds_phase_3_0[4]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[4]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [2]),
        .I1(Q[36]),
        .I2(A[4]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[4]),
        .O(\dac_dds_phase_3_0[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[8]_i_2__0 
       (.I0(Q[43]),
        .I1(\dac_dds_phase_3_0_reg[15] [9]),
        .I2(E),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[8]_i_3__0 
       (.I0(Q[42]),
        .I1(\dac_dds_phase_3_0_reg[15] [8]),
        .I2(E),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[8]_i_4__0 
       (.I0(Q[41]),
        .I1(\dac_dds_phase_3_0_reg[15] [7]),
        .I2(E),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[8]_i_5__0 
       (.I0(Q[40]),
        .I1(\dac_dds_phase_3_0_reg[15] [6]),
        .I2(E),
        .O(in[8]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[8]_i_6__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [9]),
        .I1(Q[43]),
        .I2(A[11]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[11]),
        .O(\dac_dds_phase_3_0[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[8]_i_7__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [8]),
        .I1(Q[42]),
        .I2(A[10]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[10]),
        .O(\dac_dds_phase_3_0[8]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[8]_i_8__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [7]),
        .I1(Q[41]),
        .I2(A[9]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[9]),
        .O(\dac_dds_phase_3_0[8]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[8]_i_9__0 
       (.I0(\dac_dds_phase_3_0_reg[15] [6]),
        .I1(Q[40]),
        .I2(A[8]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[8]),
        .O(\dac_dds_phase_3_0[8]_i_9__0_n_0 ));
  CARRY4 \dac_dds_phase_3_0_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\dac_dds_phase_3_0_reg[0]_i_1__0_n_0 ,\dac_dds_phase_3_0_reg[0]_i_1__0_n_1 ,\dac_dds_phase_3_0_reg[0]_i_1__0_n_2 ,\dac_dds_phase_3_0_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({in[3:2],\dac_dds_phase_3_0_reg[3] }),
        .O(\d_data_cntrl_reg[87]_2 ),
        .S({\dac_dds_phase_3_0[0]_i_6__0_n_0 ,\dac_dds_phase_3_0[0]_i_7__0_n_0 ,\dac_dds_phase_3_0[0]_i_8__0_n_0 ,\dac_dds_phase_3_0[0]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_3_0_reg[12]_i_1__0 
       (.CI(\dac_dds_phase_3_0_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_dac_dds_phase_3_0_reg[12]_i_1__0_CO_UNCONNECTED [3],\dac_dds_phase_3_0_reg[12]_i_1__0_n_1 ,\dac_dds_phase_3_0_reg[12]_i_1__0_n_2 ,\dac_dds_phase_3_0_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[14:12]}),
        .O(\d_data_cntrl_reg[98]_2 ),
        .S({\dac_dds_phase_3_0[12]_i_5__0_n_0 ,\dac_dds_phase_3_0[12]_i_6__0_n_0 ,\dac_dds_phase_3_0[12]_i_7__0_n_0 ,\dac_dds_phase_3_0[12]_i_8__0_n_0 }));
  CARRY4 \dac_dds_phase_3_0_reg[4]_i_1__0 
       (.CI(\dac_dds_phase_3_0_reg[0]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_3_0_reg[4]_i_1__0_n_0 ,\dac_dds_phase_3_0_reg[4]_i_1__0_n_1 ,\dac_dds_phase_3_0_reg[4]_i_1__0_n_2 ,\dac_dds_phase_3_0_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O(\d_data_cntrl_reg[91]_2 ),
        .S({\dac_dds_phase_3_0[4]_i_6__0_n_0 ,\dac_dds_phase_3_0[4]_i_7__0_n_0 ,\dac_dds_phase_3_0[4]_i_8__0_n_0 ,\dac_dds_phase_3_0[4]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_3_0_reg[8]_i_1__0 
       (.CI(\dac_dds_phase_3_0_reg[4]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_3_0_reg[8]_i_1__0_n_0 ,\dac_dds_phase_3_0_reg[8]_i_1__0_n_1 ,\dac_dds_phase_3_0_reg[8]_i_1__0_n_2 ,\dac_dds_phase_3_0_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O(\d_data_cntrl_reg[95]_2 ),
        .S({\dac_dds_phase_3_0[8]_i_6__0_n_0 ,\dac_dds_phase_3_0[8]_i_7__0_n_0 ,\dac_dds_phase_3_0[8]_i_8__0_n_0 ,\dac_dds_phase_3_0[8]_i_9__0_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[0]_i_2__0 
       (.I0(Q[3]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I2(E),
        .O(\dac_dds_phase_3_1[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[0]_i_3__0 
       (.I0(Q[2]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I2(E),
        .O(\dac_dds_phase_3_1[0]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[0]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I1(Q[3]),
        .I2(\dac_dds_phase_3_1_reg[15] [3]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[3]),
        .O(\dac_dds_phase_3_1[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[0]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(Q[2]),
        .I2(\dac_dds_phase_3_1_reg[15] [2]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[2]),
        .O(\dac_dds_phase_3_1[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_3_1[0]_i_8__0 
       (.I0(Q[1]),
        .I1(\dac_dds_phase_3_1_reg[15] [1]),
        .I2(E),
        .I3(dac_dds_phase_2_1_reg[1]),
        .O(\dac_dds_phase_3_1[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_3_1[0]_i_9__0 
       (.I0(Q[0]),
        .I1(\dac_dds_phase_3_1_reg[15] [0]),
        .I2(E),
        .I3(dac_dds_phase_2_1_reg[0]),
        .O(\dac_dds_phase_3_1[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[12]_i_2__0 
       (.I0(dac_dds_incr_2_s[14]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I2(E),
        .O(\dac_dds_phase_3_1[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[12]_i_3__0 
       (.I0(Q[13]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I2(E),
        .O(\dac_dds_phase_3_1[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[12]_i_4__0 
       (.I0(Q[12]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I2(E),
        .O(\dac_dds_phase_3_1[12]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[12]_i_5__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [13]),
        .I1(dac_dds_incr_2_s[15]),
        .I2(dac_dds_phase_3_1_reg__0),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg__0),
        .O(\dac_dds_phase_3_1[12]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[12]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I1(dac_dds_incr_2_s[14]),
        .I2(\dac_dds_phase_3_1_reg[15] [14]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[14]),
        .O(\dac_dds_phase_3_1[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[12]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I1(Q[13]),
        .I2(\dac_dds_phase_3_1_reg[15] [13]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[13]),
        .O(\dac_dds_phase_3_1[12]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[12]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I1(Q[12]),
        .I2(\dac_dds_phase_3_1_reg[15] [12]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[12]),
        .O(\dac_dds_phase_3_1[12]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[4]_i_2__0 
       (.I0(Q[7]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I2(E),
        .O(\dac_dds_phase_3_1[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[4]_i_3__0 
       (.I0(Q[6]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I2(E),
        .O(\dac_dds_phase_3_1[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[4]_i_4__0 
       (.I0(Q[5]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I2(E),
        .O(\dac_dds_phase_3_1[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[4]_i_5__0 
       (.I0(Q[4]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I2(E),
        .O(\dac_dds_phase_3_1[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[4]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I1(Q[7]),
        .I2(\dac_dds_phase_3_1_reg[15] [7]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[7]),
        .O(\dac_dds_phase_3_1[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[4]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(\dac_dds_phase_3_1_reg[15] [6]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[6]),
        .O(\dac_dds_phase_3_1[4]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[4]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I1(Q[5]),
        .I2(\dac_dds_phase_3_1_reg[15] [5]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[5]),
        .O(\dac_dds_phase_3_1[4]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[4]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I1(Q[4]),
        .I2(\dac_dds_phase_3_1_reg[15] [4]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[4]),
        .O(\dac_dds_phase_3_1[4]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[8]_i_2__0 
       (.I0(Q[11]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I2(E),
        .O(\dac_dds_phase_3_1[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[8]_i_3__0 
       (.I0(Q[10]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I2(E),
        .O(\dac_dds_phase_3_1[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[8]_i_4__0 
       (.I0(Q[9]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I2(E),
        .O(\dac_dds_phase_3_1[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[8]_i_5__0 
       (.I0(Q[8]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I2(E),
        .O(\dac_dds_phase_3_1[8]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[8]_i_6__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I1(Q[11]),
        .I2(\dac_dds_phase_3_1_reg[15] [11]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[11]),
        .O(\dac_dds_phase_3_1[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[8]_i_7__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I1(Q[10]),
        .I2(\dac_dds_phase_3_1_reg[15] [10]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[10]),
        .O(\dac_dds_phase_3_1[8]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[8]_i_8__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I1(Q[9]),
        .I2(\dac_dds_phase_3_1_reg[15] [9]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[9]),
        .O(\dac_dds_phase_3_1[8]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[8]_i_9__0 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I1(Q[8]),
        .I2(\dac_dds_phase_3_1_reg[15] [8]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[8]),
        .O(\dac_dds_phase_3_1[8]_i_9__0_n_0 ));
  CARRY4 \dac_dds_phase_3_1_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\dac_dds_phase_3_1_reg[0]_i_1__0_n_0 ,\dac_dds_phase_3_1_reg[0]_i_1__0_n_1 ,\dac_dds_phase_3_1_reg[0]_i_1__0_n_2 ,\dac_dds_phase_3_1_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_3_1[0]_i_2__0_n_0 ,\dac_dds_phase_3_1[0]_i_3__0_n_0 ,\dac_dds_phase_3_1_reg[3] }),
        .O(\d_data_cntrl_reg[39]_2 ),
        .S({\dac_dds_phase_3_1[0]_i_6__0_n_0 ,\dac_dds_phase_3_1[0]_i_7__0_n_0 ,\dac_dds_phase_3_1[0]_i_8__0_n_0 ,\dac_dds_phase_3_1[0]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_3_1_reg[12]_i_1__0 
       (.CI(\dac_dds_phase_3_1_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_dac_dds_phase_3_1_reg[12]_i_1__0_CO_UNCONNECTED [3],\dac_dds_phase_3_1_reg[12]_i_1__0_n_1 ,\dac_dds_phase_3_1_reg[12]_i_1__0_n_2 ,\dac_dds_phase_3_1_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_3_1[12]_i_2__0_n_0 ,\dac_dds_phase_3_1[12]_i_3__0_n_0 ,\dac_dds_phase_3_1[12]_i_4__0_n_0 }),
        .O(\d_data_cntrl_reg[50]_2 ),
        .S({\dac_dds_phase_3_1[12]_i_5__0_n_0 ,\dac_dds_phase_3_1[12]_i_6__0_n_0 ,\dac_dds_phase_3_1[12]_i_7__0_n_0 ,\dac_dds_phase_3_1[12]_i_8__0_n_0 }));
  CARRY4 \dac_dds_phase_3_1_reg[4]_i_1__0 
       (.CI(\dac_dds_phase_3_1_reg[0]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_3_1_reg[4]_i_1__0_n_0 ,\dac_dds_phase_3_1_reg[4]_i_1__0_n_1 ,\dac_dds_phase_3_1_reg[4]_i_1__0_n_2 ,\dac_dds_phase_3_1_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_3_1[4]_i_2__0_n_0 ,\dac_dds_phase_3_1[4]_i_3__0_n_0 ,\dac_dds_phase_3_1[4]_i_4__0_n_0 ,\dac_dds_phase_3_1[4]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[43]_2 ),
        .S({\dac_dds_phase_3_1[4]_i_6__0_n_0 ,\dac_dds_phase_3_1[4]_i_7__0_n_0 ,\dac_dds_phase_3_1[4]_i_8__0_n_0 ,\dac_dds_phase_3_1[4]_i_9__0_n_0 }));
  CARRY4 \dac_dds_phase_3_1_reg[8]_i_1__0 
       (.CI(\dac_dds_phase_3_1_reg[4]_i_1__0_n_0 ),
        .CO({\dac_dds_phase_3_1_reg[8]_i_1__0_n_0 ,\dac_dds_phase_3_1_reg[8]_i_1__0_n_1 ,\dac_dds_phase_3_1_reg[8]_i_1__0_n_2 ,\dac_dds_phase_3_1_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_3_1[8]_i_2__0_n_0 ,\dac_dds_phase_3_1[8]_i_3__0_n_0 ,\dac_dds_phase_3_1[8]_i_4__0_n_0 ,\dac_dds_phase_3_1[8]_i_5__0_n_0 }),
        .O(\d_data_cntrl_reg[47]_2 ),
        .S({\dac_dds_phase_3_1[8]_i_6__0_n_0 ,\dac_dds_phase_3_1[8]_i_7__0_n_0 ,\dac_dds_phase_3_1[8]_i_8__0_n_0 ,\dac_dds_phase_3_1[8]_i_9__0_n_0 }));
  LUT4 #(
    .INIT(16'h0010)) 
    dac_enable_i_1__0
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[2]),
        .I2(dac_data_sel_s[1]),
        .I3(dac_data_sel_s[0]),
        .O(\d_data_cntrl_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \dac_frame[0]_i_1__0 
       (.I0(dac_frame_s_0),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[2]),
        .I4(dac_data_sel_s[3]),
        .O(\d_data_cntrl_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \dac_frame[2]_i_1__0 
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[2]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .O(\d_data_cntrl_reg[3]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__0 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__0 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1__0 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1__0 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1__0 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1__0 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(p_0_in[0]),
        .Q(up_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(p_0_in[1]),
        .Q(up_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(p_0_in[2]),
        .Q(up_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(p_0_in[3]),
        .Q(up_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(p_0_in[4]),
        .Q(up_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(p_0_in[5]),
        .Q(up_xfer_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[0]),
        .Q(up_xfer_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[100] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[100]),
        .Q(up_xfer_data[100]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[101] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[101]),
        .Q(up_xfer_data[101]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[102] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[102]),
        .Q(up_xfer_data[102]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[103] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[103]),
        .Q(up_xfer_data[103]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[104] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[104]),
        .Q(up_xfer_data[104]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[105] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[105]),
        .Q(up_xfer_data[105]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[106] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[106]),
        .Q(up_xfer_data[106]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[107] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[107]),
        .Q(up_xfer_data[107]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[108] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[108]),
        .Q(up_xfer_data[108]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[109] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[109]),
        .Q(up_xfer_data[109]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[10]),
        .Q(up_xfer_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[110] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[110]),
        .Q(up_xfer_data[110]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[111] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[111]),
        .Q(up_xfer_data[111]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[112] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[112]),
        .Q(up_xfer_data[112]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[113] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[113]),
        .Q(up_xfer_data[113]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[114] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[114]),
        .Q(up_xfer_data[114]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[115] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[115]),
        .Q(up_xfer_data[115]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[116] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[116]),
        .Q(up_xfer_data[116]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[117] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[117]),
        .Q(up_xfer_data[117]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[118] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[118]),
        .Q(up_xfer_data[118]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[119] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[119]),
        .Q(up_xfer_data[119]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[11]),
        .Q(up_xfer_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[120] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[120]),
        .Q(up_xfer_data[120]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[121] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[121]),
        .Q(up_xfer_data[121]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[122] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[122]),
        .Q(up_xfer_data[122]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[123] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[123]),
        .Q(up_xfer_data[123]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[124] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[124]),
        .Q(up_xfer_data[124]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[125] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[125]),
        .Q(up_xfer_data[125]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[126] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[126]),
        .Q(up_xfer_data[126]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[127] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[127]),
        .Q(up_xfer_data[127]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[128] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[128]),
        .Q(up_xfer_data[128]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[129] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[129]),
        .Q(up_xfer_data[129]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[12]),
        .Q(up_xfer_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[130] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[130]),
        .Q(up_xfer_data[130]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[131] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[131]),
        .Q(up_xfer_data[131]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[13]),
        .Q(up_xfer_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[14]),
        .Q(up_xfer_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[15]),
        .Q(up_xfer_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[16]),
        .Q(up_xfer_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[17]),
        .Q(up_xfer_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[18]),
        .Q(up_xfer_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[19]),
        .Q(up_xfer_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[1]),
        .Q(up_xfer_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[20]),
        .Q(up_xfer_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[21]),
        .Q(up_xfer_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[22]),
        .Q(up_xfer_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[23]),
        .Q(up_xfer_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[24]),
        .Q(up_xfer_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[25]),
        .Q(up_xfer_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[26]),
        .Q(up_xfer_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[27]),
        .Q(up_xfer_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[28]),
        .Q(up_xfer_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[29]),
        .Q(up_xfer_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[2]),
        .Q(up_xfer_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[30]),
        .Q(up_xfer_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[31]),
        .Q(up_xfer_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[32]),
        .Q(up_xfer_data[32]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[33] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[33]),
        .Q(up_xfer_data[33]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[34] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[34]),
        .Q(up_xfer_data[34]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[35] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[35]),
        .Q(up_xfer_data[35]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[36] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[36]),
        .Q(up_xfer_data[36]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[37] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[37]),
        .Q(up_xfer_data[37]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[38] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[38]),
        .Q(up_xfer_data[38]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[39] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[39]),
        .Q(up_xfer_data[39]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[3]),
        .Q(up_xfer_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[40] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[40]),
        .Q(up_xfer_data[40]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[41] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[41]),
        .Q(up_xfer_data[41]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[42] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[42]),
        .Q(up_xfer_data[42]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[43] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[43]),
        .Q(up_xfer_data[43]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[44] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[44]),
        .Q(up_xfer_data[44]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[45] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[45]),
        .Q(up_xfer_data[45]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[46] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[46]),
        .Q(up_xfer_data[46]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[47] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[47]),
        .Q(up_xfer_data[47]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[48] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[48]),
        .Q(up_xfer_data[48]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[49] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[49]),
        .Q(up_xfer_data[49]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[4]),
        .Q(up_xfer_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[50] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[50]),
        .Q(up_xfer_data[50]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[51] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[51]),
        .Q(up_xfer_data[51]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[52] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[52]),
        .Q(up_xfer_data[52]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[53] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[53]),
        .Q(up_xfer_data[53]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[54] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[54]),
        .Q(up_xfer_data[54]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[55] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[55]),
        .Q(up_xfer_data[55]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[56] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[56]),
        .Q(up_xfer_data[56]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[57] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[57]),
        .Q(up_xfer_data[57]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[58] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[58]),
        .Q(up_xfer_data[58]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[59] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[59]),
        .Q(up_xfer_data[59]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[5]),
        .Q(up_xfer_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[60] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[60]),
        .Q(up_xfer_data[60]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[61] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[61]),
        .Q(up_xfer_data[61]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[62] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[62]),
        .Q(up_xfer_data[62]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[63] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[63]),
        .Q(up_xfer_data[63]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[64] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[64]),
        .Q(up_xfer_data[64]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[65] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[65]),
        .Q(up_xfer_data[65]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[66] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[66]),
        .Q(up_xfer_data[66]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[67] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[67]),
        .Q(up_xfer_data[67]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[68] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[68]),
        .Q(up_xfer_data[68]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[69] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[69]),
        .Q(up_xfer_data[69]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[6]),
        .Q(up_xfer_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[70] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[70]),
        .Q(up_xfer_data[70]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[71] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[71]),
        .Q(up_xfer_data[71]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[72] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[72]),
        .Q(up_xfer_data[72]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[73] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[73]),
        .Q(up_xfer_data[73]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[74] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[74]),
        .Q(up_xfer_data[74]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[75] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[75]),
        .Q(up_xfer_data[75]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[76] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[76]),
        .Q(up_xfer_data[76]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[77] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[77]),
        .Q(up_xfer_data[77]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[78] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[78]),
        .Q(up_xfer_data[78]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[79] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[79]),
        .Q(up_xfer_data[79]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[7]),
        .Q(up_xfer_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[80] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[80]),
        .Q(up_xfer_data[80]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[81] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[81]),
        .Q(up_xfer_data[81]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[82] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[82]),
        .Q(up_xfer_data[82]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[83] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[83]),
        .Q(up_xfer_data[83]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[84] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[84]),
        .Q(up_xfer_data[84]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[85] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[85]),
        .Q(up_xfer_data[85]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[86] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[86]),
        .Q(up_xfer_data[86]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[87] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[87]),
        .Q(up_xfer_data[87]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[88] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[88]),
        .Q(up_xfer_data[88]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[89] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[89]),
        .Q(up_xfer_data[89]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[8]),
        .Q(up_xfer_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[90] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[90]),
        .Q(up_xfer_data[90]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[91] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[91]),
        .Q(up_xfer_data[91]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[92] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[92]),
        .Q(up_xfer_data[92]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[93] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[93]),
        .Q(up_xfer_data[93]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[94] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[94]),
        .Q(up_xfer_data[94]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[95] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[95]),
        .Q(up_xfer_data[95]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[96] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[96]),
        .Q(up_xfer_data[96]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[97] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[97]),
        .Q(up_xfer_data[97]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[98] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[98]),
        .Q(up_xfer_data[98]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[99] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[99]),
        .Q(up_xfer_data[99]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(D[9]),
        .Q(up_xfer_data[9]));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state));
  LUT3 #(
    .INIT(8'h82)) 
    up_xfer_toggle_i_1__0
       (.I0(up_xfer_toggle_i_3__0_n_0),
        .I1(up_xfer_state),
        .I2(up_xfer_toggle),
        .O(up_xfer_toggle_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_2__0
       (.I0(up_xfer_toggle),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    up_xfer_toggle_i_3__0
       (.I0(up_xfer_count_reg[5]),
        .I1(up_xfer_count_reg[4]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[3]),
        .I5(up_xfer_count_reg[2]),
        .O(up_xfer_toggle_i_3__0_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__0_n_0),
        .CLR(\up_xfer_data_reg[1]_0 ),
        .D(p_1_in),
        .Q(up_xfer_toggle));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0
   (up_xfer_done_s,
    dac_frame_s,
    dac_sync_s,
    \d_data_cntrl_reg[8]_0 ,
    \d_data_cntrl_reg[8]_1 ,
    \d_data_cntrl_reg[8]_2 ,
    \d_data_cntrl_reg[8]_3 ,
    \d_data_cntrl_reg[8]_4 ,
    \d_data_cntrl_reg[8]_5 ,
    \d_data_cntrl_reg[8]_6 ,
    \d_data_cntrl_reg[8]_7 ,
    s_axi_aclk,
    up_xfer_state_reg_0,
    \d_data_cntrl_reg[13]_0 ,
    AR,
    D,
    \dds_data_reg[15] ,
    \dds_data_reg[15]_0 ,
    \dds_data_reg[15]_1 ,
    \dds_data_reg[15]_2 ,
    \dds_data_reg[15]_3 ,
    \dds_data_reg[15]_4 ,
    \dds_data_reg[15]_5 ,
    \dds_data_reg[15]_6 );
  output up_xfer_done_s;
  output dac_frame_s;
  output dac_sync_s;
  output [0:0]\d_data_cntrl_reg[8]_0 ;
  output [0:0]\d_data_cntrl_reg[8]_1 ;
  output [0:0]\d_data_cntrl_reg[8]_2 ;
  output [0:0]\d_data_cntrl_reg[8]_3 ;
  output [0:0]\d_data_cntrl_reg[8]_4 ;
  output [0:0]\d_data_cntrl_reg[8]_5 ;
  output [0:0]\d_data_cntrl_reg[8]_6 ;
  output [0:0]\d_data_cntrl_reg[8]_7 ;
  input s_axi_aclk;
  input up_xfer_state_reg_0;
  input \d_data_cntrl_reg[13]_0 ;
  input [0:0]AR;
  input [2:0]D;
  input [0:0]\dds_data_reg[15] ;
  input [0:0]\dds_data_reg[15]_0 ;
  input [0:0]\dds_data_reg[15]_1 ;
  input [0:0]\dds_data_reg[15]_2 ;
  input [0:0]\dds_data_reg[15]_3 ;
  input [0:0]\dds_data_reg[15]_4 ;
  input [0:0]\dds_data_reg[15]_5 ;
  input [0:0]\dds_data_reg[15]_6 ;

  wire [0:0]AR;
  wire [2:0]D;
  wire \d_data_cntrl[12]_i_1_n_0 ;
  wire \d_data_cntrl[13]_i_1_n_0 ;
  wire \d_data_cntrl[8]_i_1_n_0 ;
  wire \d_data_cntrl_reg[13]_0 ;
  wire [0:0]\d_data_cntrl_reg[8]_0 ;
  wire [0:0]\d_data_cntrl_reg[8]_1 ;
  wire [0:0]\d_data_cntrl_reg[8]_2 ;
  wire [0:0]\d_data_cntrl_reg[8]_3 ;
  wire [0:0]\d_data_cntrl_reg[8]_4 ;
  wire [0:0]\d_data_cntrl_reg[8]_5 ;
  wire [0:0]\d_data_cntrl_reg[8]_6 ;
  wire [0:0]\d_data_cntrl_reg[8]_7 ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire dac_datafmt_s;
  wire dac_frame_s;
  wire dac_sync_s;
  wire [0:0]\dds_data_reg[15] ;
  wire [0:0]\dds_data_reg[15]_0 ;
  wire [0:0]\dds_data_reg[15]_1 ;
  wire [0:0]\dds_data_reg[15]_2 ;
  wire [0:0]\dds_data_reg[15]_3 ;
  wire [0:0]\dds_data_reg[15]_4 ;
  wire [0:0]\dds_data_reg[15]_5 ;
  wire [0:0]\dds_data_reg[15]_6 ;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire s_axi_aclk;
  wire [5:0]up_xfer_count_reg;
  wire [13:8]up_xfer_data;
  wire up_xfer_done_s;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_state_reg_0;
  wire up_xfer_toggle;
  wire up_xfer_toggle_i_1__1_n_0;
  wire up_xfer_toggle_i_3__1_n_0;

  LUT4 #(
    .INIT(16'hEB28)) 
    \d_data_cntrl[12]_i_1 
       (.I0(up_xfer_data[12]),
        .I1(d_xfer_toggle_m2),
        .I2(d_xfer_toggle_m3),
        .I3(dac_frame_s),
        .O(\d_data_cntrl[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \d_data_cntrl[13]_i_1 
       (.I0(up_xfer_data[13]),
        .I1(d_xfer_toggle_m2),
        .I2(d_xfer_toggle_m3),
        .I3(dac_sync_s),
        .O(\d_data_cntrl[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \d_data_cntrl[8]_i_1 
       (.I0(up_xfer_data[8]),
        .I1(d_xfer_toggle_m2),
        .I2(d_xfer_toggle_m3),
        .I3(dac_datafmt_s),
        .O(\d_data_cntrl[8]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[12] 
       (.C(\d_data_cntrl_reg[13]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_data_cntrl[12]_i_1_n_0 ),
        .Q(dac_frame_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[13] 
       (.C(\d_data_cntrl_reg[13]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_data_cntrl[13]_i_1_n_0 ),
        .Q(dac_sync_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[8] 
       (.C(\d_data_cntrl_reg[13]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(\d_data_cntrl[8]_i_1_n_0 ),
        .Q(dac_datafmt_s));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(\d_data_cntrl_reg[13]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(\d_data_cntrl_reg[13]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(\d_data_cntrl_reg[13]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(\d_data_cntrl_reg[13]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data[15]_i_1 
       (.I0(dac_datafmt_s),
        .I1(\dds_data_reg[15] ),
        .O(\d_data_cntrl_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data[15]_i_1__0 
       (.I0(dac_datafmt_s),
        .I1(\dds_data_reg[15]_0 ),
        .O(\d_data_cntrl_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data[15]_i_1__1 
       (.I0(dac_datafmt_s),
        .I1(\dds_data_reg[15]_1 ),
        .O(\d_data_cntrl_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data[15]_i_1__2 
       (.I0(dac_datafmt_s),
        .I1(\dds_data_reg[15]_2 ),
        .O(\d_data_cntrl_reg[8]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data[15]_i_1__3 
       (.I0(dac_datafmt_s),
        .I1(\dds_data_reg[15]_3 ),
        .O(\d_data_cntrl_reg[8]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data[15]_i_1__4 
       (.I0(dac_datafmt_s),
        .I1(\dds_data_reg[15]_4 ),
        .O(\d_data_cntrl_reg[8]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data[15]_i_1__5 
       (.I0(dac_datafmt_s),
        .I1(\dds_data_reg[15]_5 ),
        .O(\d_data_cntrl_reg[8]_6 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dds_data[15]_i_1__6 
       (.I0(dac_datafmt_s),
        .I1(\dds_data_reg[15]_6 ),
        .O(\d_data_cntrl_reg[8]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1__1 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1__1 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1__1 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1__1 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1__1 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1__1 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(p_0_in[0]),
        .Q(up_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(p_0_in[1]),
        .Q(up_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(p_0_in[2]),
        .Q(up_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(p_0_in[3]),
        .Q(up_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(p_0_in[4]),
        .Q(up_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(p_0_in[5]),
        .Q(up_xfer_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__1_n_0),
        .CLR(up_xfer_state_reg_0),
        .D(D[1]),
        .Q(up_xfer_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__1_n_0),
        .CLR(up_xfer_state_reg_0),
        .D(D[2]),
        .Q(up_xfer_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__1_n_0),
        .CLR(up_xfer_state_reg_0),
        .D(D[0]),
        .Q(up_xfer_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(up_xfer_toggle_i_1__1_n_0),
        .Q(up_xfer_done_s));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(up_xfer_state_reg_0),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state));
  LUT5 #(
    .INIT(32'h00090000)) 
    up_xfer_toggle_i_1__1
       (.I0(up_xfer_toggle),
        .I1(up_xfer_state),
        .I2(up_xfer_count_reg[4]),
        .I3(up_xfer_count_reg[5]),
        .I4(up_xfer_toggle_i_3__1_n_0),
        .O(up_xfer_toggle_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_2__1
       (.I0(up_xfer_toggle),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    up_xfer_toggle_i_3__1
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[3]),
        .I3(up_xfer_count_reg[2]),
        .O(up_xfer_toggle_i_3__1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1__1_n_0),
        .CLR(up_xfer_state_reg_0),
        .D(p_1_in),
        .Q(up_xfer_toggle));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1
   (s_axi_aresetn_0,
    Q,
    O,
    \dac_dds_incr_0_reg[9] ,
    \dac_dds_incr_0_reg[13] ,
    \dac_dds_incr_0_reg[14] ,
    \dac_dds_incr_1_reg[5] ,
    \dac_dds_incr_1_reg[9] ,
    \dac_dds_incr_1_reg[13] ,
    \dac_dds_incr_1_reg[14] ,
    \d_data_cntrl_reg[87]_0 ,
    \d_data_cntrl_reg[91]_0 ,
    \d_data_cntrl_reg[95]_0 ,
    \d_data_cntrl_reg[98]_0 ,
    \d_data_cntrl_reg[39]_0 ,
    \d_data_cntrl_reg[43]_0 ,
    \d_data_cntrl_reg[47]_0 ,
    \d_data_cntrl_reg[50]_0 ,
    \d_data_cntrl_reg[87]_1 ,
    \d_data_cntrl_reg[91]_1 ,
    \d_data_cntrl_reg[95]_1 ,
    \d_data_cntrl_reg[98]_1 ,
    \d_data_cntrl_reg[39]_1 ,
    \d_data_cntrl_reg[43]_1 ,
    \d_data_cntrl_reg[47]_1 ,
    \d_data_cntrl_reg[50]_1 ,
    \d_data_cntrl_reg[87]_2 ,
    \d_data_cntrl_reg[91]_2 ,
    \d_data_cntrl_reg[95]_2 ,
    \d_data_cntrl_reg[98]_2 ,
    \d_data_cntrl_reg[39]_2 ,
    \d_data_cntrl_reg[43]_2 ,
    \d_data_cntrl_reg[47]_2 ,
    \d_data_cntrl_reg[50]_2 ,
    \dac_dds_incr_0_reg[2] ,
    \dac_dds_incr_1_reg[2] ,
    \dac_ddata_0[63] ,
    \d_data_cntrl_reg[3]_0 ,
    \d_data_cntrl_reg[3]_1 ,
    s_axi_aclk,
    d_xfer_toggle_reg_0,
    \d_data_cntrl_reg[0]_0 ,
    s_axi_aresetn,
    dac_dds_phase_1_0_reg,
    E,
    dac_dds_phase_0_0_reg,
    dac_dds_phase_1_1_reg,
    dac_dds_phase_0_1_reg,
    dac_dds_phase_2_0_reg,
    dac_dds_phase_2_1_reg,
    A,
    \dac_dds_phase_3_1_reg[15] ,
    \dac_dds_phase_3_0_reg[15] ,
    \dac_dds_phase_3_1_reg[15]_0 ,
    DI,
    \dac_dds_phase_0_0_reg[9] ,
    \dac_dds_phase_0_0_reg[13] ,
    \dac_dds_phase_0_0_reg[15] ,
    \dac_dds_phase_0_1_reg[5] ,
    \dac_dds_phase_0_1_reg[9] ,
    \dac_dds_phase_0_1_reg[13] ,
    \dac_dds_phase_0_1_reg[15] ,
    \dac_dds_phase_1_0_reg[3] ,
    \dac_dds_phase_1_1_reg[3] ,
    \dac_dds_phase_2_0_reg[3] ,
    \dac_dds_phase_2_1_reg[3] ,
    \dac_dds_phase_3_0_reg[3] ,
    \dac_dds_phase_3_1_reg[3] ,
    dac_dds_phase_0_0_reg__0,
    dac_dds_phase_0_1_reg__0,
    dac_dds_phase_1_0_reg__0,
    dac_dds_phase_1_1_reg__0,
    dac_dds_phase_2_0_reg__0,
    dac_dds_phase_2_1_reg__0,
    dac_dds_phase_3_0_reg__0,
    dac_dds_phase_3_1_reg__0,
    D,
    dac_ddata_0,
    \dac_data_reg[63] ,
    dac_frame_s_0);
  output s_axi_aresetn_0;
  output [63:0]Q;
  output [2:0]O;
  output [3:0]\dac_dds_incr_0_reg[9] ;
  output [3:0]\dac_dds_incr_0_reg[13] ;
  output [1:0]\dac_dds_incr_0_reg[14] ;
  output [2:0]\dac_dds_incr_1_reg[5] ;
  output [3:0]\dac_dds_incr_1_reg[9] ;
  output [3:0]\dac_dds_incr_1_reg[13] ;
  output [1:0]\dac_dds_incr_1_reg[14] ;
  output [3:0]\d_data_cntrl_reg[87]_0 ;
  output [3:0]\d_data_cntrl_reg[91]_0 ;
  output [3:0]\d_data_cntrl_reg[95]_0 ;
  output [3:0]\d_data_cntrl_reg[98]_0 ;
  output [3:0]\d_data_cntrl_reg[39]_0 ;
  output [3:0]\d_data_cntrl_reg[43]_0 ;
  output [3:0]\d_data_cntrl_reg[47]_0 ;
  output [3:0]\d_data_cntrl_reg[50]_0 ;
  output [3:0]\d_data_cntrl_reg[87]_1 ;
  output [3:0]\d_data_cntrl_reg[91]_1 ;
  output [3:0]\d_data_cntrl_reg[95]_1 ;
  output [3:0]\d_data_cntrl_reg[98]_1 ;
  output [3:0]\d_data_cntrl_reg[39]_1 ;
  output [3:0]\d_data_cntrl_reg[43]_1 ;
  output [3:0]\d_data_cntrl_reg[47]_1 ;
  output [3:0]\d_data_cntrl_reg[50]_1 ;
  output [3:0]\d_data_cntrl_reg[87]_2 ;
  output [3:0]\d_data_cntrl_reg[91]_2 ;
  output [3:0]\d_data_cntrl_reg[95]_2 ;
  output [3:0]\d_data_cntrl_reg[98]_2 ;
  output [3:0]\d_data_cntrl_reg[39]_2 ;
  output [3:0]\d_data_cntrl_reg[43]_2 ;
  output [3:0]\d_data_cntrl_reg[47]_2 ;
  output [3:0]\d_data_cntrl_reg[50]_2 ;
  output \dac_dds_incr_0_reg[2] ;
  output \dac_dds_incr_1_reg[2] ;
  output [63:0]\dac_ddata_0[63] ;
  output [1:0]\d_data_cntrl_reg[3]_0 ;
  output \d_data_cntrl_reg[3]_1 ;
  input s_axi_aclk;
  input d_xfer_toggle_reg_0;
  input \d_data_cntrl_reg[0]_0 ;
  input s_axi_aresetn;
  input [14:0]dac_dds_phase_1_0_reg;
  input [0:0]E;
  input [14:0]dac_dds_phase_0_0_reg;
  input [14:0]dac_dds_phase_1_1_reg;
  input [14:0]dac_dds_phase_0_1_reg;
  input [14:0]dac_dds_phase_2_0_reg;
  input [14:0]dac_dds_phase_2_1_reg;
  input [14:0]A;
  input [14:0]\dac_dds_phase_3_1_reg[15] ;
  input [13:0]\dac_dds_phase_3_0_reg[15] ;
  input [13:0]\dac_dds_phase_3_1_reg[15]_0 ;
  input [3:0]DI;
  input [3:0]\dac_dds_phase_0_0_reg[9] ;
  input [3:0]\dac_dds_phase_0_0_reg[13] ;
  input [0:0]\dac_dds_phase_0_0_reg[15] ;
  input [3:0]\dac_dds_phase_0_1_reg[5] ;
  input [3:0]\dac_dds_phase_0_1_reg[9] ;
  input [3:0]\dac_dds_phase_0_1_reg[13] ;
  input [0:0]\dac_dds_phase_0_1_reg[15] ;
  input [1:0]\dac_dds_phase_1_0_reg[3] ;
  input [1:0]\dac_dds_phase_1_1_reg[3] ;
  input [1:0]\dac_dds_phase_2_0_reg[3] ;
  input [1:0]\dac_dds_phase_2_1_reg[3] ;
  input [1:0]\dac_dds_phase_3_0_reg[3] ;
  input [1:0]\dac_dds_phase_3_1_reg[3] ;
  input [0:0]dac_dds_phase_0_0_reg__0;
  input [0:0]dac_dds_phase_0_1_reg__0;
  input [0:0]dac_dds_phase_1_0_reg__0;
  input [0:0]dac_dds_phase_1_1_reg__0;
  input [0:0]dac_dds_phase_2_0_reg__0;
  input [0:0]dac_dds_phase_2_1_reg__0;
  input [0:0]dac_dds_phase_3_0_reg__0;
  input [0:0]dac_dds_phase_3_1_reg__0;
  input [131:0]D;
  input [63:0]dac_ddata_0;
  input [63:0]\dac_data_reg[63] ;
  input dac_frame_s_0;

  wire [14:0]A;
  wire [131:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]O;
  wire [63:0]Q;
  wire \d_data_cntrl_reg[0]_0 ;
  wire [3:0]\d_data_cntrl_reg[39]_0 ;
  wire [3:0]\d_data_cntrl_reg[39]_1 ;
  wire [3:0]\d_data_cntrl_reg[39]_2 ;
  wire [1:0]\d_data_cntrl_reg[3]_0 ;
  wire \d_data_cntrl_reg[3]_1 ;
  wire [3:0]\d_data_cntrl_reg[43]_0 ;
  wire [3:0]\d_data_cntrl_reg[43]_1 ;
  wire [3:0]\d_data_cntrl_reg[43]_2 ;
  wire [3:0]\d_data_cntrl_reg[47]_0 ;
  wire [3:0]\d_data_cntrl_reg[47]_1 ;
  wire [3:0]\d_data_cntrl_reg[47]_2 ;
  wire [3:0]\d_data_cntrl_reg[50]_0 ;
  wire [3:0]\d_data_cntrl_reg[50]_1 ;
  wire [3:0]\d_data_cntrl_reg[50]_2 ;
  wire [3:0]\d_data_cntrl_reg[87]_0 ;
  wire [3:0]\d_data_cntrl_reg[87]_1 ;
  wire [3:0]\d_data_cntrl_reg[87]_2 ;
  wire [3:0]\d_data_cntrl_reg[91]_0 ;
  wire [3:0]\d_data_cntrl_reg[91]_1 ;
  wire [3:0]\d_data_cntrl_reg[91]_2 ;
  wire [3:0]\d_data_cntrl_reg[95]_0 ;
  wire [3:0]\d_data_cntrl_reg[95]_1 ;
  wire [3:0]\d_data_cntrl_reg[95]_2 ;
  wire [3:0]\d_data_cntrl_reg[98]_0 ;
  wire [3:0]\d_data_cntrl_reg[98]_1 ;
  wire [3:0]\d_data_cntrl_reg[98]_2 ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_reg_0;
  wire d_xfer_toggle_s;
  wire \dac_data[63]_i_2_n_0 ;
  wire [63:0]\dac_data_reg[63] ;
  wire [3:0]dac_data_sel_s;
  wire [63:0]dac_ddata_0;
  wire [63:0]\dac_ddata_0[63] ;
  wire [3:0]\dac_dds_incr_0_reg[13] ;
  wire [1:0]\dac_dds_incr_0_reg[14] ;
  wire \dac_dds_incr_0_reg[2] ;
  wire [3:0]\dac_dds_incr_0_reg[9] ;
  wire [3:0]\dac_dds_incr_1_reg[13] ;
  wire [1:0]\dac_dds_incr_1_reg[14] ;
  wire \dac_dds_incr_1_reg[2] ;
  wire [2:0]\dac_dds_incr_1_reg[5] ;
  wire [3:0]\dac_dds_incr_1_reg[9] ;
  wire [15:14]dac_dds_incr_1_s;
  wire [15:14]dac_dds_incr_2_s;
  wire [15:2]dac_dds_init_1_s;
  wire [15:2]dac_dds_init_2_s;
  wire \dac_dds_phase_0_0[10]_i_6_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_7_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_8_n_0 ;
  wire \dac_dds_phase_0_0[10]_i_9_n_0 ;
  wire \dac_dds_phase_0_0[14]_i_3_n_0 ;
  wire \dac_dds_phase_0_0[14]_i_4_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_6_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_7_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_8_n_0 ;
  wire \dac_dds_phase_0_0[3]_i_9_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_6_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_7_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_8_n_0 ;
  wire \dac_dds_phase_0_0[6]_i_9_n_0 ;
  wire [14:0]dac_dds_phase_0_0_reg;
  wire \dac_dds_phase_0_0_reg[10]_i_1_n_0 ;
  wire \dac_dds_phase_0_0_reg[10]_i_1_n_1 ;
  wire \dac_dds_phase_0_0_reg[10]_i_1_n_2 ;
  wire \dac_dds_phase_0_0_reg[10]_i_1_n_3 ;
  wire [3:0]\dac_dds_phase_0_0_reg[13] ;
  wire \dac_dds_phase_0_0_reg[14]_i_1_n_3 ;
  wire [0:0]\dac_dds_phase_0_0_reg[15] ;
  wire \dac_dds_phase_0_0_reg[3]_i_1_n_0 ;
  wire \dac_dds_phase_0_0_reg[3]_i_1_n_1 ;
  wire \dac_dds_phase_0_0_reg[3]_i_1_n_2 ;
  wire \dac_dds_phase_0_0_reg[3]_i_1_n_3 ;
  wire \dac_dds_phase_0_0_reg[6]_i_1_n_0 ;
  wire \dac_dds_phase_0_0_reg[6]_i_1_n_1 ;
  wire \dac_dds_phase_0_0_reg[6]_i_1_n_2 ;
  wire \dac_dds_phase_0_0_reg[6]_i_1_n_3 ;
  wire [3:0]\dac_dds_phase_0_0_reg[9] ;
  wire [0:0]dac_dds_phase_0_0_reg__0;
  wire \dac_dds_phase_0_1[10]_i_6_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_7_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_8_n_0 ;
  wire \dac_dds_phase_0_1[10]_i_9_n_0 ;
  wire \dac_dds_phase_0_1[14]_i_3_n_0 ;
  wire \dac_dds_phase_0_1[14]_i_4_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_6_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_7_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_8_n_0 ;
  wire \dac_dds_phase_0_1[3]_i_9_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_6_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_7_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_8_n_0 ;
  wire \dac_dds_phase_0_1[6]_i_9_n_0 ;
  wire [14:0]dac_dds_phase_0_1_reg;
  wire \dac_dds_phase_0_1_reg[10]_i_1_n_0 ;
  wire \dac_dds_phase_0_1_reg[10]_i_1_n_1 ;
  wire \dac_dds_phase_0_1_reg[10]_i_1_n_2 ;
  wire \dac_dds_phase_0_1_reg[10]_i_1_n_3 ;
  wire [3:0]\dac_dds_phase_0_1_reg[13] ;
  wire \dac_dds_phase_0_1_reg[14]_i_1_n_3 ;
  wire [0:0]\dac_dds_phase_0_1_reg[15] ;
  wire \dac_dds_phase_0_1_reg[3]_i_1_n_0 ;
  wire \dac_dds_phase_0_1_reg[3]_i_1_n_1 ;
  wire \dac_dds_phase_0_1_reg[3]_i_1_n_2 ;
  wire \dac_dds_phase_0_1_reg[3]_i_1_n_3 ;
  wire [3:0]\dac_dds_phase_0_1_reg[5] ;
  wire \dac_dds_phase_0_1_reg[6]_i_1_n_0 ;
  wire \dac_dds_phase_0_1_reg[6]_i_1_n_1 ;
  wire \dac_dds_phase_0_1_reg[6]_i_1_n_2 ;
  wire \dac_dds_phase_0_1_reg[6]_i_1_n_3 ;
  wire [3:0]\dac_dds_phase_0_1_reg[9] ;
  wire [0:0]dac_dds_phase_0_1_reg__0;
  wire \dac_dds_phase_1_0[0]_i_2_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_3_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_6_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_7_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_8_n_0 ;
  wire \dac_dds_phase_1_0[0]_i_9_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_2_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_3_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_4_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_5_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_6_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_7_n_0 ;
  wire \dac_dds_phase_1_0[12]_i_8_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_2_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_3_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_4_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_5_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_6_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_7_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_8_n_0 ;
  wire \dac_dds_phase_1_0[4]_i_9_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_2_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_3_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_4_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_5_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_6_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_7_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_8_n_0 ;
  wire \dac_dds_phase_1_0[8]_i_9_n_0 ;
  wire [14:0]dac_dds_phase_1_0_reg;
  wire \dac_dds_phase_1_0_reg[0]_i_1_n_0 ;
  wire \dac_dds_phase_1_0_reg[0]_i_1_n_1 ;
  wire \dac_dds_phase_1_0_reg[0]_i_1_n_2 ;
  wire \dac_dds_phase_1_0_reg[0]_i_1_n_3 ;
  wire \dac_dds_phase_1_0_reg[12]_i_1_n_1 ;
  wire \dac_dds_phase_1_0_reg[12]_i_1_n_2 ;
  wire \dac_dds_phase_1_0_reg[12]_i_1_n_3 ;
  wire [1:0]\dac_dds_phase_1_0_reg[3] ;
  wire \dac_dds_phase_1_0_reg[4]_i_1_n_0 ;
  wire \dac_dds_phase_1_0_reg[4]_i_1_n_1 ;
  wire \dac_dds_phase_1_0_reg[4]_i_1_n_2 ;
  wire \dac_dds_phase_1_0_reg[4]_i_1_n_3 ;
  wire \dac_dds_phase_1_0_reg[8]_i_1_n_0 ;
  wire \dac_dds_phase_1_0_reg[8]_i_1_n_1 ;
  wire \dac_dds_phase_1_0_reg[8]_i_1_n_2 ;
  wire \dac_dds_phase_1_0_reg[8]_i_1_n_3 ;
  wire [0:0]dac_dds_phase_1_0_reg__0;
  wire \dac_dds_phase_1_1[0]_i_2_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_3_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_6_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_7_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_8_n_0 ;
  wire \dac_dds_phase_1_1[0]_i_9_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_2_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_3_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_4_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_5_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_6_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_7_n_0 ;
  wire \dac_dds_phase_1_1[12]_i_8_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_2_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_3_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_4_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_5_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_6_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_7_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_8_n_0 ;
  wire \dac_dds_phase_1_1[4]_i_9_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_2_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_3_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_4_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_5_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_6_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_7_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_8_n_0 ;
  wire \dac_dds_phase_1_1[8]_i_9_n_0 ;
  wire [14:0]dac_dds_phase_1_1_reg;
  wire \dac_dds_phase_1_1_reg[0]_i_1_n_0 ;
  wire \dac_dds_phase_1_1_reg[0]_i_1_n_1 ;
  wire \dac_dds_phase_1_1_reg[0]_i_1_n_2 ;
  wire \dac_dds_phase_1_1_reg[0]_i_1_n_3 ;
  wire \dac_dds_phase_1_1_reg[12]_i_1_n_1 ;
  wire \dac_dds_phase_1_1_reg[12]_i_1_n_2 ;
  wire \dac_dds_phase_1_1_reg[12]_i_1_n_3 ;
  wire [1:0]\dac_dds_phase_1_1_reg[3] ;
  wire \dac_dds_phase_1_1_reg[4]_i_1_n_0 ;
  wire \dac_dds_phase_1_1_reg[4]_i_1_n_1 ;
  wire \dac_dds_phase_1_1_reg[4]_i_1_n_2 ;
  wire \dac_dds_phase_1_1_reg[4]_i_1_n_3 ;
  wire \dac_dds_phase_1_1_reg[8]_i_1_n_0 ;
  wire \dac_dds_phase_1_1_reg[8]_i_1_n_1 ;
  wire \dac_dds_phase_1_1_reg[8]_i_1_n_2 ;
  wire \dac_dds_phase_1_1_reg[8]_i_1_n_3 ;
  wire [0:0]dac_dds_phase_1_1_reg__0;
  wire \dac_dds_phase_2_0[0]_i_2_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_3_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_6_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_7_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_8_n_0 ;
  wire \dac_dds_phase_2_0[0]_i_9_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_2_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_3_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_4_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_5_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_6_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_7_n_0 ;
  wire \dac_dds_phase_2_0[12]_i_8_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_2_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_3_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_4_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_5_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_6_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_7_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_8_n_0 ;
  wire \dac_dds_phase_2_0[4]_i_9_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_2_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_3_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_4_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_5_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_6_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_7_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_8_n_0 ;
  wire \dac_dds_phase_2_0[8]_i_9_n_0 ;
  wire [14:0]dac_dds_phase_2_0_reg;
  wire \dac_dds_phase_2_0_reg[0]_i_1_n_0 ;
  wire \dac_dds_phase_2_0_reg[0]_i_1_n_1 ;
  wire \dac_dds_phase_2_0_reg[0]_i_1_n_2 ;
  wire \dac_dds_phase_2_0_reg[0]_i_1_n_3 ;
  wire \dac_dds_phase_2_0_reg[12]_i_1_n_1 ;
  wire \dac_dds_phase_2_0_reg[12]_i_1_n_2 ;
  wire \dac_dds_phase_2_0_reg[12]_i_1_n_3 ;
  wire [1:0]\dac_dds_phase_2_0_reg[3] ;
  wire \dac_dds_phase_2_0_reg[4]_i_1_n_0 ;
  wire \dac_dds_phase_2_0_reg[4]_i_1_n_1 ;
  wire \dac_dds_phase_2_0_reg[4]_i_1_n_2 ;
  wire \dac_dds_phase_2_0_reg[4]_i_1_n_3 ;
  wire \dac_dds_phase_2_0_reg[8]_i_1_n_0 ;
  wire \dac_dds_phase_2_0_reg[8]_i_1_n_1 ;
  wire \dac_dds_phase_2_0_reg[8]_i_1_n_2 ;
  wire \dac_dds_phase_2_0_reg[8]_i_1_n_3 ;
  wire [0:0]dac_dds_phase_2_0_reg__0;
  wire \dac_dds_phase_2_1[0]_i_2_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_3_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_6_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_7_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_8_n_0 ;
  wire \dac_dds_phase_2_1[0]_i_9_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_2_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_3_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_4_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_5_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_6_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_7_n_0 ;
  wire \dac_dds_phase_2_1[12]_i_8_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_2_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_3_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_4_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_5_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_6_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_7_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_8_n_0 ;
  wire \dac_dds_phase_2_1[4]_i_9_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_2_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_3_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_4_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_5_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_6_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_7_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_8_n_0 ;
  wire \dac_dds_phase_2_1[8]_i_9_n_0 ;
  wire [14:0]dac_dds_phase_2_1_reg;
  wire \dac_dds_phase_2_1_reg[0]_i_1_n_0 ;
  wire \dac_dds_phase_2_1_reg[0]_i_1_n_1 ;
  wire \dac_dds_phase_2_1_reg[0]_i_1_n_2 ;
  wire \dac_dds_phase_2_1_reg[0]_i_1_n_3 ;
  wire \dac_dds_phase_2_1_reg[12]_i_1_n_1 ;
  wire \dac_dds_phase_2_1_reg[12]_i_1_n_2 ;
  wire \dac_dds_phase_2_1_reg[12]_i_1_n_3 ;
  wire [1:0]\dac_dds_phase_2_1_reg[3] ;
  wire \dac_dds_phase_2_1_reg[4]_i_1_n_0 ;
  wire \dac_dds_phase_2_1_reg[4]_i_1_n_1 ;
  wire \dac_dds_phase_2_1_reg[4]_i_1_n_2 ;
  wire \dac_dds_phase_2_1_reg[4]_i_1_n_3 ;
  wire \dac_dds_phase_2_1_reg[8]_i_1_n_0 ;
  wire \dac_dds_phase_2_1_reg[8]_i_1_n_1 ;
  wire \dac_dds_phase_2_1_reg[8]_i_1_n_2 ;
  wire \dac_dds_phase_2_1_reg[8]_i_1_n_3 ;
  wire [0:0]dac_dds_phase_2_1_reg__0;
  wire \dac_dds_phase_3_0[0]_i_6_n_0 ;
  wire \dac_dds_phase_3_0[0]_i_7_n_0 ;
  wire \dac_dds_phase_3_0[0]_i_8_n_0 ;
  wire \dac_dds_phase_3_0[0]_i_9_n_0 ;
  wire \dac_dds_phase_3_0[12]_i_5_n_0 ;
  wire \dac_dds_phase_3_0[12]_i_6_n_0 ;
  wire \dac_dds_phase_3_0[12]_i_7_n_0 ;
  wire \dac_dds_phase_3_0[12]_i_8_n_0 ;
  wire \dac_dds_phase_3_0[4]_i_6_n_0 ;
  wire \dac_dds_phase_3_0[4]_i_7_n_0 ;
  wire \dac_dds_phase_3_0[4]_i_8_n_0 ;
  wire \dac_dds_phase_3_0[4]_i_9_n_0 ;
  wire \dac_dds_phase_3_0[8]_i_6_n_0 ;
  wire \dac_dds_phase_3_0[8]_i_7_n_0 ;
  wire \dac_dds_phase_3_0[8]_i_8_n_0 ;
  wire \dac_dds_phase_3_0[8]_i_9_n_0 ;
  wire \dac_dds_phase_3_0_reg[0]_i_1_n_0 ;
  wire \dac_dds_phase_3_0_reg[0]_i_1_n_1 ;
  wire \dac_dds_phase_3_0_reg[0]_i_1_n_2 ;
  wire \dac_dds_phase_3_0_reg[0]_i_1_n_3 ;
  wire \dac_dds_phase_3_0_reg[12]_i_1_n_1 ;
  wire \dac_dds_phase_3_0_reg[12]_i_1_n_2 ;
  wire \dac_dds_phase_3_0_reg[12]_i_1_n_3 ;
  wire [13:0]\dac_dds_phase_3_0_reg[15] ;
  wire [1:0]\dac_dds_phase_3_0_reg[3] ;
  wire \dac_dds_phase_3_0_reg[4]_i_1_n_0 ;
  wire \dac_dds_phase_3_0_reg[4]_i_1_n_1 ;
  wire \dac_dds_phase_3_0_reg[4]_i_1_n_2 ;
  wire \dac_dds_phase_3_0_reg[4]_i_1_n_3 ;
  wire \dac_dds_phase_3_0_reg[8]_i_1_n_0 ;
  wire \dac_dds_phase_3_0_reg[8]_i_1_n_1 ;
  wire \dac_dds_phase_3_0_reg[8]_i_1_n_2 ;
  wire \dac_dds_phase_3_0_reg[8]_i_1_n_3 ;
  wire [0:0]dac_dds_phase_3_0_reg__0;
  wire \dac_dds_phase_3_1[0]_i_2_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_3_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_6_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_7_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_8_n_0 ;
  wire \dac_dds_phase_3_1[0]_i_9_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_2_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_3_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_4_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_5_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_6_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_7_n_0 ;
  wire \dac_dds_phase_3_1[12]_i_8_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_2_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_3_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_4_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_5_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_6_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_7_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_8_n_0 ;
  wire \dac_dds_phase_3_1[4]_i_9_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_2_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_3_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_4_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_5_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_6_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_7_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_8_n_0 ;
  wire \dac_dds_phase_3_1[8]_i_9_n_0 ;
  wire \dac_dds_phase_3_1_reg[0]_i_1_n_0 ;
  wire \dac_dds_phase_3_1_reg[0]_i_1_n_1 ;
  wire \dac_dds_phase_3_1_reg[0]_i_1_n_2 ;
  wire \dac_dds_phase_3_1_reg[0]_i_1_n_3 ;
  wire \dac_dds_phase_3_1_reg[12]_i_1_n_1 ;
  wire \dac_dds_phase_3_1_reg[12]_i_1_n_2 ;
  wire \dac_dds_phase_3_1_reg[12]_i_1_n_3 ;
  wire [14:0]\dac_dds_phase_3_1_reg[15] ;
  wire [13:0]\dac_dds_phase_3_1_reg[15]_0 ;
  wire [1:0]\dac_dds_phase_3_1_reg[3] ;
  wire \dac_dds_phase_3_1_reg[4]_i_1_n_0 ;
  wire \dac_dds_phase_3_1_reg[4]_i_1_n_1 ;
  wire \dac_dds_phase_3_1_reg[4]_i_1_n_2 ;
  wire \dac_dds_phase_3_1_reg[4]_i_1_n_3 ;
  wire \dac_dds_phase_3_1_reg[8]_i_1_n_0 ;
  wire \dac_dds_phase_3_1_reg[8]_i_1_n_1 ;
  wire \dac_dds_phase_3_1_reg[8]_i_1_n_2 ;
  wire \dac_dds_phase_3_1_reg[8]_i_1_n_3 ;
  wire [0:0]dac_dds_phase_3_1_reg__0;
  wire dac_frame_s_0;
  wire [15:0]dac_pat_data_1_s;
  wire [15:0]dac_pat_data_2_s;
  wire [14:2]in;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire [5:0]up_xfer_count_reg;
  wire [131:0]up_xfer_data;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;
  wire up_xfer_toggle_i_1_n_0;
  wire up_xfer_toggle_i_3_n_0;
  wire [3:1]\NLW_dac_dds_phase_0_0_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dac_dds_phase_0_0_reg[14]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_dac_dds_phase_0_0_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_dac_dds_phase_0_1_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dac_dds_phase_0_1_reg[14]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_dac_dds_phase_0_1_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_1_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_1_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_2_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_2_1_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_3_0_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dac_dds_phase_3_1_reg[12]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl[131]_i_1 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[0] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[0]),
        .Q(dac_data_sel_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[100] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[100]),
        .Q(Q[46]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[101] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[101]),
        .Q(Q[47]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[102] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[102]),
        .Q(dac_dds_init_1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[103] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[103]),
        .Q(dac_dds_init_1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[104] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[104]),
        .Q(dac_dds_init_1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[105] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[105]),
        .Q(dac_dds_init_1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[106] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[106]),
        .Q(dac_dds_init_1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[107] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[107]),
        .Q(dac_dds_init_1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[108] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[108]),
        .Q(dac_dds_init_1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[109] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[109]),
        .Q(dac_dds_init_1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[10] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[10]),
        .Q(dac_pat_data_2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[110] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[110]),
        .Q(dac_dds_init_1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[111] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[111]),
        .Q(dac_dds_init_1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[112] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[112]),
        .Q(dac_dds_init_1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[113] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[113]),
        .Q(dac_dds_init_1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[114] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[114]),
        .Q(dac_dds_init_1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[115] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[115]),
        .Q(dac_dds_init_1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[116] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[116]),
        .Q(Q[48]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[117] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[117]),
        .Q(Q[49]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[118] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[118]),
        .Q(Q[50]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[119] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[119]),
        .Q(Q[51]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[11] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[11]),
        .Q(dac_pat_data_2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[120] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[120]),
        .Q(Q[52]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[121] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[121]),
        .Q(Q[53]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[122] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[122]),
        .Q(Q[54]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[123] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[123]),
        .Q(Q[55]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[124] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[124]),
        .Q(Q[56]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[125] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[125]),
        .Q(Q[57]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[126] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[126]),
        .Q(Q[58]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[127] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[127]),
        .Q(Q[59]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[128] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[128]),
        .Q(Q[60]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[129] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[129]),
        .Q(Q[61]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[12] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[12]),
        .Q(dac_pat_data_2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[130] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[130]),
        .Q(Q[62]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[131] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[131]),
        .Q(Q[63]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[13] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[13]),
        .Q(dac_pat_data_2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[14] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[14]),
        .Q(dac_pat_data_2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[15] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[15]),
        .Q(dac_pat_data_2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[16] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[16]),
        .Q(dac_pat_data_2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[17] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[17]),
        .Q(dac_pat_data_2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[18] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[18]),
        .Q(dac_pat_data_2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[19] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[19]),
        .Q(dac_pat_data_2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[1] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[1]),
        .Q(dac_data_sel_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[20] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[20]),
        .Q(dac_pat_data_1_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[21] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[21]),
        .Q(dac_pat_data_1_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[22] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[22]),
        .Q(dac_pat_data_1_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[23] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[23]),
        .Q(dac_pat_data_1_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[24] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[24]),
        .Q(dac_pat_data_1_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[25] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[25]),
        .Q(dac_pat_data_1_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[26] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[26]),
        .Q(dac_pat_data_1_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[27] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[27]),
        .Q(dac_pat_data_1_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[28] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[28]),
        .Q(dac_pat_data_1_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[29] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[29]),
        .Q(dac_pat_data_1_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[2] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[2]),
        .Q(dac_data_sel_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[30] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[30]),
        .Q(dac_pat_data_1_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[31] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[31]),
        .Q(dac_pat_data_1_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[32] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[32]),
        .Q(dac_pat_data_1_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[33] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[33]),
        .Q(dac_pat_data_1_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[34] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[34]),
        .Q(dac_pat_data_1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[35] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[35]),
        .Q(dac_pat_data_1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[36] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[36]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[37] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[37]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[38] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[38]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[39] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[39]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[3] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[3]),
        .Q(dac_data_sel_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[40] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[40]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[41] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[41]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[42] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[42]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[43] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[43]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[44] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[44]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[45] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[45]),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[46] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[46]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[47] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[47]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[48] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[48]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[49] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[49]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[4] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[4]),
        .Q(dac_pat_data_2_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[50] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[50]),
        .Q(dac_dds_incr_2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[51] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[51]),
        .Q(dac_dds_incr_2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[52] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[52]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[53] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[53]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[54] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[54]),
        .Q(dac_dds_init_2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[55] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[55]),
        .Q(dac_dds_init_2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[56] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[56]),
        .Q(dac_dds_init_2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[57] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[57]),
        .Q(dac_dds_init_2_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[58] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[58]),
        .Q(dac_dds_init_2_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[59] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[59]),
        .Q(dac_dds_init_2_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[5] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[5]),
        .Q(dac_pat_data_2_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[60] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[60]),
        .Q(dac_dds_init_2_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[61] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[61]),
        .Q(dac_dds_init_2_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[62] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[62]),
        .Q(dac_dds_init_2_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[63] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[63]),
        .Q(dac_dds_init_2_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[64] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[64]),
        .Q(dac_dds_init_2_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[65] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[65]),
        .Q(dac_dds_init_2_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[66] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[66]),
        .Q(dac_dds_init_2_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[67] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[67]),
        .Q(dac_dds_init_2_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[68] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[68]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[69] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[69]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[6] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[6]),
        .Q(dac_pat_data_2_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[70] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[70]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[71] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[71]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[72] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[72]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[73] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[73]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[74] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[74]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[75] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[75]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[76] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[76]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[77] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[77]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[78] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[78]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[79] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[79]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[7] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[7]),
        .Q(dac_pat_data_2_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[80] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[80]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[81] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[81]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[82] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[82]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[83] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[83]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[84] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[84]),
        .Q(Q[32]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[85] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[85]),
        .Q(Q[33]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[86] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[86]),
        .Q(Q[34]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[87] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[87]),
        .Q(Q[35]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[88] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[88]),
        .Q(Q[36]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[89] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[89]),
        .Q(Q[37]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[8] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[8]),
        .Q(dac_pat_data_2_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[90] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[90]),
        .Q(Q[38]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[91] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[91]),
        .Q(Q[39]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[92] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[92]),
        .Q(Q[40]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[93] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[93]),
        .Q(Q[41]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[94] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[94]),
        .Q(Q[42]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[95] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[95]),
        .Q(Q[43]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[96] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[96]),
        .Q(Q[44]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[97] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[97]),
        .Q(Q[45]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[98] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[98]),
        .Q(dac_dds_incr_1_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[99] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[99]),
        .Q(dac_dds_incr_1_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \d_data_cntrl_reg[9] 
       (.C(d_xfer_toggle_reg_0),
        .CE(d_xfer_toggle_s),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_data[9]),
        .Q(dac_pat_data_2_s[5]));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(d_xfer_toggle_reg_0),
        .CE(1'b1),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(d_xfer_toggle_reg_0),
        .CE(1'b1),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(d_xfer_toggle_reg_0),
        .CE(1'b1),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(d_xfer_toggle_reg_0),
        .CE(1'b1),
        .CLR(\d_data_cntrl_reg[0]_0 ),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[0]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[0]),
        .I2(\dac_data_reg[63] [0]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[0]),
        .O(\dac_ddata_0[63] [0]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[10]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[10]),
        .I2(\dac_data_reg[63] [10]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[10]),
        .O(\dac_ddata_0[63] [10]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[11]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[11]),
        .I2(\dac_data_reg[63] [11]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[11]),
        .O(\dac_ddata_0[63] [11]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[12]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[12]),
        .I2(\dac_data_reg[63] [12]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[12]),
        .O(\dac_ddata_0[63] [12]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[13]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[13]),
        .I2(\dac_data_reg[63] [13]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[13]),
        .O(\dac_ddata_0[63] [13]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[14]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[14]),
        .I2(\dac_data_reg[63] [14]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[14]),
        .O(\dac_ddata_0[63] [14]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[15]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[15]),
        .I2(\dac_data_reg[63] [15]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[15]),
        .O(\dac_ddata_0[63] [15]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[16]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[16]),
        .I2(\dac_data_reg[63] [16]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[0]),
        .O(\dac_ddata_0[63] [16]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[17]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[17]),
        .I2(\dac_data_reg[63] [17]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[1]),
        .O(\dac_ddata_0[63] [17]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[18]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[18]),
        .I2(\dac_data_reg[63] [18]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[2]),
        .O(\dac_ddata_0[63] [18]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[19]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[19]),
        .I2(\dac_data_reg[63] [19]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[3]),
        .O(\dac_ddata_0[63] [19]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[1]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[1]),
        .I2(\dac_data_reg[63] [1]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[1]),
        .O(\dac_ddata_0[63] [1]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[20]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[20]),
        .I2(\dac_data_reg[63] [20]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[4]),
        .O(\dac_ddata_0[63] [20]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[21]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[21]),
        .I2(\dac_data_reg[63] [21]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[5]),
        .O(\dac_ddata_0[63] [21]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[22]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[22]),
        .I2(\dac_data_reg[63] [22]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[6]),
        .O(\dac_ddata_0[63] [22]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[23]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[23]),
        .I2(\dac_data_reg[63] [23]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[7]),
        .O(\dac_ddata_0[63] [23]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[24]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[24]),
        .I2(\dac_data_reg[63] [24]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[8]),
        .O(\dac_ddata_0[63] [24]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[25]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[25]),
        .I2(\dac_data_reg[63] [25]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[9]),
        .O(\dac_ddata_0[63] [25]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[26]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[26]),
        .I2(\dac_data_reg[63] [26]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[10]),
        .O(\dac_ddata_0[63] [26]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[27]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[27]),
        .I2(\dac_data_reg[63] [27]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[11]),
        .O(\dac_ddata_0[63] [27]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[28]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[28]),
        .I2(\dac_data_reg[63] [28]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[12]),
        .O(\dac_ddata_0[63] [28]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[29]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[29]),
        .I2(\dac_data_reg[63] [29]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[13]),
        .O(\dac_ddata_0[63] [29]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[2]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[2]),
        .I2(\dac_data_reg[63] [2]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[2]),
        .O(\dac_ddata_0[63] [2]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[30]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[30]),
        .I2(\dac_data_reg[63] [30]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[14]),
        .O(\dac_ddata_0[63] [30]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[31]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[31]),
        .I2(\dac_data_reg[63] [31]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[15]),
        .O(\dac_ddata_0[63] [31]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[32]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[32]),
        .I2(\dac_data_reg[63] [32]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[0]),
        .O(\dac_ddata_0[63] [32]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[33]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[33]),
        .I2(\dac_data_reg[63] [33]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[1]),
        .O(\dac_ddata_0[63] [33]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[34]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[34]),
        .I2(\dac_data_reg[63] [34]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[2]),
        .O(\dac_ddata_0[63] [34]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[35]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[35]),
        .I2(\dac_data_reg[63] [35]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[3]),
        .O(\dac_ddata_0[63] [35]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[36]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[36]),
        .I2(\dac_data_reg[63] [36]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[4]),
        .O(\dac_ddata_0[63] [36]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[37]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[37]),
        .I2(\dac_data_reg[63] [37]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[5]),
        .O(\dac_ddata_0[63] [37]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[38]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[38]),
        .I2(\dac_data_reg[63] [38]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[6]),
        .O(\dac_ddata_0[63] [38]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[39]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[39]),
        .I2(\dac_data_reg[63] [39]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[7]),
        .O(\dac_ddata_0[63] [39]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[3]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[3]),
        .I2(\dac_data_reg[63] [3]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[3]),
        .O(\dac_ddata_0[63] [3]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[40]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[40]),
        .I2(\dac_data_reg[63] [40]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[8]),
        .O(\dac_ddata_0[63] [40]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[41]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[41]),
        .I2(\dac_data_reg[63] [41]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[9]),
        .O(\dac_ddata_0[63] [41]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[42]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[42]),
        .I2(\dac_data_reg[63] [42]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[10]),
        .O(\dac_ddata_0[63] [42]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[43]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[43]),
        .I2(\dac_data_reg[63] [43]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[11]),
        .O(\dac_ddata_0[63] [43]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[44]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[44]),
        .I2(\dac_data_reg[63] [44]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[12]),
        .O(\dac_ddata_0[63] [44]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[45]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[45]),
        .I2(\dac_data_reg[63] [45]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[13]),
        .O(\dac_ddata_0[63] [45]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[46]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[46]),
        .I2(\dac_data_reg[63] [46]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[14]),
        .O(\dac_ddata_0[63] [46]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[47]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[47]),
        .I2(\dac_data_reg[63] [47]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[15]),
        .O(\dac_ddata_0[63] [47]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[48]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[48]),
        .I2(\dac_data_reg[63] [48]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[0]),
        .O(\dac_ddata_0[63] [48]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[49]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[49]),
        .I2(\dac_data_reg[63] [49]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[1]),
        .O(\dac_ddata_0[63] [49]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[4]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[4]),
        .I2(\dac_data_reg[63] [4]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[4]),
        .O(\dac_ddata_0[63] [4]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[50]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[50]),
        .I2(\dac_data_reg[63] [50]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[2]),
        .O(\dac_ddata_0[63] [50]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[51]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[51]),
        .I2(\dac_data_reg[63] [51]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[3]),
        .O(\dac_ddata_0[63] [51]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[52]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[52]),
        .I2(\dac_data_reg[63] [52]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[4]),
        .O(\dac_ddata_0[63] [52]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[53]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[53]),
        .I2(\dac_data_reg[63] [53]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[5]),
        .O(\dac_ddata_0[63] [53]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[54]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[54]),
        .I2(\dac_data_reg[63] [54]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[6]),
        .O(\dac_ddata_0[63] [54]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[55]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[55]),
        .I2(\dac_data_reg[63] [55]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[7]),
        .O(\dac_ddata_0[63] [55]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[56]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[56]),
        .I2(\dac_data_reg[63] [56]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[8]),
        .O(\dac_ddata_0[63] [56]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[57]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[57]),
        .I2(\dac_data_reg[63] [57]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[9]),
        .O(\dac_ddata_0[63] [57]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[58]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[58]),
        .I2(\dac_data_reg[63] [58]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[10]),
        .O(\dac_ddata_0[63] [58]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[59]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[59]),
        .I2(\dac_data_reg[63] [59]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[11]),
        .O(\dac_ddata_0[63] [59]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[5]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[5]),
        .I2(\dac_data_reg[63] [5]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[5]),
        .O(\dac_ddata_0[63] [5]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[60]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[60]),
        .I2(\dac_data_reg[63] [60]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[12]),
        .O(\dac_ddata_0[63] [60]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[61]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[61]),
        .I2(\dac_data_reg[63] [61]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[13]),
        .O(\dac_ddata_0[63] [61]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[62]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[62]),
        .I2(\dac_data_reg[63] [62]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[14]),
        .O(\dac_ddata_0[63] [62]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[63]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[63]),
        .I2(\dac_data_reg[63] [63]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_2_s[15]),
        .O(\dac_ddata_0[63] [63]));
  LUT2 #(
    .INIT(4'hE)) 
    \dac_data[63]_i_2 
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[2]),
        .O(\dac_data[63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[6]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[6]),
        .I2(\dac_data_reg[63] [6]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[6]),
        .O(\dac_ddata_0[63] [6]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[7]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[7]),
        .I2(\dac_data_reg[63] [7]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[7]),
        .O(\dac_ddata_0[63] [7]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[8]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[8]),
        .I2(\dac_data_reg[63] [8]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[8]),
        .O(\dac_ddata_0[63] [8]));
  LUT6 #(
    .INIT(64'hF0E4F5F0F0E4A0F0)) 
    \dac_data[9]_i_1 
       (.I0(\dac_data[63]_i_2_n_0 ),
        .I1(dac_ddata_0[9]),
        .I2(\dac_data_reg[63] [9]),
        .I3(dac_data_sel_s[0]),
        .I4(dac_data_sel_s[1]),
        .I5(dac_pat_data_1_s[9]),
        .O(\dac_ddata_0[63] [9]));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[10]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [11]),
        .I1(dac_dds_phase_0_0_reg[13]),
        .I2(E),
        .I3(dac_dds_init_1_s[13]),
        .O(\dac_dds_phase_0_0[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[10]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [10]),
        .I1(dac_dds_phase_0_0_reg[12]),
        .I2(E),
        .I3(dac_dds_init_1_s[12]),
        .O(\dac_dds_phase_0_0[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[10]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [9]),
        .I1(dac_dds_phase_0_0_reg[11]),
        .I2(E),
        .I3(dac_dds_init_1_s[11]),
        .O(\dac_dds_phase_0_0[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[10]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [8]),
        .I1(dac_dds_phase_0_0_reg[10]),
        .I2(E),
        .I3(dac_dds_init_1_s[10]),
        .O(\dac_dds_phase_0_0[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[14]_i_3 
       (.I0(\dac_dds_phase_3_0_reg[15] [13]),
        .I1(dac_dds_phase_0_0_reg__0),
        .I2(E),
        .I3(dac_dds_init_1_s[15]),
        .O(\dac_dds_phase_0_0[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[14]_i_4 
       (.I0(\dac_dds_phase_3_0_reg[15] [12]),
        .I1(dac_dds_phase_0_0_reg[14]),
        .I2(E),
        .I3(dac_dds_init_1_s[14]),
        .O(\dac_dds_phase_0_0[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[2]_i_1 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(dac_dds_phase_0_0_reg[2]),
        .I2(E),
        .I3(dac_dds_init_1_s[2]),
        .O(\dac_dds_incr_0_reg[2] ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[3]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [3]),
        .I1(dac_dds_phase_0_0_reg[5]),
        .I2(E),
        .I3(dac_dds_init_1_s[5]),
        .O(\dac_dds_phase_0_0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[3]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [2]),
        .I1(dac_dds_phase_0_0_reg[4]),
        .I2(E),
        .I3(dac_dds_init_1_s[4]),
        .O(\dac_dds_phase_0_0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[3]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [1]),
        .I1(dac_dds_phase_0_0_reg[3]),
        .I2(E),
        .I3(dac_dds_init_1_s[3]),
        .O(\dac_dds_phase_0_0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[3]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(dac_dds_phase_0_0_reg[2]),
        .I2(E),
        .I3(dac_dds_init_1_s[2]),
        .O(\dac_dds_phase_0_0[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[6]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [7]),
        .I1(dac_dds_phase_0_0_reg[9]),
        .I2(E),
        .I3(dac_dds_init_1_s[9]),
        .O(\dac_dds_phase_0_0[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[6]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [6]),
        .I1(dac_dds_phase_0_0_reg[8]),
        .I2(E),
        .I3(dac_dds_init_1_s[8]),
        .O(\dac_dds_phase_0_0[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[6]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [5]),
        .I1(dac_dds_phase_0_0_reg[7]),
        .I2(E),
        .I3(dac_dds_init_1_s[7]),
        .O(\dac_dds_phase_0_0[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_0[6]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [4]),
        .I1(dac_dds_phase_0_0_reg[6]),
        .I2(E),
        .I3(dac_dds_init_1_s[6]),
        .O(\dac_dds_phase_0_0[6]_i_9_n_0 ));
  CARRY4 \dac_dds_phase_0_0_reg[10]_i_1 
       (.CI(\dac_dds_phase_0_0_reg[6]_i_1_n_0 ),
        .CO({\dac_dds_phase_0_0_reg[10]_i_1_n_0 ,\dac_dds_phase_0_0_reg[10]_i_1_n_1 ,\dac_dds_phase_0_0_reg[10]_i_1_n_2 ,\dac_dds_phase_0_0_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_0_reg[13] ),
        .O(\dac_dds_incr_0_reg[13] ),
        .S({\dac_dds_phase_0_0[10]_i_6_n_0 ,\dac_dds_phase_0_0[10]_i_7_n_0 ,\dac_dds_phase_0_0[10]_i_8_n_0 ,\dac_dds_phase_0_0[10]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_0_0_reg[14]_i_1 
       (.CI(\dac_dds_phase_0_0_reg[10]_i_1_n_0 ),
        .CO({\NLW_dac_dds_phase_0_0_reg[14]_i_1_CO_UNCONNECTED [3:1],\dac_dds_phase_0_0_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dac_dds_phase_0_0_reg[15] }),
        .O({\NLW_dac_dds_phase_0_0_reg[14]_i_1_O_UNCONNECTED [3:2],\dac_dds_incr_0_reg[14] }),
        .S({1'b0,1'b0,\dac_dds_phase_0_0[14]_i_3_n_0 ,\dac_dds_phase_0_0[14]_i_4_n_0 }));
  CARRY4 \dac_dds_phase_0_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dac_dds_phase_0_0_reg[3]_i_1_n_0 ,\dac_dds_phase_0_0_reg[3]_i_1_n_1 ,\dac_dds_phase_0_0_reg[3]_i_1_n_2 ,\dac_dds_phase_0_0_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(DI),
        .O({O,\NLW_dac_dds_phase_0_0_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\dac_dds_phase_0_0[3]_i_6_n_0 ,\dac_dds_phase_0_0[3]_i_7_n_0 ,\dac_dds_phase_0_0[3]_i_8_n_0 ,\dac_dds_phase_0_0[3]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_0_0_reg[6]_i_1 
       (.CI(\dac_dds_phase_0_0_reg[3]_i_1_n_0 ),
        .CO({\dac_dds_phase_0_0_reg[6]_i_1_n_0 ,\dac_dds_phase_0_0_reg[6]_i_1_n_1 ,\dac_dds_phase_0_0_reg[6]_i_1_n_2 ,\dac_dds_phase_0_0_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_0_reg[9] ),
        .O(\dac_dds_incr_0_reg[9] ),
        .S({\dac_dds_phase_0_0[6]_i_6_n_0 ,\dac_dds_phase_0_0[6]_i_7_n_0 ,\dac_dds_phase_0_0[6]_i_8_n_0 ,\dac_dds_phase_0_0[6]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[10]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I1(dac_dds_phase_0_1_reg[13]),
        .I2(E),
        .I3(dac_dds_init_2_s[13]),
        .O(\dac_dds_phase_0_1[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[10]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I1(dac_dds_phase_0_1_reg[12]),
        .I2(E),
        .I3(dac_dds_init_2_s[12]),
        .O(\dac_dds_phase_0_1[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[10]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I1(dac_dds_phase_0_1_reg[11]),
        .I2(E),
        .I3(dac_dds_init_2_s[11]),
        .O(\dac_dds_phase_0_1[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[10]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I1(dac_dds_phase_0_1_reg[10]),
        .I2(E),
        .I3(dac_dds_init_2_s[10]),
        .O(\dac_dds_phase_0_1[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[14]_i_3 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [13]),
        .I1(dac_dds_phase_0_1_reg__0),
        .I2(E),
        .I3(dac_dds_init_2_s[15]),
        .O(\dac_dds_phase_0_1[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[14]_i_4 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I1(dac_dds_phase_0_1_reg[14]),
        .I2(E),
        .I3(dac_dds_init_2_s[14]),
        .O(\dac_dds_phase_0_1[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[2]_i_1 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(dac_dds_phase_0_1_reg[2]),
        .I2(E),
        .I3(dac_dds_init_2_s[2]),
        .O(\dac_dds_incr_1_reg[2] ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[3]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I1(dac_dds_phase_0_1_reg[5]),
        .I2(E),
        .I3(dac_dds_init_2_s[5]),
        .O(\dac_dds_phase_0_1[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[3]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I1(dac_dds_phase_0_1_reg[4]),
        .I2(E),
        .I3(dac_dds_init_2_s[4]),
        .O(\dac_dds_phase_0_1[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[3]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I1(dac_dds_phase_0_1_reg[3]),
        .I2(E),
        .I3(dac_dds_init_2_s[3]),
        .O(\dac_dds_phase_0_1[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[3]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(dac_dds_phase_0_1_reg[2]),
        .I2(E),
        .I3(dac_dds_init_2_s[2]),
        .O(\dac_dds_phase_0_1[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[6]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I1(dac_dds_phase_0_1_reg[9]),
        .I2(E),
        .I3(dac_dds_init_2_s[9]),
        .O(\dac_dds_phase_0_1[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[6]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I1(dac_dds_phase_0_1_reg[8]),
        .I2(E),
        .I3(dac_dds_init_2_s[8]),
        .O(\dac_dds_phase_0_1[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[6]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I1(dac_dds_phase_0_1_reg[7]),
        .I2(E),
        .I3(dac_dds_init_2_s[7]),
        .O(\dac_dds_phase_0_1[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dac_dds_phase_0_1[6]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I1(dac_dds_phase_0_1_reg[6]),
        .I2(E),
        .I3(dac_dds_init_2_s[6]),
        .O(\dac_dds_phase_0_1[6]_i_9_n_0 ));
  CARRY4 \dac_dds_phase_0_1_reg[10]_i_1 
       (.CI(\dac_dds_phase_0_1_reg[6]_i_1_n_0 ),
        .CO({\dac_dds_phase_0_1_reg[10]_i_1_n_0 ,\dac_dds_phase_0_1_reg[10]_i_1_n_1 ,\dac_dds_phase_0_1_reg[10]_i_1_n_2 ,\dac_dds_phase_0_1_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_1_reg[13] ),
        .O(\dac_dds_incr_1_reg[13] ),
        .S({\dac_dds_phase_0_1[10]_i_6_n_0 ,\dac_dds_phase_0_1[10]_i_7_n_0 ,\dac_dds_phase_0_1[10]_i_8_n_0 ,\dac_dds_phase_0_1[10]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_0_1_reg[14]_i_1 
       (.CI(\dac_dds_phase_0_1_reg[10]_i_1_n_0 ),
        .CO({\NLW_dac_dds_phase_0_1_reg[14]_i_1_CO_UNCONNECTED [3:1],\dac_dds_phase_0_1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dac_dds_phase_0_1_reg[15] }),
        .O({\NLW_dac_dds_phase_0_1_reg[14]_i_1_O_UNCONNECTED [3:2],\dac_dds_incr_1_reg[14] }),
        .S({1'b0,1'b0,\dac_dds_phase_0_1[14]_i_3_n_0 ,\dac_dds_phase_0_1[14]_i_4_n_0 }));
  CARRY4 \dac_dds_phase_0_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dac_dds_phase_0_1_reg[3]_i_1_n_0 ,\dac_dds_phase_0_1_reg[3]_i_1_n_1 ,\dac_dds_phase_0_1_reg[3]_i_1_n_2 ,\dac_dds_phase_0_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_1_reg[5] ),
        .O({\dac_dds_incr_1_reg[5] ,\NLW_dac_dds_phase_0_1_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\dac_dds_phase_0_1[3]_i_6_n_0 ,\dac_dds_phase_0_1[3]_i_7_n_0 ,\dac_dds_phase_0_1[3]_i_8_n_0 ,\dac_dds_phase_0_1[3]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_0_1_reg[6]_i_1 
       (.CI(\dac_dds_phase_0_1_reg[3]_i_1_n_0 ),
        .CO({\dac_dds_phase_0_1_reg[6]_i_1_n_0 ,\dac_dds_phase_0_1_reg[6]_i_1_n_1 ,\dac_dds_phase_0_1_reg[6]_i_1_n_2 ,\dac_dds_phase_0_1_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\dac_dds_phase_0_1_reg[9] ),
        .O(\dac_dds_incr_1_reg[9] ),
        .S({\dac_dds_phase_0_1[6]_i_6_n_0 ,\dac_dds_phase_0_1[6]_i_7_n_0 ,\dac_dds_phase_0_1[6]_i_8_n_0 ,\dac_dds_phase_0_1[6]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[0]_i_2 
       (.I0(Q[35]),
        .I1(\dac_dds_phase_3_0_reg[15] [1]),
        .I2(E),
        .O(\dac_dds_phase_1_0[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[0]_i_3 
       (.I0(Q[34]),
        .I1(\dac_dds_phase_3_0_reg[15] [0]),
        .I2(E),
        .O(\dac_dds_phase_1_0[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[0]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [1]),
        .I1(Q[35]),
        .I2(dac_dds_phase_1_0_reg[3]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[3]),
        .O(\dac_dds_phase_1_0[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[0]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(Q[34]),
        .I2(dac_dds_phase_1_0_reg[2]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[2]),
        .O(\dac_dds_phase_1_0[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_1_0[0]_i_8 
       (.I0(Q[33]),
        .I1(dac_dds_phase_1_0_reg[1]),
        .I2(E),
        .I3(dac_dds_phase_0_0_reg[1]),
        .O(\dac_dds_phase_1_0[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_1_0[0]_i_9 
       (.I0(Q[32]),
        .I1(dac_dds_phase_1_0_reg[0]),
        .I2(E),
        .I3(dac_dds_phase_0_0_reg[0]),
        .O(\dac_dds_phase_1_0[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[12]_i_2 
       (.I0(dac_dds_incr_1_s[14]),
        .I1(\dac_dds_phase_3_0_reg[15] [12]),
        .I2(E),
        .O(\dac_dds_phase_1_0[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[12]_i_3 
       (.I0(Q[45]),
        .I1(\dac_dds_phase_3_0_reg[15] [11]),
        .I2(E),
        .O(\dac_dds_phase_1_0[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[12]_i_4 
       (.I0(Q[44]),
        .I1(\dac_dds_phase_3_0_reg[15] [10]),
        .I2(E),
        .O(\dac_dds_phase_1_0[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[12]_i_5 
       (.I0(\dac_dds_phase_3_0_reg[15] [13]),
        .I1(dac_dds_incr_1_s[15]),
        .I2(dac_dds_phase_1_0_reg__0),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg__0),
        .O(\dac_dds_phase_1_0[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[12]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [12]),
        .I1(dac_dds_incr_1_s[14]),
        .I2(dac_dds_phase_1_0_reg[14]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[14]),
        .O(\dac_dds_phase_1_0[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[12]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [11]),
        .I1(Q[45]),
        .I2(dac_dds_phase_1_0_reg[13]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[13]),
        .O(\dac_dds_phase_1_0[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[12]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [10]),
        .I1(Q[44]),
        .I2(dac_dds_phase_1_0_reg[12]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[12]),
        .O(\dac_dds_phase_1_0[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[4]_i_2 
       (.I0(Q[39]),
        .I1(\dac_dds_phase_3_0_reg[15] [5]),
        .I2(E),
        .O(\dac_dds_phase_1_0[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[4]_i_3 
       (.I0(Q[38]),
        .I1(\dac_dds_phase_3_0_reg[15] [4]),
        .I2(E),
        .O(\dac_dds_phase_1_0[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[4]_i_4 
       (.I0(Q[37]),
        .I1(\dac_dds_phase_3_0_reg[15] [3]),
        .I2(E),
        .O(\dac_dds_phase_1_0[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[4]_i_5 
       (.I0(Q[36]),
        .I1(\dac_dds_phase_3_0_reg[15] [2]),
        .I2(E),
        .O(\dac_dds_phase_1_0[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[4]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [5]),
        .I1(Q[39]),
        .I2(dac_dds_phase_1_0_reg[7]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[7]),
        .O(\dac_dds_phase_1_0[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[4]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [4]),
        .I1(Q[38]),
        .I2(dac_dds_phase_1_0_reg[6]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[6]),
        .O(\dac_dds_phase_1_0[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[4]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [3]),
        .I1(Q[37]),
        .I2(dac_dds_phase_1_0_reg[5]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[5]),
        .O(\dac_dds_phase_1_0[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[4]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [2]),
        .I1(Q[36]),
        .I2(dac_dds_phase_1_0_reg[4]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[4]),
        .O(\dac_dds_phase_1_0[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[8]_i_2 
       (.I0(Q[43]),
        .I1(\dac_dds_phase_3_0_reg[15] [9]),
        .I2(E),
        .O(\dac_dds_phase_1_0[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[8]_i_3 
       (.I0(Q[42]),
        .I1(\dac_dds_phase_3_0_reg[15] [8]),
        .I2(E),
        .O(\dac_dds_phase_1_0[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[8]_i_4 
       (.I0(Q[41]),
        .I1(\dac_dds_phase_3_0_reg[15] [7]),
        .I2(E),
        .O(\dac_dds_phase_1_0[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_0[8]_i_5 
       (.I0(Q[40]),
        .I1(\dac_dds_phase_3_0_reg[15] [6]),
        .I2(E),
        .O(\dac_dds_phase_1_0[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[8]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [9]),
        .I1(Q[43]),
        .I2(dac_dds_phase_1_0_reg[11]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[11]),
        .O(\dac_dds_phase_1_0[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[8]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [8]),
        .I1(Q[42]),
        .I2(dac_dds_phase_1_0_reg[10]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[10]),
        .O(\dac_dds_phase_1_0[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[8]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [7]),
        .I1(Q[41]),
        .I2(dac_dds_phase_1_0_reg[9]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[9]),
        .O(\dac_dds_phase_1_0[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_0[8]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [6]),
        .I1(Q[40]),
        .I2(dac_dds_phase_1_0_reg[8]),
        .I3(E),
        .I4(dac_dds_phase_0_0_reg[8]),
        .O(\dac_dds_phase_1_0[8]_i_9_n_0 ));
  CARRY4 \dac_dds_phase_1_0_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dac_dds_phase_1_0_reg[0]_i_1_n_0 ,\dac_dds_phase_1_0_reg[0]_i_1_n_1 ,\dac_dds_phase_1_0_reg[0]_i_1_n_2 ,\dac_dds_phase_1_0_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_0[0]_i_2_n_0 ,\dac_dds_phase_1_0[0]_i_3_n_0 ,\dac_dds_phase_1_0_reg[3] }),
        .O(\d_data_cntrl_reg[87]_0 ),
        .S({\dac_dds_phase_1_0[0]_i_6_n_0 ,\dac_dds_phase_1_0[0]_i_7_n_0 ,\dac_dds_phase_1_0[0]_i_8_n_0 ,\dac_dds_phase_1_0[0]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_1_0_reg[12]_i_1 
       (.CI(\dac_dds_phase_1_0_reg[8]_i_1_n_0 ),
        .CO({\NLW_dac_dds_phase_1_0_reg[12]_i_1_CO_UNCONNECTED [3],\dac_dds_phase_1_0_reg[12]_i_1_n_1 ,\dac_dds_phase_1_0_reg[12]_i_1_n_2 ,\dac_dds_phase_1_0_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_1_0[12]_i_2_n_0 ,\dac_dds_phase_1_0[12]_i_3_n_0 ,\dac_dds_phase_1_0[12]_i_4_n_0 }),
        .O(\d_data_cntrl_reg[98]_0 ),
        .S({\dac_dds_phase_1_0[12]_i_5_n_0 ,\dac_dds_phase_1_0[12]_i_6_n_0 ,\dac_dds_phase_1_0[12]_i_7_n_0 ,\dac_dds_phase_1_0[12]_i_8_n_0 }));
  CARRY4 \dac_dds_phase_1_0_reg[4]_i_1 
       (.CI(\dac_dds_phase_1_0_reg[0]_i_1_n_0 ),
        .CO({\dac_dds_phase_1_0_reg[4]_i_1_n_0 ,\dac_dds_phase_1_0_reg[4]_i_1_n_1 ,\dac_dds_phase_1_0_reg[4]_i_1_n_2 ,\dac_dds_phase_1_0_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_0[4]_i_2_n_0 ,\dac_dds_phase_1_0[4]_i_3_n_0 ,\dac_dds_phase_1_0[4]_i_4_n_0 ,\dac_dds_phase_1_0[4]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[91]_0 ),
        .S({\dac_dds_phase_1_0[4]_i_6_n_0 ,\dac_dds_phase_1_0[4]_i_7_n_0 ,\dac_dds_phase_1_0[4]_i_8_n_0 ,\dac_dds_phase_1_0[4]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_1_0_reg[8]_i_1 
       (.CI(\dac_dds_phase_1_0_reg[4]_i_1_n_0 ),
        .CO({\dac_dds_phase_1_0_reg[8]_i_1_n_0 ,\dac_dds_phase_1_0_reg[8]_i_1_n_1 ,\dac_dds_phase_1_0_reg[8]_i_1_n_2 ,\dac_dds_phase_1_0_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_0[8]_i_2_n_0 ,\dac_dds_phase_1_0[8]_i_3_n_0 ,\dac_dds_phase_1_0[8]_i_4_n_0 ,\dac_dds_phase_1_0[8]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[95]_0 ),
        .S({\dac_dds_phase_1_0[8]_i_6_n_0 ,\dac_dds_phase_1_0[8]_i_7_n_0 ,\dac_dds_phase_1_0[8]_i_8_n_0 ,\dac_dds_phase_1_0[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[0]_i_2 
       (.I0(Q[3]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I2(E),
        .O(\dac_dds_phase_1_1[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[0]_i_3 
       (.I0(Q[2]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I2(E),
        .O(\dac_dds_phase_1_1[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[0]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I1(Q[3]),
        .I2(dac_dds_phase_1_1_reg[3]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[3]),
        .O(\dac_dds_phase_1_1[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[0]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(Q[2]),
        .I2(dac_dds_phase_1_1_reg[2]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[2]),
        .O(\dac_dds_phase_1_1[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_1_1[0]_i_8 
       (.I0(Q[1]),
        .I1(dac_dds_phase_1_1_reg[1]),
        .I2(E),
        .I3(dac_dds_phase_0_1_reg[1]),
        .O(\dac_dds_phase_1_1[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_1_1[0]_i_9 
       (.I0(Q[0]),
        .I1(dac_dds_phase_1_1_reg[0]),
        .I2(E),
        .I3(dac_dds_phase_0_1_reg[0]),
        .O(\dac_dds_phase_1_1[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[12]_i_2 
       (.I0(dac_dds_incr_2_s[14]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I2(E),
        .O(\dac_dds_phase_1_1[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[12]_i_3 
       (.I0(Q[13]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I2(E),
        .O(\dac_dds_phase_1_1[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[12]_i_4 
       (.I0(Q[12]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I2(E),
        .O(\dac_dds_phase_1_1[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[12]_i_5 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [13]),
        .I1(dac_dds_incr_2_s[15]),
        .I2(dac_dds_phase_1_1_reg__0),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg__0),
        .O(\dac_dds_phase_1_1[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[12]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I1(dac_dds_incr_2_s[14]),
        .I2(dac_dds_phase_1_1_reg[14]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[14]),
        .O(\dac_dds_phase_1_1[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[12]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I1(Q[13]),
        .I2(dac_dds_phase_1_1_reg[13]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[13]),
        .O(\dac_dds_phase_1_1[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[12]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I1(Q[12]),
        .I2(dac_dds_phase_1_1_reg[12]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[12]),
        .O(\dac_dds_phase_1_1[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[4]_i_2 
       (.I0(Q[7]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I2(E),
        .O(\dac_dds_phase_1_1[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[4]_i_3 
       (.I0(Q[6]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I2(E),
        .O(\dac_dds_phase_1_1[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[4]_i_4 
       (.I0(Q[5]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I2(E),
        .O(\dac_dds_phase_1_1[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[4]_i_5 
       (.I0(Q[4]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I2(E),
        .O(\dac_dds_phase_1_1[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[4]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I1(Q[7]),
        .I2(dac_dds_phase_1_1_reg[7]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[7]),
        .O(\dac_dds_phase_1_1[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[4]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(dac_dds_phase_1_1_reg[6]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[6]),
        .O(\dac_dds_phase_1_1[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[4]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I1(Q[5]),
        .I2(dac_dds_phase_1_1_reg[5]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[5]),
        .O(\dac_dds_phase_1_1[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[4]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I1(Q[4]),
        .I2(dac_dds_phase_1_1_reg[4]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[4]),
        .O(\dac_dds_phase_1_1[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[8]_i_2 
       (.I0(Q[11]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I2(E),
        .O(\dac_dds_phase_1_1[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[8]_i_3 
       (.I0(Q[10]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I2(E),
        .O(\dac_dds_phase_1_1[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[8]_i_4 
       (.I0(Q[9]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I2(E),
        .O(\dac_dds_phase_1_1[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_1_1[8]_i_5 
       (.I0(Q[8]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I2(E),
        .O(\dac_dds_phase_1_1[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[8]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I1(Q[11]),
        .I2(dac_dds_phase_1_1_reg[11]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[11]),
        .O(\dac_dds_phase_1_1[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[8]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I1(Q[10]),
        .I2(dac_dds_phase_1_1_reg[10]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[10]),
        .O(\dac_dds_phase_1_1[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[8]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I1(Q[9]),
        .I2(dac_dds_phase_1_1_reg[9]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[9]),
        .O(\dac_dds_phase_1_1[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_1_1[8]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I1(Q[8]),
        .I2(dac_dds_phase_1_1_reg[8]),
        .I3(E),
        .I4(dac_dds_phase_0_1_reg[8]),
        .O(\dac_dds_phase_1_1[8]_i_9_n_0 ));
  CARRY4 \dac_dds_phase_1_1_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dac_dds_phase_1_1_reg[0]_i_1_n_0 ,\dac_dds_phase_1_1_reg[0]_i_1_n_1 ,\dac_dds_phase_1_1_reg[0]_i_1_n_2 ,\dac_dds_phase_1_1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_1[0]_i_2_n_0 ,\dac_dds_phase_1_1[0]_i_3_n_0 ,\dac_dds_phase_1_1_reg[3] }),
        .O(\d_data_cntrl_reg[39]_0 ),
        .S({\dac_dds_phase_1_1[0]_i_6_n_0 ,\dac_dds_phase_1_1[0]_i_7_n_0 ,\dac_dds_phase_1_1[0]_i_8_n_0 ,\dac_dds_phase_1_1[0]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_1_1_reg[12]_i_1 
       (.CI(\dac_dds_phase_1_1_reg[8]_i_1_n_0 ),
        .CO({\NLW_dac_dds_phase_1_1_reg[12]_i_1_CO_UNCONNECTED [3],\dac_dds_phase_1_1_reg[12]_i_1_n_1 ,\dac_dds_phase_1_1_reg[12]_i_1_n_2 ,\dac_dds_phase_1_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_1_1[12]_i_2_n_0 ,\dac_dds_phase_1_1[12]_i_3_n_0 ,\dac_dds_phase_1_1[12]_i_4_n_0 }),
        .O(\d_data_cntrl_reg[50]_0 ),
        .S({\dac_dds_phase_1_1[12]_i_5_n_0 ,\dac_dds_phase_1_1[12]_i_6_n_0 ,\dac_dds_phase_1_1[12]_i_7_n_0 ,\dac_dds_phase_1_1[12]_i_8_n_0 }));
  CARRY4 \dac_dds_phase_1_1_reg[4]_i_1 
       (.CI(\dac_dds_phase_1_1_reg[0]_i_1_n_0 ),
        .CO({\dac_dds_phase_1_1_reg[4]_i_1_n_0 ,\dac_dds_phase_1_1_reg[4]_i_1_n_1 ,\dac_dds_phase_1_1_reg[4]_i_1_n_2 ,\dac_dds_phase_1_1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_1[4]_i_2_n_0 ,\dac_dds_phase_1_1[4]_i_3_n_0 ,\dac_dds_phase_1_1[4]_i_4_n_0 ,\dac_dds_phase_1_1[4]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[43]_0 ),
        .S({\dac_dds_phase_1_1[4]_i_6_n_0 ,\dac_dds_phase_1_1[4]_i_7_n_0 ,\dac_dds_phase_1_1[4]_i_8_n_0 ,\dac_dds_phase_1_1[4]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_1_1_reg[8]_i_1 
       (.CI(\dac_dds_phase_1_1_reg[4]_i_1_n_0 ),
        .CO({\dac_dds_phase_1_1_reg[8]_i_1_n_0 ,\dac_dds_phase_1_1_reg[8]_i_1_n_1 ,\dac_dds_phase_1_1_reg[8]_i_1_n_2 ,\dac_dds_phase_1_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_1_1[8]_i_2_n_0 ,\dac_dds_phase_1_1[8]_i_3_n_0 ,\dac_dds_phase_1_1[8]_i_4_n_0 ,\dac_dds_phase_1_1[8]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[47]_0 ),
        .S({\dac_dds_phase_1_1[8]_i_6_n_0 ,\dac_dds_phase_1_1[8]_i_7_n_0 ,\dac_dds_phase_1_1[8]_i_8_n_0 ,\dac_dds_phase_1_1[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[0]_i_2 
       (.I0(Q[35]),
        .I1(\dac_dds_phase_3_0_reg[15] [1]),
        .I2(E),
        .O(\dac_dds_phase_2_0[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[0]_i_3 
       (.I0(Q[34]),
        .I1(\dac_dds_phase_3_0_reg[15] [0]),
        .I2(E),
        .O(\dac_dds_phase_2_0[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[0]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [1]),
        .I1(Q[35]),
        .I2(dac_dds_phase_2_0_reg[3]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[3]),
        .O(\dac_dds_phase_2_0[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[0]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(Q[34]),
        .I2(dac_dds_phase_2_0_reg[2]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[2]),
        .O(\dac_dds_phase_2_0[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_2_0[0]_i_8 
       (.I0(Q[33]),
        .I1(dac_dds_phase_2_0_reg[1]),
        .I2(E),
        .I3(dac_dds_phase_1_0_reg[1]),
        .O(\dac_dds_phase_2_0[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_2_0[0]_i_9 
       (.I0(Q[32]),
        .I1(dac_dds_phase_2_0_reg[0]),
        .I2(E),
        .I3(dac_dds_phase_1_0_reg[0]),
        .O(\dac_dds_phase_2_0[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[12]_i_2 
       (.I0(dac_dds_incr_1_s[14]),
        .I1(\dac_dds_phase_3_0_reg[15] [12]),
        .I2(E),
        .O(\dac_dds_phase_2_0[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[12]_i_3 
       (.I0(Q[45]),
        .I1(\dac_dds_phase_3_0_reg[15] [11]),
        .I2(E),
        .O(\dac_dds_phase_2_0[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[12]_i_4 
       (.I0(Q[44]),
        .I1(\dac_dds_phase_3_0_reg[15] [10]),
        .I2(E),
        .O(\dac_dds_phase_2_0[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[12]_i_5 
       (.I0(\dac_dds_phase_3_0_reg[15] [13]),
        .I1(dac_dds_incr_1_s[15]),
        .I2(dac_dds_phase_2_0_reg__0),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg__0),
        .O(\dac_dds_phase_2_0[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[12]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [12]),
        .I1(dac_dds_incr_1_s[14]),
        .I2(dac_dds_phase_2_0_reg[14]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[14]),
        .O(\dac_dds_phase_2_0[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[12]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [11]),
        .I1(Q[45]),
        .I2(dac_dds_phase_2_0_reg[13]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[13]),
        .O(\dac_dds_phase_2_0[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[12]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [10]),
        .I1(Q[44]),
        .I2(dac_dds_phase_2_0_reg[12]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[12]),
        .O(\dac_dds_phase_2_0[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[4]_i_2 
       (.I0(Q[39]),
        .I1(\dac_dds_phase_3_0_reg[15] [5]),
        .I2(E),
        .O(\dac_dds_phase_2_0[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[4]_i_3 
       (.I0(Q[38]),
        .I1(\dac_dds_phase_3_0_reg[15] [4]),
        .I2(E),
        .O(\dac_dds_phase_2_0[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[4]_i_4 
       (.I0(Q[37]),
        .I1(\dac_dds_phase_3_0_reg[15] [3]),
        .I2(E),
        .O(\dac_dds_phase_2_0[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[4]_i_5 
       (.I0(Q[36]),
        .I1(\dac_dds_phase_3_0_reg[15] [2]),
        .I2(E),
        .O(\dac_dds_phase_2_0[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[4]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [5]),
        .I1(Q[39]),
        .I2(dac_dds_phase_2_0_reg[7]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[7]),
        .O(\dac_dds_phase_2_0[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[4]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [4]),
        .I1(Q[38]),
        .I2(dac_dds_phase_2_0_reg[6]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[6]),
        .O(\dac_dds_phase_2_0[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[4]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [3]),
        .I1(Q[37]),
        .I2(dac_dds_phase_2_0_reg[5]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[5]),
        .O(\dac_dds_phase_2_0[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[4]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [2]),
        .I1(Q[36]),
        .I2(dac_dds_phase_2_0_reg[4]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[4]),
        .O(\dac_dds_phase_2_0[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[8]_i_2 
       (.I0(Q[43]),
        .I1(\dac_dds_phase_3_0_reg[15] [9]),
        .I2(E),
        .O(\dac_dds_phase_2_0[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[8]_i_3 
       (.I0(Q[42]),
        .I1(\dac_dds_phase_3_0_reg[15] [8]),
        .I2(E),
        .O(\dac_dds_phase_2_0[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[8]_i_4 
       (.I0(Q[41]),
        .I1(\dac_dds_phase_3_0_reg[15] [7]),
        .I2(E),
        .O(\dac_dds_phase_2_0[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_0[8]_i_5 
       (.I0(Q[40]),
        .I1(\dac_dds_phase_3_0_reg[15] [6]),
        .I2(E),
        .O(\dac_dds_phase_2_0[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[8]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [9]),
        .I1(Q[43]),
        .I2(dac_dds_phase_2_0_reg[11]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[11]),
        .O(\dac_dds_phase_2_0[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[8]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [8]),
        .I1(Q[42]),
        .I2(dac_dds_phase_2_0_reg[10]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[10]),
        .O(\dac_dds_phase_2_0[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[8]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [7]),
        .I1(Q[41]),
        .I2(dac_dds_phase_2_0_reg[9]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[9]),
        .O(\dac_dds_phase_2_0[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_0[8]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [6]),
        .I1(Q[40]),
        .I2(dac_dds_phase_2_0_reg[8]),
        .I3(E),
        .I4(dac_dds_phase_1_0_reg[8]),
        .O(\dac_dds_phase_2_0[8]_i_9_n_0 ));
  CARRY4 \dac_dds_phase_2_0_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dac_dds_phase_2_0_reg[0]_i_1_n_0 ,\dac_dds_phase_2_0_reg[0]_i_1_n_1 ,\dac_dds_phase_2_0_reg[0]_i_1_n_2 ,\dac_dds_phase_2_0_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_0[0]_i_2_n_0 ,\dac_dds_phase_2_0[0]_i_3_n_0 ,\dac_dds_phase_2_0_reg[3] }),
        .O(\d_data_cntrl_reg[87]_1 ),
        .S({\dac_dds_phase_2_0[0]_i_6_n_0 ,\dac_dds_phase_2_0[0]_i_7_n_0 ,\dac_dds_phase_2_0[0]_i_8_n_0 ,\dac_dds_phase_2_0[0]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_2_0_reg[12]_i_1 
       (.CI(\dac_dds_phase_2_0_reg[8]_i_1_n_0 ),
        .CO({\NLW_dac_dds_phase_2_0_reg[12]_i_1_CO_UNCONNECTED [3],\dac_dds_phase_2_0_reg[12]_i_1_n_1 ,\dac_dds_phase_2_0_reg[12]_i_1_n_2 ,\dac_dds_phase_2_0_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_2_0[12]_i_2_n_0 ,\dac_dds_phase_2_0[12]_i_3_n_0 ,\dac_dds_phase_2_0[12]_i_4_n_0 }),
        .O(\d_data_cntrl_reg[98]_1 ),
        .S({\dac_dds_phase_2_0[12]_i_5_n_0 ,\dac_dds_phase_2_0[12]_i_6_n_0 ,\dac_dds_phase_2_0[12]_i_7_n_0 ,\dac_dds_phase_2_0[12]_i_8_n_0 }));
  CARRY4 \dac_dds_phase_2_0_reg[4]_i_1 
       (.CI(\dac_dds_phase_2_0_reg[0]_i_1_n_0 ),
        .CO({\dac_dds_phase_2_0_reg[4]_i_1_n_0 ,\dac_dds_phase_2_0_reg[4]_i_1_n_1 ,\dac_dds_phase_2_0_reg[4]_i_1_n_2 ,\dac_dds_phase_2_0_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_0[4]_i_2_n_0 ,\dac_dds_phase_2_0[4]_i_3_n_0 ,\dac_dds_phase_2_0[4]_i_4_n_0 ,\dac_dds_phase_2_0[4]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[91]_1 ),
        .S({\dac_dds_phase_2_0[4]_i_6_n_0 ,\dac_dds_phase_2_0[4]_i_7_n_0 ,\dac_dds_phase_2_0[4]_i_8_n_0 ,\dac_dds_phase_2_0[4]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_2_0_reg[8]_i_1 
       (.CI(\dac_dds_phase_2_0_reg[4]_i_1_n_0 ),
        .CO({\dac_dds_phase_2_0_reg[8]_i_1_n_0 ,\dac_dds_phase_2_0_reg[8]_i_1_n_1 ,\dac_dds_phase_2_0_reg[8]_i_1_n_2 ,\dac_dds_phase_2_0_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_0[8]_i_2_n_0 ,\dac_dds_phase_2_0[8]_i_3_n_0 ,\dac_dds_phase_2_0[8]_i_4_n_0 ,\dac_dds_phase_2_0[8]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[95]_1 ),
        .S({\dac_dds_phase_2_0[8]_i_6_n_0 ,\dac_dds_phase_2_0[8]_i_7_n_0 ,\dac_dds_phase_2_0[8]_i_8_n_0 ,\dac_dds_phase_2_0[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[0]_i_2 
       (.I0(Q[3]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I2(E),
        .O(\dac_dds_phase_2_1[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[0]_i_3 
       (.I0(Q[2]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I2(E),
        .O(\dac_dds_phase_2_1[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[0]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I1(Q[3]),
        .I2(dac_dds_phase_2_1_reg[3]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[3]),
        .O(\dac_dds_phase_2_1[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[0]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(Q[2]),
        .I2(dac_dds_phase_2_1_reg[2]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[2]),
        .O(\dac_dds_phase_2_1[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_2_1[0]_i_8 
       (.I0(Q[1]),
        .I1(dac_dds_phase_2_1_reg[1]),
        .I2(E),
        .I3(dac_dds_phase_1_1_reg[1]),
        .O(\dac_dds_phase_2_1[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_2_1[0]_i_9 
       (.I0(Q[0]),
        .I1(dac_dds_phase_2_1_reg[0]),
        .I2(E),
        .I3(dac_dds_phase_1_1_reg[0]),
        .O(\dac_dds_phase_2_1[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[12]_i_2 
       (.I0(dac_dds_incr_2_s[14]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I2(E),
        .O(\dac_dds_phase_2_1[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[12]_i_3 
       (.I0(Q[13]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I2(E),
        .O(\dac_dds_phase_2_1[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[12]_i_4 
       (.I0(Q[12]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I2(E),
        .O(\dac_dds_phase_2_1[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[12]_i_5 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [13]),
        .I1(dac_dds_incr_2_s[15]),
        .I2(dac_dds_phase_2_1_reg__0),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg__0),
        .O(\dac_dds_phase_2_1[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[12]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I1(dac_dds_incr_2_s[14]),
        .I2(dac_dds_phase_2_1_reg[14]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[14]),
        .O(\dac_dds_phase_2_1[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[12]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I1(Q[13]),
        .I2(dac_dds_phase_2_1_reg[13]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[13]),
        .O(\dac_dds_phase_2_1[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[12]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I1(Q[12]),
        .I2(dac_dds_phase_2_1_reg[12]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[12]),
        .O(\dac_dds_phase_2_1[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[4]_i_2 
       (.I0(Q[7]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I2(E),
        .O(\dac_dds_phase_2_1[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[4]_i_3 
       (.I0(Q[6]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I2(E),
        .O(\dac_dds_phase_2_1[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[4]_i_4 
       (.I0(Q[5]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I2(E),
        .O(\dac_dds_phase_2_1[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[4]_i_5 
       (.I0(Q[4]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I2(E),
        .O(\dac_dds_phase_2_1[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[4]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I1(Q[7]),
        .I2(dac_dds_phase_2_1_reg[7]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[7]),
        .O(\dac_dds_phase_2_1[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[4]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(dac_dds_phase_2_1_reg[6]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[6]),
        .O(\dac_dds_phase_2_1[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[4]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I1(Q[5]),
        .I2(dac_dds_phase_2_1_reg[5]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[5]),
        .O(\dac_dds_phase_2_1[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[4]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I1(Q[4]),
        .I2(dac_dds_phase_2_1_reg[4]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[4]),
        .O(\dac_dds_phase_2_1[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[8]_i_2 
       (.I0(Q[11]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I2(E),
        .O(\dac_dds_phase_2_1[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[8]_i_3 
       (.I0(Q[10]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I2(E),
        .O(\dac_dds_phase_2_1[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[8]_i_4 
       (.I0(Q[9]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I2(E),
        .O(\dac_dds_phase_2_1[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_2_1[8]_i_5 
       (.I0(Q[8]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I2(E),
        .O(\dac_dds_phase_2_1[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[8]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I1(Q[11]),
        .I2(dac_dds_phase_2_1_reg[11]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[11]),
        .O(\dac_dds_phase_2_1[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[8]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I1(Q[10]),
        .I2(dac_dds_phase_2_1_reg[10]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[10]),
        .O(\dac_dds_phase_2_1[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[8]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I1(Q[9]),
        .I2(dac_dds_phase_2_1_reg[9]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[9]),
        .O(\dac_dds_phase_2_1[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_2_1[8]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I1(Q[8]),
        .I2(dac_dds_phase_2_1_reg[8]),
        .I3(E),
        .I4(dac_dds_phase_1_1_reg[8]),
        .O(\dac_dds_phase_2_1[8]_i_9_n_0 ));
  CARRY4 \dac_dds_phase_2_1_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dac_dds_phase_2_1_reg[0]_i_1_n_0 ,\dac_dds_phase_2_1_reg[0]_i_1_n_1 ,\dac_dds_phase_2_1_reg[0]_i_1_n_2 ,\dac_dds_phase_2_1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_1[0]_i_2_n_0 ,\dac_dds_phase_2_1[0]_i_3_n_0 ,\dac_dds_phase_2_1_reg[3] }),
        .O(\d_data_cntrl_reg[39]_1 ),
        .S({\dac_dds_phase_2_1[0]_i_6_n_0 ,\dac_dds_phase_2_1[0]_i_7_n_0 ,\dac_dds_phase_2_1[0]_i_8_n_0 ,\dac_dds_phase_2_1[0]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_2_1_reg[12]_i_1 
       (.CI(\dac_dds_phase_2_1_reg[8]_i_1_n_0 ),
        .CO({\NLW_dac_dds_phase_2_1_reg[12]_i_1_CO_UNCONNECTED [3],\dac_dds_phase_2_1_reg[12]_i_1_n_1 ,\dac_dds_phase_2_1_reg[12]_i_1_n_2 ,\dac_dds_phase_2_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_2_1[12]_i_2_n_0 ,\dac_dds_phase_2_1[12]_i_3_n_0 ,\dac_dds_phase_2_1[12]_i_4_n_0 }),
        .O(\d_data_cntrl_reg[50]_1 ),
        .S({\dac_dds_phase_2_1[12]_i_5_n_0 ,\dac_dds_phase_2_1[12]_i_6_n_0 ,\dac_dds_phase_2_1[12]_i_7_n_0 ,\dac_dds_phase_2_1[12]_i_8_n_0 }));
  CARRY4 \dac_dds_phase_2_1_reg[4]_i_1 
       (.CI(\dac_dds_phase_2_1_reg[0]_i_1_n_0 ),
        .CO({\dac_dds_phase_2_1_reg[4]_i_1_n_0 ,\dac_dds_phase_2_1_reg[4]_i_1_n_1 ,\dac_dds_phase_2_1_reg[4]_i_1_n_2 ,\dac_dds_phase_2_1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_1[4]_i_2_n_0 ,\dac_dds_phase_2_1[4]_i_3_n_0 ,\dac_dds_phase_2_1[4]_i_4_n_0 ,\dac_dds_phase_2_1[4]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[43]_1 ),
        .S({\dac_dds_phase_2_1[4]_i_6_n_0 ,\dac_dds_phase_2_1[4]_i_7_n_0 ,\dac_dds_phase_2_1[4]_i_8_n_0 ,\dac_dds_phase_2_1[4]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_2_1_reg[8]_i_1 
       (.CI(\dac_dds_phase_2_1_reg[4]_i_1_n_0 ),
        .CO({\dac_dds_phase_2_1_reg[8]_i_1_n_0 ,\dac_dds_phase_2_1_reg[8]_i_1_n_1 ,\dac_dds_phase_2_1_reg[8]_i_1_n_2 ,\dac_dds_phase_2_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_2_1[8]_i_2_n_0 ,\dac_dds_phase_2_1[8]_i_3_n_0 ,\dac_dds_phase_2_1[8]_i_4_n_0 ,\dac_dds_phase_2_1[8]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[47]_1 ),
        .S({\dac_dds_phase_2_1[8]_i_6_n_0 ,\dac_dds_phase_2_1[8]_i_7_n_0 ,\dac_dds_phase_2_1[8]_i_8_n_0 ,\dac_dds_phase_2_1[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[0]_i_2 
       (.I0(Q[35]),
        .I1(\dac_dds_phase_3_0_reg[15] [1]),
        .I2(E),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[0]_i_3 
       (.I0(Q[34]),
        .I1(\dac_dds_phase_3_0_reg[15] [0]),
        .I2(E),
        .O(in[2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[0]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [1]),
        .I1(Q[35]),
        .I2(A[3]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[3]),
        .O(\dac_dds_phase_3_0[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[0]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [0]),
        .I1(Q[34]),
        .I2(A[2]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[2]),
        .O(\dac_dds_phase_3_0[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_3_0[0]_i_8 
       (.I0(Q[33]),
        .I1(A[1]),
        .I2(E),
        .I3(dac_dds_phase_2_0_reg[1]),
        .O(\dac_dds_phase_3_0[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_3_0[0]_i_9 
       (.I0(Q[32]),
        .I1(A[0]),
        .I2(E),
        .I3(dac_dds_phase_2_0_reg[0]),
        .O(\dac_dds_phase_3_0[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[12]_i_2 
       (.I0(dac_dds_incr_1_s[14]),
        .I1(\dac_dds_phase_3_0_reg[15] [12]),
        .I2(E),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[12]_i_3 
       (.I0(Q[45]),
        .I1(\dac_dds_phase_3_0_reg[15] [11]),
        .I2(E),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[12]_i_4 
       (.I0(Q[44]),
        .I1(\dac_dds_phase_3_0_reg[15] [10]),
        .I2(E),
        .O(in[12]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[12]_i_5 
       (.I0(\dac_dds_phase_3_0_reg[15] [13]),
        .I1(dac_dds_incr_1_s[15]),
        .I2(dac_dds_phase_3_0_reg__0),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg__0),
        .O(\dac_dds_phase_3_0[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[12]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [12]),
        .I1(dac_dds_incr_1_s[14]),
        .I2(A[14]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[14]),
        .O(\dac_dds_phase_3_0[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[12]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [11]),
        .I1(Q[45]),
        .I2(A[13]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[13]),
        .O(\dac_dds_phase_3_0[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[12]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [10]),
        .I1(Q[44]),
        .I2(A[12]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[12]),
        .O(\dac_dds_phase_3_0[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[4]_i_2 
       (.I0(Q[39]),
        .I1(\dac_dds_phase_3_0_reg[15] [5]),
        .I2(E),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[4]_i_3 
       (.I0(Q[38]),
        .I1(\dac_dds_phase_3_0_reg[15] [4]),
        .I2(E),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[4]_i_4 
       (.I0(Q[37]),
        .I1(\dac_dds_phase_3_0_reg[15] [3]),
        .I2(E),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[4]_i_5 
       (.I0(Q[36]),
        .I1(\dac_dds_phase_3_0_reg[15] [2]),
        .I2(E),
        .O(in[4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[4]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [5]),
        .I1(Q[39]),
        .I2(A[7]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[7]),
        .O(\dac_dds_phase_3_0[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[4]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [4]),
        .I1(Q[38]),
        .I2(A[6]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[6]),
        .O(\dac_dds_phase_3_0[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[4]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [3]),
        .I1(Q[37]),
        .I2(A[5]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[5]),
        .O(\dac_dds_phase_3_0[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[4]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [2]),
        .I1(Q[36]),
        .I2(A[4]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[4]),
        .O(\dac_dds_phase_3_0[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[8]_i_2 
       (.I0(Q[43]),
        .I1(\dac_dds_phase_3_0_reg[15] [9]),
        .I2(E),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[8]_i_3 
       (.I0(Q[42]),
        .I1(\dac_dds_phase_3_0_reg[15] [8]),
        .I2(E),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[8]_i_4 
       (.I0(Q[41]),
        .I1(\dac_dds_phase_3_0_reg[15] [7]),
        .I2(E),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_0[8]_i_5 
       (.I0(Q[40]),
        .I1(\dac_dds_phase_3_0_reg[15] [6]),
        .I2(E),
        .O(in[8]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[8]_i_6 
       (.I0(\dac_dds_phase_3_0_reg[15] [9]),
        .I1(Q[43]),
        .I2(A[11]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[11]),
        .O(\dac_dds_phase_3_0[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[8]_i_7 
       (.I0(\dac_dds_phase_3_0_reg[15] [8]),
        .I1(Q[42]),
        .I2(A[10]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[10]),
        .O(\dac_dds_phase_3_0[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[8]_i_8 
       (.I0(\dac_dds_phase_3_0_reg[15] [7]),
        .I1(Q[41]),
        .I2(A[9]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[9]),
        .O(\dac_dds_phase_3_0[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_0[8]_i_9 
       (.I0(\dac_dds_phase_3_0_reg[15] [6]),
        .I1(Q[40]),
        .I2(A[8]),
        .I3(E),
        .I4(dac_dds_phase_2_0_reg[8]),
        .O(\dac_dds_phase_3_0[8]_i_9_n_0 ));
  CARRY4 \dac_dds_phase_3_0_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dac_dds_phase_3_0_reg[0]_i_1_n_0 ,\dac_dds_phase_3_0_reg[0]_i_1_n_1 ,\dac_dds_phase_3_0_reg[0]_i_1_n_2 ,\dac_dds_phase_3_0_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({in[3:2],\dac_dds_phase_3_0_reg[3] }),
        .O(\d_data_cntrl_reg[87]_2 ),
        .S({\dac_dds_phase_3_0[0]_i_6_n_0 ,\dac_dds_phase_3_0[0]_i_7_n_0 ,\dac_dds_phase_3_0[0]_i_8_n_0 ,\dac_dds_phase_3_0[0]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_3_0_reg[12]_i_1 
       (.CI(\dac_dds_phase_3_0_reg[8]_i_1_n_0 ),
        .CO({\NLW_dac_dds_phase_3_0_reg[12]_i_1_CO_UNCONNECTED [3],\dac_dds_phase_3_0_reg[12]_i_1_n_1 ,\dac_dds_phase_3_0_reg[12]_i_1_n_2 ,\dac_dds_phase_3_0_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[14:12]}),
        .O(\d_data_cntrl_reg[98]_2 ),
        .S({\dac_dds_phase_3_0[12]_i_5_n_0 ,\dac_dds_phase_3_0[12]_i_6_n_0 ,\dac_dds_phase_3_0[12]_i_7_n_0 ,\dac_dds_phase_3_0[12]_i_8_n_0 }));
  CARRY4 \dac_dds_phase_3_0_reg[4]_i_1 
       (.CI(\dac_dds_phase_3_0_reg[0]_i_1_n_0 ),
        .CO({\dac_dds_phase_3_0_reg[4]_i_1_n_0 ,\dac_dds_phase_3_0_reg[4]_i_1_n_1 ,\dac_dds_phase_3_0_reg[4]_i_1_n_2 ,\dac_dds_phase_3_0_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O(\d_data_cntrl_reg[91]_2 ),
        .S({\dac_dds_phase_3_0[4]_i_6_n_0 ,\dac_dds_phase_3_0[4]_i_7_n_0 ,\dac_dds_phase_3_0[4]_i_8_n_0 ,\dac_dds_phase_3_0[4]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_3_0_reg[8]_i_1 
       (.CI(\dac_dds_phase_3_0_reg[4]_i_1_n_0 ),
        .CO({\dac_dds_phase_3_0_reg[8]_i_1_n_0 ,\dac_dds_phase_3_0_reg[8]_i_1_n_1 ,\dac_dds_phase_3_0_reg[8]_i_1_n_2 ,\dac_dds_phase_3_0_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O(\d_data_cntrl_reg[95]_2 ),
        .S({\dac_dds_phase_3_0[8]_i_6_n_0 ,\dac_dds_phase_3_0[8]_i_7_n_0 ,\dac_dds_phase_3_0[8]_i_8_n_0 ,\dac_dds_phase_3_0[8]_i_9_n_0 }));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[0]_i_2 
       (.I0(Q[3]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I2(E),
        .O(\dac_dds_phase_3_1[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[0]_i_3 
       (.I0(Q[2]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I2(E),
        .O(\dac_dds_phase_3_1[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[0]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [1]),
        .I1(Q[3]),
        .I2(\dac_dds_phase_3_1_reg[15] [3]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[3]),
        .O(\dac_dds_phase_3_1[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[0]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [0]),
        .I1(Q[2]),
        .I2(\dac_dds_phase_3_1_reg[15] [2]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[2]),
        .O(\dac_dds_phase_3_1[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_3_1[0]_i_8 
       (.I0(Q[1]),
        .I1(\dac_dds_phase_3_1_reg[15] [1]),
        .I2(E),
        .I3(dac_dds_phase_2_1_reg[1]),
        .O(\dac_dds_phase_3_1[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \dac_dds_phase_3_1[0]_i_9 
       (.I0(Q[0]),
        .I1(\dac_dds_phase_3_1_reg[15] [0]),
        .I2(E),
        .I3(dac_dds_phase_2_1_reg[0]),
        .O(\dac_dds_phase_3_1[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[12]_i_2 
       (.I0(dac_dds_incr_2_s[14]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I2(E),
        .O(\dac_dds_phase_3_1[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[12]_i_3 
       (.I0(Q[13]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I2(E),
        .O(\dac_dds_phase_3_1[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[12]_i_4 
       (.I0(Q[12]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I2(E),
        .O(\dac_dds_phase_3_1[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[12]_i_5 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [13]),
        .I1(dac_dds_incr_2_s[15]),
        .I2(dac_dds_phase_3_1_reg__0),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg__0),
        .O(\dac_dds_phase_3_1[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[12]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [12]),
        .I1(dac_dds_incr_2_s[14]),
        .I2(\dac_dds_phase_3_1_reg[15] [14]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[14]),
        .O(\dac_dds_phase_3_1[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[12]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [11]),
        .I1(Q[13]),
        .I2(\dac_dds_phase_3_1_reg[15] [13]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[13]),
        .O(\dac_dds_phase_3_1[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[12]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [10]),
        .I1(Q[12]),
        .I2(\dac_dds_phase_3_1_reg[15] [12]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[12]),
        .O(\dac_dds_phase_3_1[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[4]_i_2 
       (.I0(Q[7]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I2(E),
        .O(\dac_dds_phase_3_1[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[4]_i_3 
       (.I0(Q[6]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I2(E),
        .O(\dac_dds_phase_3_1[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[4]_i_4 
       (.I0(Q[5]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I2(E),
        .O(\dac_dds_phase_3_1[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[4]_i_5 
       (.I0(Q[4]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I2(E),
        .O(\dac_dds_phase_3_1[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[4]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [5]),
        .I1(Q[7]),
        .I2(\dac_dds_phase_3_1_reg[15] [7]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[7]),
        .O(\dac_dds_phase_3_1[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[4]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(\dac_dds_phase_3_1_reg[15] [6]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[6]),
        .O(\dac_dds_phase_3_1[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[4]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [3]),
        .I1(Q[5]),
        .I2(\dac_dds_phase_3_1_reg[15] [5]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[5]),
        .O(\dac_dds_phase_3_1[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[4]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [2]),
        .I1(Q[4]),
        .I2(\dac_dds_phase_3_1_reg[15] [4]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[4]),
        .O(\dac_dds_phase_3_1[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[8]_i_2 
       (.I0(Q[11]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I2(E),
        .O(\dac_dds_phase_3_1[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[8]_i_3 
       (.I0(Q[10]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I2(E),
        .O(\dac_dds_phase_3_1[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[8]_i_4 
       (.I0(Q[9]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I2(E),
        .O(\dac_dds_phase_3_1[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dac_dds_phase_3_1[8]_i_5 
       (.I0(Q[8]),
        .I1(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I2(E),
        .O(\dac_dds_phase_3_1[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[8]_i_6 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [9]),
        .I1(Q[11]),
        .I2(\dac_dds_phase_3_1_reg[15] [11]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[11]),
        .O(\dac_dds_phase_3_1[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[8]_i_7 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [8]),
        .I1(Q[10]),
        .I2(\dac_dds_phase_3_1_reg[15] [10]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[10]),
        .O(\dac_dds_phase_3_1[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[8]_i_8 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [7]),
        .I1(Q[9]),
        .I2(\dac_dds_phase_3_1_reg[15] [9]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[9]),
        .O(\dac_dds_phase_3_1[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \dac_dds_phase_3_1[8]_i_9 
       (.I0(\dac_dds_phase_3_1_reg[15]_0 [6]),
        .I1(Q[8]),
        .I2(\dac_dds_phase_3_1_reg[15] [8]),
        .I3(E),
        .I4(dac_dds_phase_2_1_reg[8]),
        .O(\dac_dds_phase_3_1[8]_i_9_n_0 ));
  CARRY4 \dac_dds_phase_3_1_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\dac_dds_phase_3_1_reg[0]_i_1_n_0 ,\dac_dds_phase_3_1_reg[0]_i_1_n_1 ,\dac_dds_phase_3_1_reg[0]_i_1_n_2 ,\dac_dds_phase_3_1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_3_1[0]_i_2_n_0 ,\dac_dds_phase_3_1[0]_i_3_n_0 ,\dac_dds_phase_3_1_reg[3] }),
        .O(\d_data_cntrl_reg[39]_2 ),
        .S({\dac_dds_phase_3_1[0]_i_6_n_0 ,\dac_dds_phase_3_1[0]_i_7_n_0 ,\dac_dds_phase_3_1[0]_i_8_n_0 ,\dac_dds_phase_3_1[0]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_3_1_reg[12]_i_1 
       (.CI(\dac_dds_phase_3_1_reg[8]_i_1_n_0 ),
        .CO({\NLW_dac_dds_phase_3_1_reg[12]_i_1_CO_UNCONNECTED [3],\dac_dds_phase_3_1_reg[12]_i_1_n_1 ,\dac_dds_phase_3_1_reg[12]_i_1_n_2 ,\dac_dds_phase_3_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\dac_dds_phase_3_1[12]_i_2_n_0 ,\dac_dds_phase_3_1[12]_i_3_n_0 ,\dac_dds_phase_3_1[12]_i_4_n_0 }),
        .O(\d_data_cntrl_reg[50]_2 ),
        .S({\dac_dds_phase_3_1[12]_i_5_n_0 ,\dac_dds_phase_3_1[12]_i_6_n_0 ,\dac_dds_phase_3_1[12]_i_7_n_0 ,\dac_dds_phase_3_1[12]_i_8_n_0 }));
  CARRY4 \dac_dds_phase_3_1_reg[4]_i_1 
       (.CI(\dac_dds_phase_3_1_reg[0]_i_1_n_0 ),
        .CO({\dac_dds_phase_3_1_reg[4]_i_1_n_0 ,\dac_dds_phase_3_1_reg[4]_i_1_n_1 ,\dac_dds_phase_3_1_reg[4]_i_1_n_2 ,\dac_dds_phase_3_1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_3_1[4]_i_2_n_0 ,\dac_dds_phase_3_1[4]_i_3_n_0 ,\dac_dds_phase_3_1[4]_i_4_n_0 ,\dac_dds_phase_3_1[4]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[43]_2 ),
        .S({\dac_dds_phase_3_1[4]_i_6_n_0 ,\dac_dds_phase_3_1[4]_i_7_n_0 ,\dac_dds_phase_3_1[4]_i_8_n_0 ,\dac_dds_phase_3_1[4]_i_9_n_0 }));
  CARRY4 \dac_dds_phase_3_1_reg[8]_i_1 
       (.CI(\dac_dds_phase_3_1_reg[4]_i_1_n_0 ),
        .CO({\dac_dds_phase_3_1_reg[8]_i_1_n_0 ,\dac_dds_phase_3_1_reg[8]_i_1_n_1 ,\dac_dds_phase_3_1_reg[8]_i_1_n_2 ,\dac_dds_phase_3_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dac_dds_phase_3_1[8]_i_2_n_0 ,\dac_dds_phase_3_1[8]_i_3_n_0 ,\dac_dds_phase_3_1[8]_i_4_n_0 ,\dac_dds_phase_3_1[8]_i_5_n_0 }),
        .O(\d_data_cntrl_reg[47]_2 ),
        .S({\dac_dds_phase_3_1[8]_i_6_n_0 ,\dac_dds_phase_3_1[8]_i_7_n_0 ,\dac_dds_phase_3_1[8]_i_8_n_0 ,\dac_dds_phase_3_1[8]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h0010)) 
    dac_enable_i_1
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[2]),
        .I2(dac_data_sel_s[1]),
        .I3(dac_data_sel_s[0]),
        .O(\d_data_cntrl_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    \dac_frame[0]_i_1 
       (.I0(dac_frame_s_0),
        .I1(dac_data_sel_s[1]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[2]),
        .I4(dac_data_sel_s[3]),
        .O(\d_data_cntrl_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \dac_frame[2]_i_1 
       (.I0(dac_data_sel_s[3]),
        .I1(dac_data_sel_s[2]),
        .I2(dac_data_sel_s[0]),
        .I3(dac_data_sel_s[1]),
        .O(\d_data_cntrl_reg[3]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    up_axi_awready_i_2
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(p_0_in[0]),
        .Q(up_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(p_0_in[1]),
        .Q(up_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(p_0_in[2]),
        .Q(up_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(p_0_in[3]),
        .Q(up_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(p_0_in[4]),
        .Q(up_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(p_0_in[5]),
        .Q(up_xfer_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[0]),
        .Q(up_xfer_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[100] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[100]),
        .Q(up_xfer_data[100]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[101] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[101]),
        .Q(up_xfer_data[101]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[102] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[102]),
        .Q(up_xfer_data[102]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[103] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[103]),
        .Q(up_xfer_data[103]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[104] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[104]),
        .Q(up_xfer_data[104]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[105] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[105]),
        .Q(up_xfer_data[105]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[106] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[106]),
        .Q(up_xfer_data[106]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[107] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[107]),
        .Q(up_xfer_data[107]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[108] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[108]),
        .Q(up_xfer_data[108]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[109] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[109]),
        .Q(up_xfer_data[109]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[10]),
        .Q(up_xfer_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[110] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[110]),
        .Q(up_xfer_data[110]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[111] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[111]),
        .Q(up_xfer_data[111]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[112] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[112]),
        .Q(up_xfer_data[112]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[113] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[113]),
        .Q(up_xfer_data[113]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[114] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[114]),
        .Q(up_xfer_data[114]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[115] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[115]),
        .Q(up_xfer_data[115]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[116] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[116]),
        .Q(up_xfer_data[116]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[117] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[117]),
        .Q(up_xfer_data[117]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[118] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[118]),
        .Q(up_xfer_data[118]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[119] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[119]),
        .Q(up_xfer_data[119]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[11]),
        .Q(up_xfer_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[120] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[120]),
        .Q(up_xfer_data[120]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[121] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[121]),
        .Q(up_xfer_data[121]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[122] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[122]),
        .Q(up_xfer_data[122]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[123] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[123]),
        .Q(up_xfer_data[123]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[124] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[124]),
        .Q(up_xfer_data[124]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[125] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[125]),
        .Q(up_xfer_data[125]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[126] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[126]),
        .Q(up_xfer_data[126]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[127] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[127]),
        .Q(up_xfer_data[127]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[128] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[128]),
        .Q(up_xfer_data[128]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[129] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[129]),
        .Q(up_xfer_data[129]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[12]),
        .Q(up_xfer_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[130] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[130]),
        .Q(up_xfer_data[130]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[131] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[131]),
        .Q(up_xfer_data[131]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[13]),
        .Q(up_xfer_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[14]),
        .Q(up_xfer_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[15]),
        .Q(up_xfer_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[16]),
        .Q(up_xfer_data[16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[17]),
        .Q(up_xfer_data[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[18]),
        .Q(up_xfer_data[18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[19]),
        .Q(up_xfer_data[19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[1]),
        .Q(up_xfer_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[20]),
        .Q(up_xfer_data[20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[21]),
        .Q(up_xfer_data[21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[22]),
        .Q(up_xfer_data[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[23]),
        .Q(up_xfer_data[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[24]),
        .Q(up_xfer_data[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[25]),
        .Q(up_xfer_data[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[26]),
        .Q(up_xfer_data[26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[27]),
        .Q(up_xfer_data[27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[28]),
        .Q(up_xfer_data[28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[29]),
        .Q(up_xfer_data[29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[2]),
        .Q(up_xfer_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[30]),
        .Q(up_xfer_data[30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[31]),
        .Q(up_xfer_data[31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[32]),
        .Q(up_xfer_data[32]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[33] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[33]),
        .Q(up_xfer_data[33]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[34] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[34]),
        .Q(up_xfer_data[34]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[35] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[35]),
        .Q(up_xfer_data[35]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[36] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[36]),
        .Q(up_xfer_data[36]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[37] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[37]),
        .Q(up_xfer_data[37]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[38] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[38]),
        .Q(up_xfer_data[38]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[39] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[39]),
        .Q(up_xfer_data[39]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[3]),
        .Q(up_xfer_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[40] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[40]),
        .Q(up_xfer_data[40]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[41] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[41]),
        .Q(up_xfer_data[41]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[42] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[42]),
        .Q(up_xfer_data[42]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[43] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[43]),
        .Q(up_xfer_data[43]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[44] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[44]),
        .Q(up_xfer_data[44]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[45] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[45]),
        .Q(up_xfer_data[45]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[46] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[46]),
        .Q(up_xfer_data[46]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[47] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[47]),
        .Q(up_xfer_data[47]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[48] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[48]),
        .Q(up_xfer_data[48]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[49] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[49]),
        .Q(up_xfer_data[49]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[4]),
        .Q(up_xfer_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[50] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[50]),
        .Q(up_xfer_data[50]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[51] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[51]),
        .Q(up_xfer_data[51]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[52] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[52]),
        .Q(up_xfer_data[52]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[53] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[53]),
        .Q(up_xfer_data[53]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[54] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[54]),
        .Q(up_xfer_data[54]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[55] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[55]),
        .Q(up_xfer_data[55]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[56] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[56]),
        .Q(up_xfer_data[56]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[57] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[57]),
        .Q(up_xfer_data[57]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[58] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[58]),
        .Q(up_xfer_data[58]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[59] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[59]),
        .Q(up_xfer_data[59]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[5]),
        .Q(up_xfer_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[60] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[60]),
        .Q(up_xfer_data[60]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[61] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[61]),
        .Q(up_xfer_data[61]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[62] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[62]),
        .Q(up_xfer_data[62]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[63] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[63]),
        .Q(up_xfer_data[63]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[64] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[64]),
        .Q(up_xfer_data[64]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[65] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[65]),
        .Q(up_xfer_data[65]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[66] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[66]),
        .Q(up_xfer_data[66]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[67] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[67]),
        .Q(up_xfer_data[67]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[68] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[68]),
        .Q(up_xfer_data[68]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[69] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[69]),
        .Q(up_xfer_data[69]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[6]),
        .Q(up_xfer_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[70] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[70]),
        .Q(up_xfer_data[70]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[71] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[71]),
        .Q(up_xfer_data[71]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[72] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[72]),
        .Q(up_xfer_data[72]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[73] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[73]),
        .Q(up_xfer_data[73]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[74] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[74]),
        .Q(up_xfer_data[74]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[75] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[75]),
        .Q(up_xfer_data[75]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[76] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[76]),
        .Q(up_xfer_data[76]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[77] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[77]),
        .Q(up_xfer_data[77]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[78] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[78]),
        .Q(up_xfer_data[78]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[79] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[79]),
        .Q(up_xfer_data[79]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[7]),
        .Q(up_xfer_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[80] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[80]),
        .Q(up_xfer_data[80]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[81] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[81]),
        .Q(up_xfer_data[81]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[82] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[82]),
        .Q(up_xfer_data[82]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[83] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[83]),
        .Q(up_xfer_data[83]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[84] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[84]),
        .Q(up_xfer_data[84]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[85] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[85]),
        .Q(up_xfer_data[85]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[86] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[86]),
        .Q(up_xfer_data[86]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[87] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[87]),
        .Q(up_xfer_data[87]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[88] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[88]),
        .Q(up_xfer_data[88]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[89] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[89]),
        .Q(up_xfer_data[89]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[8]),
        .Q(up_xfer_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[90] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[90]),
        .Q(up_xfer_data[90]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[91] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[91]),
        .Q(up_xfer_data[91]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[92] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[92]),
        .Q(up_xfer_data[92]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[93] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[93]),
        .Q(up_xfer_data[93]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[94] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[94]),
        .Q(up_xfer_data[94]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[95] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[95]),
        .Q(up_xfer_data[95]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[96] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[96]),
        .Q(up_xfer_data[96]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[97] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[97]),
        .Q(up_xfer_data[97]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[98] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[98]),
        .Q(up_xfer_data[98]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[99] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[99]),
        .Q(up_xfer_data[99]));
  FDCE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(D[9]),
        .Q(up_xfer_data[9]));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(s_axi_aresetn_0),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state));
  LUT3 #(
    .INIT(8'h82)) 
    up_xfer_toggle_i_1
       (.I0(up_xfer_toggle_i_3_n_0),
        .I1(up_xfer_state),
        .I2(up_xfer_toggle),
        .O(up_xfer_toggle_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_2
       (.I0(up_xfer_toggle),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    up_xfer_toggle_i_3
       (.I0(up_xfer_count_reg[5]),
        .I1(up_xfer_count_reg[4]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[0]),
        .I4(up_xfer_count_reg[3]),
        .I5(up_xfer_count_reg[2]),
        .O(up_xfer_toggle_i_3_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .CLR(s_axi_aresetn_0),
        .D(p_1_in),
        .Q(up_xfer_toggle));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status
   (\up_data_status_reg[0]_0 ,
    up_status_ovf_s,
    data8,
    \d_xfer_count_reg[5]_0 ,
    AR,
    s_axi_aclk,
    \up_data_status_reg[0]_1 ,
    dac_status_s,
    dac_dovf,
    dac_dunf);
  output \up_data_status_reg[0]_0 ;
  output up_status_ovf_s;
  output data8;
  input \d_xfer_count_reg[5]_0 ;
  input [0:0]AR;
  input s_axi_aclk;
  input \up_data_status_reg[0]_1 ;
  input dac_status_s;
  input dac_dovf;
  input dac_dunf;

  wire [0:0]AR;
  wire [2:0]d_acc_data;
  wire \d_acc_data_reg_n_0_[0] ;
  wire \d_acc_data_reg_n_0_[1] ;
  wire \d_acc_data_reg_n_0_[2] ;
  wire [5:0]d_xfer_count_reg;
  wire \d_xfer_count_reg[5]_0 ;
  wire [2:0]d_xfer_data;
  wire d_xfer_state;
  wire d_xfer_state_m1;
  wire d_xfer_state_m2;
  wire d_xfer_toggle;
  wire d_xfer_toggle_i_1_n_0;
  wire d_xfer_toggle_i_2_n_0;
  wire d_xfer_toggle_i_3_n_0;
  wire dac_dovf;
  wire dac_dunf;
  wire dac_status_s;
  wire data8;
  wire [5:0]p_0_in__0;
  wire s_axi_aclk;
  wire \up_data_status[0]_i_1_n_0 ;
  wire \up_data_status[1]_i_1_n_0 ;
  wire \up_data_status[2]_i_1_n_0 ;
  wire \up_data_status_reg[0]_0 ;
  wire \up_data_status_reg[0]_1 ;
  wire up_status_ovf_s;
  wire up_xfer_toggle;
  wire up_xfer_toggle_m1;
  wire up_xfer_toggle_m2;
  wire up_xfer_toggle_m3;

  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[0]_i_1 
       (.I0(d_xfer_toggle_i_3_n_0),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[0] ),
        .I4(dac_dunf),
        .O(d_acc_data[0]));
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[1]_i_1 
       (.I0(d_xfer_toggle_i_3_n_0),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[1] ),
        .I4(dac_dovf),
        .O(d_acc_data[1]));
  LUT5 #(
    .INIT(32'hFFFF7D00)) 
    \d_acc_data[2]_i_1 
       (.I0(d_xfer_toggle_i_3_n_0),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .I3(\d_acc_data_reg_n_0_[2] ),
        .I4(dac_status_s),
        .O(d_acc_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[0] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[0]),
        .Q(\d_acc_data_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[1] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[1]),
        .Q(\d_acc_data_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \d_acc_data_reg[2] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_acc_data[2]),
        .Q(\d_acc_data_reg_n_0_[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \d_xfer_count[0]_i_1 
       (.I0(d_xfer_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \d_xfer_count[1]_i_1 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \d_xfer_count[2]_i_1 
       (.I0(d_xfer_count_reg[0]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \d_xfer_count[3]_i_1 
       (.I0(d_xfer_count_reg[1]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[2]),
        .I3(d_xfer_count_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \d_xfer_count[4]_i_1 
       (.I0(d_xfer_count_reg[2]),
        .I1(d_xfer_count_reg[0]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[3]),
        .I4(d_xfer_count_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \d_xfer_count[5]_i_1 
       (.I0(d_xfer_count_reg[3]),
        .I1(d_xfer_count_reg[1]),
        .I2(d_xfer_count_reg[0]),
        .I3(d_xfer_count_reg[2]),
        .I4(d_xfer_count_reg[4]),
        .I5(d_xfer_count_reg[5]),
        .O(p_0_in__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[0] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[0]),
        .Q(d_xfer_count_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[1] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[1]),
        .Q(d_xfer_count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[2] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[2]),
        .Q(d_xfer_count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[3] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[3]),
        .Q(d_xfer_count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[4] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[4]),
        .Q(d_xfer_count_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_count_reg[5] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(p_0_in__0[5]),
        .Q(d_xfer_count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[0] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(d_xfer_toggle_i_1_n_0),
        .CLR(AR),
        .D(\d_acc_data_reg_n_0_[0] ),
        .Q(d_xfer_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[1] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(d_xfer_toggle_i_1_n_0),
        .CLR(AR),
        .D(\d_acc_data_reg_n_0_[1] ),
        .Q(d_xfer_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \d_xfer_data_reg[2] 
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(d_xfer_toggle_i_1_n_0),
        .CLR(AR),
        .D(\d_acc_data_reg_n_0_[2] ),
        .Q(d_xfer_data[2]));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m1_reg
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(up_xfer_toggle),
        .Q(d_xfer_state_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_m2_reg
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m1),
        .Q(d_xfer_state_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_state_reg
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(1'b1),
        .CLR(AR),
        .D(d_xfer_state_m2),
        .Q(d_xfer_state));
  LUT3 #(
    .INIT(8'h82)) 
    d_xfer_toggle_i_1
       (.I0(d_xfer_toggle_i_3_n_0),
        .I1(d_xfer_state),
        .I2(d_xfer_toggle),
        .O(d_xfer_toggle_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    d_xfer_toggle_i_2
       (.I0(d_xfer_toggle),
        .O(d_xfer_toggle_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    d_xfer_toggle_i_3
       (.I0(d_xfer_count_reg[5]),
        .I1(d_xfer_count_reg[4]),
        .I2(d_xfer_count_reg[1]),
        .I3(d_xfer_count_reg[0]),
        .I4(d_xfer_count_reg[3]),
        .I5(d_xfer_count_reg[2]),
        .O(d_xfer_toggle_i_3_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(\d_xfer_count_reg[5]_0 ),
        .CE(d_xfer_toggle_i_1_n_0),
        .CLR(AR),
        .D(d_xfer_toggle_i_2_n_0),
        .Q(d_xfer_toggle));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status[0]_i_1 
       (.I0(d_xfer_data[0]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(\up_data_status_reg[0]_0 ),
        .O(\up_data_status[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status[1]_i_1 
       (.I0(d_xfer_data[1]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(up_status_ovf_s),
        .O(\up_data_status[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \up_data_status[2]_i_1 
       (.I0(d_xfer_data[2]),
        .I1(up_xfer_toggle_m2),
        .I2(up_xfer_toggle_m3),
        .I3(data8),
        .O(\up_data_status[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_data_status_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_1 ),
        .D(\up_data_status[0]_i_1_n_0 ),
        .Q(\up_data_status_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \up_data_status_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_1 ),
        .D(\up_data_status[1]_i_1_n_0 ),
        .Q(up_status_ovf_s));
  FDCE #(
    .INIT(1'b0)) 
    \up_data_status_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_1 ),
        .D(\up_data_status[2]_i_1_n_0 ),
        .Q(data8));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_1 ),
        .D(d_xfer_toggle),
        .Q(up_xfer_toggle_m1));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_1 ),
        .D(up_xfer_toggle_m1),
        .Q(up_xfer_toggle_m2));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_toggle_m3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_1 ),
        .D(up_xfer_toggle_m2),
        .Q(up_xfer_toggle_m3));
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\up_data_status_reg[0]_1 ),
        .D(up_xfer_toggle_m3),
        .Q(up_xfer_toggle));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
