--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml usart_tester.twx usart_tester.ncd -o usart_tester.twr
usart_tester.pcf -ucf pinning.ucf

Design file:              usart_tester.ncd
Physical constraint file: usart_tester.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2701 paths analyzed, 97 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.671ns.
--------------------------------------------------------------------------------

Paths for end point u1/data_temp_2 (SLICE_X5Y27.CE), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_0 (FF)
  Destination:          u1/data_temp_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.549ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.632 - 0.719)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_0 to u1/data_temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   u1/clock_counter<3>
                                                       u1/clock_counter_0
    SLICE_X6Y18.A4       net (fanout=2)        0.920   u1/clock_counter<0>
    SLICE_X6Y18.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.COUT     Tbyp                  0.091   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.BMUX     Tcinb                 0.277   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D5       net (fanout=3)        0.508   u1/clock_counter[15]_GND_2_o_add_1_OUT<9>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.408   u1/data_temp<3>
                                                       u1/data_temp_2
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (2.196ns logic, 3.353ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_0 (FF)
  Destination:          u1/data_temp_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.538ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.632 - 0.719)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_0 to u1/data_temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   u1/clock_counter<3>
                                                       u1/clock_counter_0
    SLICE_X6Y18.A4       net (fanout=2)        0.920   u1/clock_counter<0>
    SLICE_X6Y18.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.COUT     Tbyp                  0.091   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.AMUX     Tcina                 0.210   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D4       net (fanout=3)        0.564   u1/clock_counter[15]_GND_2_o_add_1_OUT<8>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.408   u1/data_temp<3>
                                                       u1/data_temp_2
    -------------------------------------------------  ---------------------------
    Total                                      5.538ns (2.129ns logic, 3.409ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_4 (FF)
  Destination:          u1/data_temp_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.455ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.632 - 0.721)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_4 to u1/data_temp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AQ       Tcko                  0.430   u1/clock_counter<7>
                                                       u1/clock_counter_4
    SLICE_X6Y19.A4       net (fanout=2)        0.920   u1/clock_counter<4>
    SLICE_X6Y19.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/clock_counter<4>_rt
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.BMUX     Tcinb                 0.277   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D5       net (fanout=3)        0.508   u1/clock_counter[15]_GND_2_o_add_1_OUT<9>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.408   u1/data_temp<3>
                                                       u1/data_temp_2
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (2.105ns logic, 3.350ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point u1/data_temp_1 (SLICE_X5Y27.CE), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_0 (FF)
  Destination:          u1/data_temp_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.632 - 0.719)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_0 to u1/data_temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   u1/clock_counter<3>
                                                       u1/clock_counter_0
    SLICE_X6Y18.A4       net (fanout=2)        0.920   u1/clock_counter<0>
    SLICE_X6Y18.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.COUT     Tbyp                  0.091   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.BMUX     Tcinb                 0.277   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D5       net (fanout=3)        0.508   u1/clock_counter[15]_GND_2_o_add_1_OUT<9>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.390   u1/data_temp<3>
                                                       u1/data_temp_1
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (2.178ns logic, 3.353ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_0 (FF)
  Destination:          u1/data_temp_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.520ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.632 - 0.719)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_0 to u1/data_temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   u1/clock_counter<3>
                                                       u1/clock_counter_0
    SLICE_X6Y18.A4       net (fanout=2)        0.920   u1/clock_counter<0>
    SLICE_X6Y18.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.COUT     Tbyp                  0.091   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.AMUX     Tcina                 0.210   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D4       net (fanout=3)        0.564   u1/clock_counter[15]_GND_2_o_add_1_OUT<8>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.390   u1/data_temp<3>
                                                       u1/data_temp_1
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (2.111ns logic, 3.409ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_4 (FF)
  Destination:          u1/data_temp_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.437ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.632 - 0.721)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_4 to u1/data_temp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AQ       Tcko                  0.430   u1/clock_counter<7>
                                                       u1/clock_counter_4
    SLICE_X6Y19.A4       net (fanout=2)        0.920   u1/clock_counter<4>
    SLICE_X6Y19.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/clock_counter<4>_rt
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.BMUX     Tcinb                 0.277   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D5       net (fanout=3)        0.508   u1/clock_counter[15]_GND_2_o_add_1_OUT<9>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.390   u1/data_temp<3>
                                                       u1/data_temp_1
    -------------------------------------------------  ---------------------------
    Total                                      5.437ns (2.087ns logic, 3.350ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point u1/data_temp_3 (SLICE_X5Y27.CE), 76 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_0 (FF)
  Destination:          u1/data_temp_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.632 - 0.719)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_0 to u1/data_temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   u1/clock_counter<3>
                                                       u1/clock_counter_0
    SLICE_X6Y18.A4       net (fanout=2)        0.920   u1/clock_counter<0>
    SLICE_X6Y18.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.COUT     Tbyp                  0.091   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.BMUX     Tcinb                 0.277   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D5       net (fanout=3)        0.508   u1/clock_counter[15]_GND_2_o_add_1_OUT<9>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.382   u1/data_temp<3>
                                                       u1/data_temp_3
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (2.170ns logic, 3.353ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_0 (FF)
  Destination:          u1/data_temp_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.512ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.632 - 0.719)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_0 to u1/data_temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y12.AQ       Tcko                  0.430   u1/clock_counter<3>
                                                       u1/clock_counter_0
    SLICE_X6Y18.A4       net (fanout=2)        0.920   u1/clock_counter<0>
    SLICE_X6Y18.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X6Y19.COUT     Tbyp                  0.091   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.AMUX     Tcina                 0.210   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D4       net (fanout=3)        0.564   u1/clock_counter[15]_GND_2_o_add_1_OUT<8>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.382   u1/data_temp<3>
                                                       u1/data_temp_3
    -------------------------------------------------  ---------------------------
    Total                                      5.512ns (2.103ns logic, 3.409ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/clock_counter_4 (FF)
  Destination:          u1/data_temp_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.632 - 0.721)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/clock_counter_4 to u1/data_temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.AQ       Tcko                  0.430   u1/clock_counter<7>
                                                       u1/clock_counter_4
    SLICE_X6Y19.A4       net (fanout=2)        0.920   u1/clock_counter<4>
    SLICE_X6Y19.COUT     Topcya                0.472   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
                                                       u1/clock_counter<4>_rt
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X6Y20.BMUX     Tcinb                 0.277   u1/clock_counter[15]_GND_2_o_add_1_OUT<11>
                                                       u1/Madd_clock_counter[15]_GND_2_o_add_1_OUT_xor<11>
    SLICE_X5Y21.D5       net (fanout=3)        0.508   u1/clock_counter[15]_GND_2_o_add_1_OUT<9>
    SLICE_X5Y21.D        Tilo                  0.259   u1/n00102
                                                       u1/n001021
    SLICE_X7Y19.D3       net (fanout=5)        0.837   u1/n00102
    SLICE_X7Y19.D        Tilo                  0.259   u1/clock_counter<10>
                                                       u1/n0010_inv1
    SLICE_X5Y27.CE       net (fanout=13)       1.082   u1/_n0127_inv1_cepot
    SLICE_X5Y27.CLK      Tceck                 0.382   u1/data_temp<3>
                                                       u1/data_temp_3
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (2.079ns logic, 3.350ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1/data_temp_3 (SLICE_X5Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/data_temp_3 (FF)
  Destination:          u1/data_temp_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/data_temp_3 to u1/data_temp_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.DQ       Tcko                  0.198   u1/data_temp<3>
                                                       u1/data_temp_3
    SLICE_X5Y27.D6       net (fanout=2)        0.025   u1/data_temp<3>
    SLICE_X5Y27.CLK      Tah         (-Th)    -0.215   u1/data_temp<3>
                                                       u1/data_temp_3_dpot
                                                       u1/data_temp_3
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point u1/data_temp_0 (SLICE_X5Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/data_temp_0 (FF)
  Destination:          u1/data_temp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/data_temp_0 to u1/data_temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y27.AQ       Tcko                  0.198   u1/data_temp<3>
                                                       u1/data_temp_0
    SLICE_X5Y27.A6       net (fanout=2)        0.027   u1/data_temp<0>
    SLICE_X5Y27.CLK      Tah         (-Th)    -0.215   u1/data_temp<3>
                                                       u1/data_temp_0_dpot
                                                       u1/data_temp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point u1/data_temp_4 (SLICE_X4Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/data_temp_4 (FF)
  Destination:          u1/data_temp_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/data_temp_4 to u1/data_temp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y24.AQ       Tcko                  0.234   u1/data_temp<6>
                                                       u1/data_temp_4
    SLICE_X4Y24.A6       net (fanout=2)        0.024   u1/data_temp<4>
    SLICE_X4Y24.CLK      Tah         (-Th)    -0.197   u1/data_temp<6>
                                                       u1/data_temp_4_dpot
                                                       u1/data_temp_4
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.431ns logic, 0.024ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u1/counter<2>/CLK
  Logical resource: u1/counter_0/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u1/counter<2>/CLK
  Logical resource: u1/counter_1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.671|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2701 paths, 0 nets, and 234 connections

Design statistics:
   Minimum period:   5.671ns{1}   (Maximum frequency: 176.336MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 15 02:29:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 246 MB



