// Seed: 4046483387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_3;
  wire  id_10;
  uwire id_11;
  assign id_6  = id_3 - id_8;
  assign id_11 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3
    , id_24,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply0 id_7,
    output uwire id_8,
    output wand id_9,
    input uwire id_10,
    input tri id_11,
    input tri1 id_12
    , id_25,
    output wand id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    output wor id_17,
    input wand id_18,
    output wire id_19,
    input supply0 id_20,
    input uwire id_21
    , id_26,
    output wire id_22
);
  assign id_2 = id_16;
  wire id_27;
  module_0(
      id_26, id_27, id_26, id_25, id_27, id_27, id_25, id_25, id_25
  );
endmodule
