;redcode
;assert 1
	SPL 0, <407
	CMP -232, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <1
	ADD 210, 30
	SUB @-127, 100
	SUB 20, @12
	SUB 20, @12
	SUB 20, @12
	MOV @-127, 100
	SLT 121, 0
	SUB @470, @3
	CMP @3, 0
	SUB @470, @3
	SLT @20, @12
	SUB -207, <-120
	ADD #270, <1
	SLT #270, <1
	SUB @128, 106
	SLT #270, <61
	SUB 3, 20
	SUB -207, <-120
	SUB -1, <-20
	SUB 3, 20
	SLT 210, 60
	ADD #270, <1
	CMP 3, 20
	SUB <3, 0
	ADD #270, <1
	ADD #270, <1
	SUB @128, 106
	SLT @20, @12
	MOV #-7, <20
	MOV -7, <-20
	DJN 1, @20
	SUB #-0, <20
	JMZ 3, 20
	SUB 8, @401
	SLT 210, 60
	SUB #72, @406
	JMZ <3, 0
	SUB @0, <5
	JMZ @-127, 100
	SUB @-127, 100
	JMZ <3, 0
	SPL 0, <407
	JMZ @-127, 100
	SUB @127, 106
	SUB @-127, 100
	DJN -1, @-20
	DJN 210, <20
