# PicoRV32 AES Co-Processor - Complete Data Flow & SHA-256 Checksum Integration Guide

## Current System Data Flow (Without Checksum)

### Overview Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         PicoRV32 CPU Core                           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  Instruction Execution Pipeline                              â”‚   â”‚
â”‚  â”‚  â€¢ Fetch â†’ Decode â†’ Execute â†’ Memory â†’ Writeback            â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                   â”‚                     â”‚                           â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚         â”‚  Register File    â”‚  â”‚  PCPI Interface â”‚                 â”‚
â”‚         â”‚  x0-x31 (32-bit)  â”‚  â”‚  (Co-processor) â”‚                 â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                         â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚                    â”‚                    â”‚
            â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”
            â”‚   MUL/DIV      â”‚  â”‚  AES Encryption  â”‚  â”‚ AES Decrypt â”‚
            â”‚  (if enabled)  â”‚  â”‚  Co-processor    â”‚  â”‚ (if enabled)â”‚
            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                         â”‚
                                         â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚      AES Co-Processor (pcpi_aes)        â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                    â”‚  â”‚  State Machine (FSM)               â”‚ â”‚
                    â”‚  â”‚  â€¢ IDLE â†’ LOAD_PT â†’ LOAD_KEY      â”‚ â”‚
                    â”‚  â”‚  â€¢ ENCRYPT â†’ DONE                  â”‚ â”‚
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                    â”‚           â”‚                             â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                    â”‚  â”‚  AES-128 Encryption Engine         â”‚ â”‚
                    â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚ â”‚
                    â”‚  â”‚  â”‚  Datapath_Encryption.v       â”‚  â”‚ â”‚
                    â”‚  â”‚  â”‚  â€¢ Reg_plain_text (128 bit)  â”‚  â”‚ â”‚
                    â”‚  â”‚  â”‚  â€¢ Reg_key (128 bit)         â”‚  â”‚ â”‚
                    â”‚  â”‚  â”‚  â€¢ Reg_round_key (NEW!)      â”‚  â”‚ â”‚
                    â”‚  â”‚  â”‚  â€¢ Sub_Bytes â†’ shift_rows    â”‚  â”‚ â”‚
                    â”‚  â”‚  â”‚  â€¢ mix_cols â†’ Round_Key_XOR  â”‚  â”‚ â”‚
                    â”‚  â”‚  â”‚  â€¢ 10 rounds + final round   â”‚  â”‚ â”‚
                    â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚ â”‚
                    â”‚  â”‚             â”‚                       â”‚ â”‚
                    â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚ â”‚
                    â”‚  â”‚  â”‚  Reg_Dout (128-bit result)   â”‚  â”‚ â”‚
                    â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚ â”‚
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                    â”‚                â”‚                        â”‚
                    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                    â”‚  â”‚  8-Lane Parallel SPI Controller    â”‚ â”‚
                    â”‚  â”‚  â€¢ Triggered by aes_done           â”‚ â”‚
                    â”‚  â”‚  â€¢ Transmits 16 bytes (128 bits)   â”‚ â”‚
                    â”‚  â”‚  â€¢ 8 bits per clock pulse          â”‚ â”‚
                    â”‚  â”‚  â€¢ Little-endian (LSB first)       â”‚ â”‚
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                        â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  SPI Output Signals (8-lane parallel) â”‚
                    â”‚  â€¢ aes_spi_data[7:0]  - 8 data lanes  â”‚
                    â”‚  â€¢ aes_spi_clk        - Clock strobe  â”‚
                    â”‚  â€¢ aes_spi_cs_n       - Chip select   â”‚
                    â”‚  â€¢ aes_spi_active     - Transfer flag â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Detailed Step-by-Step Flow

### Phase 1: Initialization (CPU Software)

```
Cycle 0-5: Load Constants
â”œâ”€ x1  = 1              (index constant)
â”œâ”€ x2  = 2              (index constant)
â”œâ”€ x3  = 3              (index constant)
â”œâ”€ x4  = 0x200          (key base address)
â”œâ”€ x6  = 0x100          (plaintext base address)
â””â”€ x12 = 0x300          (result storage address)
```

### Phase 2: Load Plaintext (4 words Ã— 32 bits = 128 bits)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ CPU: Load word from memory                               â”‚
â”‚      lw x5, 0(x6)  â†’ x5 = memory[0x100] (PT[31:0])      â”‚
â”‚                                                          â”‚
â”‚ CPU: Execute AES_LOAD_PT custom instruction              â”‚
â”‚      AES_LOAD_PT idx=0, data=x5                         â”‚
â”‚                                                          â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚      â”‚ PCPI Interface Signals               â”‚           â”‚
â”‚      â”‚  pcpi_valid = 1                      â”‚           â”‚
â”‚      â”‚  pcpi_insn  = 0x00028073 (example)   â”‚           â”‚
â”‚      â”‚  pcpi_rs1   = 0 (index)              â”‚           â”‚
â”‚      â”‚  pcpi_rs2   = x5 (data)              â”‚           â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                   â”‚                                     â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚      â”‚ pcpi_aes Module                      â”‚           â”‚
â”‚      â”‚  Decodes instruction                 â”‚           â”‚
â”‚      â”‚  Recognizes: LOAD_PT, idx=0          â”‚           â”‚
â”‚      â”‚  Stores data in internal register:   â”‚           â”‚
â”‚      â”‚    plaintext_reg[31:0] = pcpi_rs2    â”‚           â”‚
â”‚      â”‚                                      â”‚           â”‚
â”‚      â”‚  Returns: pcpi_ready = 1             â”‚           â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Repeat for PT[63:32], PT[95:64], PT[127:96]
```

### Phase 3: Load Key (4 words Ã— 32 bits = 128 bits)

```
Same flow as Phase 2, but:
  Instruction: AES_LOAD_KEY idx=0..3
  Storage:     key_reg[127:0] in pcpi_aes
```

### Phase 4: Start Encryption

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ CPU: Execute AES_START                                   â”‚
â”‚      AES_START (no operands)                            â”‚
â”‚                                                          â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚      â”‚ pcpi_aes FSM: IDLE â†’ ENCRYPT         â”‚           â”‚
â”‚      â”‚                                      â”‚           â”‚
â”‚      â”‚  Asserts: encrypt_start = 1          â”‚           â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                   â”‚                                     â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚      â”‚ ASMD_Encryption (AES Core)                   â”‚   â”‚
â”‚      â”‚                                              â”‚   â”‚
â”‚      â”‚  Datapath_Encryption.v:                      â”‚   â”‚
â”‚      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚
â”‚      â”‚  â”‚ State S0: IDLE                       â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  - Wait for encrypt=1                â”‚    â”‚   â”‚
â”‚      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚   â”‚
â”‚      â”‚           â”‚ encrypt=1                        â”‚   â”‚
â”‚      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚
â”‚      â”‚  â”‚ State S1: Initialize (Round 0 Load)  â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  - init=1 (reset counter to 0)       â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  - Reg_round_key â† key (original)    â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  - round_in â† PT âŠ• key_r[0]          â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  - inc_count (counter: 0â†’1)          â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  - Reg_round_key â† key_r[1] (next)   â”‚    â”‚   â”‚
â”‚      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚   â”‚
â”‚      â”‚           â”‚                                  â”‚   â”‚
â”‚      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚
â”‚      â”‚  â”‚ States S2-S5: Round Processing       â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  (Repeated 10 times for rounds 0-9)  â”‚    â”‚   â”‚
â”‚      â”‚  â”‚                                      â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  S2: Sub_Bytes                       â”‚    â”‚   â”‚
â”‚      â”‚  â”‚      round_out â†’ sub_out (16 S-boxes)â”‚    â”‚   â”‚
â”‚      â”‚  â”‚                                      â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  S3: shift_rows                      â”‚    â”‚   â”‚
â”‚      â”‚  â”‚      sub_out â†’ row_out               â”‚    â”‚   â”‚
â”‚      â”‚  â”‚                                      â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  S4: mix_cols (skip on final round)  â”‚    â”‚   â”‚
â”‚      â”‚  â”‚      row_out â†’ col_out               â”‚    â”‚   â”‚
â”‚      â”‚  â”‚                                      â”‚    â”‚   â”‚
â”‚      â”‚  â”‚  S5: Add Round Key & Check           â”‚    â”‚   â”‚
â”‚      â”‚  â”‚      if count < 10:                  â”‚    â”‚   â”‚
â”‚      â”‚  â”‚        round_in â† col_out âŠ• key_r[N] â”‚    â”‚   â”‚
â”‚      â”‚  â”‚        inc_count (counter: Nâ†’N+1)    â”‚    â”‚   â”‚
â”‚      â”‚  â”‚        Reg_round_key â† key_r[N+1]    â”‚    â”‚   â”‚
â”‚      â”‚  â”‚        loop to S2                    â”‚    â”‚   â”‚
â”‚      â”‚  â”‚      else:                           â”‚    â”‚   â”‚
â”‚      â”‚  â”‚        Dout â† row_out âŠ• key_r[10]    â”‚    â”‚   â”‚
â”‚      â”‚  â”‚        done = 1                      â”‚    â”‚   â”‚
â”‚      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚   â”‚
â”‚      â”‚                                              â”‚   â”‚
â”‚      â”‚  Total: ~45-50 clock cycles for full encryptâ”‚   â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                         â”‚ done=1, Dout=ciphertext       â”‚
â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚      â”‚ pcpi_aes FSM: ENCRYPT â†’ SPI_TRANSMIT        â”‚   â”‚
â”‚      â”‚  - Captures Dout â†’ RESULT[127:0]            â”‚   â”‚
â”‚      â”‚  - Triggers SPI controller                  â”‚   â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Phase 5: Automatic SPI Transmission (8-Lane Parallel)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 8-Lane Parallel SPI Controller (Inside pcpi_aes)           â”‚
â”‚                                                             â”‚
â”‚  Triggered automatically when aes_done = 1                  â”‚
â”‚                                                             â”‚
â”‚  Transmits: 128 bits = 16 bytes in LITTLE-ENDIAN order     â”‚
â”‚             (LSB first: RESULT[7:0], RESULT[15:8], ...)    â”‚
â”‚                                                             â”‚
â”‚  Timeline (100 MHz, 10 ns per cycle):                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ Cycle 0:  aes_spi_cs_n = 0 (assert chip select)   â”‚    â”‚
â”‚  â”‚           aes_spi_active = 1                       â”‚    â”‚
â”‚  â”‚                                                    â”‚    â”‚
â”‚  â”‚ Cycle 1:  aes_spi_clk = 1 (pulse)                 â”‚    â”‚
â”‚  â”‚           aes_spi_data[7:0] = RESULT[7:0]         â”‚    â”‚
â”‚  â”‚           (Byte 0 - LSB)                          â”‚    â”‚
â”‚  â”‚                                                    â”‚    â”‚
â”‚  â”‚ Cycle 2:  aes_spi_clk = 0 â†’ 1                     â”‚    â”‚
â”‚  â”‚           aes_spi_data[7:0] = RESULT[15:8]        â”‚    â”‚
â”‚  â”‚           (Byte 1)                                â”‚    â”‚
â”‚  â”‚                                                    â”‚    â”‚
â”‚  â”‚ ... (continues for bytes 2-14)                     â”‚    â”‚
â”‚  â”‚                                                    â”‚    â”‚
â”‚  â”‚ Cycle 16: aes_spi_clk = 0 â†’ 1                     â”‚    â”‚
â”‚  â”‚           aes_spi_data[7:0] = RESULT[127:120]     â”‚    â”‚
â”‚  â”‚           (Byte 15 - MSB)                         â”‚    â”‚
â”‚  â”‚                                                    â”‚    â”‚
â”‚  â”‚ Cycle 17: aes_spi_cs_n = 1 (deassert)             â”‚    â”‚
â”‚  â”‚           aes_spi_active = 0                       â”‚    â”‚
â”‚  â”‚           Transfer complete!                       â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                             â”‚
â”‚  Total time: 17 cycles Ã— 10 ns = 170 ns                    â”‚
â”‚  (8x faster than serial SPI: 128 cycles)                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Output Pins:
  aes_spi_data[7:0]  â†’ Connect to 8 GPIO pins (e.g., Pmod connector)
  aes_spi_clk        â†’ Clock strobe (receiver samples on rising edge)
  aes_spi_cs_n       â†’ Chip select (active low)
  aes_spi_active     â†’ Status LED / monitoring
```

### Phase 6: CPU Read Back (Optional - via AES_READ)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ CPU: Read ciphertext back to registers                   â”‚
â”‚                                                          â”‚
â”‚      AES_READ idx=0 â†’ x8                                â”‚
â”‚      AES_READ idx=1 â†’ x9                                â”‚
â”‚      AES_READ idx=2 â†’ x10                               â”‚
â”‚      AES_READ idx=3 â†’ x11                               â”‚
â”‚                                                          â”‚
â”‚  pcpi_aes returns: RESULT[(idx*32)+31 : idx*32]         â”‚
â”‚                                                          â”‚
â”‚  Store to memory (optional):                             â”‚
â”‚      sw x8,  0(x12)  â†’ memory[0x300] = CT[31:0]         â”‚
â”‚      sw x9,  4(x12)  â†’ memory[0x304] = CT[63:32]        â”‚
â”‚      sw x10, 8(x12)  â†’ memory[0x308] = CT[95:64]        â”‚
â”‚      sw x11,12(x12)  â†’ memory[0x30C] = CT[127:96]       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## SHA-256 Checksum Integration Options

You have **3 main options** for integrating SHA-256:

### Option 1: Checksum of Plaintext (Before Encryption)

**Use Case:** Verify data integrity before encryption

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Flow:  Plaintext â†’ SHA-256 â†’ Hash                          â”‚
â”‚             â†“                                                â”‚
â”‚         Plaintext â†’ AES â†’ Ciphertext                         â”‚
â”‚                             â†“                                â”‚
â”‚         SPI Output: [Ciphertext (16 bytes) | Hash (32 bytes)]â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Implementation:
  1. Add SHA-256 co-processor to PCPI interface
  2. Custom instructions: SHA_LOAD, SHA_START, SHA_READ
  3. After loading plaintext, also load to SHA
  4. Start both AES and SHA in parallel
  5. Extend SPI to transmit 48 bytes total
```

### Option 2: Checksum of Ciphertext (After Encryption)

**Use Case:** Verify ciphertext integrity during transmission

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Flow:  Plaintext â†’ AES â†’ Ciphertext â†’ SHA-256 â†’ Hash      â”‚
â”‚                                           â†“                  â”‚
â”‚         SPI Output: [Ciphertext (16 bytes) | Hash (32 bytes)]â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Implementation:
  1. Add SHA-256 co-processor to PCPI interface
  2. After AES completes, automatically feed ciphertext to SHA
  3. Wait for SHA completion
  4. Transmit both via SPI (48 bytes total)
```

### Option 3: HMAC (Keyed Hash for Authentication)

**Use Case:** Authenticated encryption (prevents tampering)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Flow:  Plaintext â†’ AES â†’ Ciphertext                        â”‚
â”‚                             â†“                                â”‚
â”‚         HMAC-SHA256(Key, Ciphertext) â†’ MAC                   â”‚
â”‚                                           â†“                  â”‚
â”‚         SPI Output: [Ciphertext (16 bytes) | MAC (32 bytes)] â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Implementation:
  1. Implement HMAC using SHA-256 core
  2. Requires 2 SHA-256 hashes per message
  3. More secure than plain checksum
```

---

## Recommended: Option 2 (Ciphertext Checksum)

This is the most common approach for secure communication.

### Architecture Diagram

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚      PicoRV32 CPU Core              â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                   â”‚
                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”
                           â”‚ PCPI Interface â”‚
                           â””â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
                               â”‚       â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â” â”Œâ”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  AES Core   â”‚ â”‚  SHA-256 Coreâ”‚
                    â”‚  (128-bit)  â”‚ â”‚  (512-bit)   â”‚
                    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                           â”‚           â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  Transmission Controller     â”‚
                    â”‚  â€¢ Wait for AES done         â”‚
                    â”‚  â€¢ Feed ciphertext to SHA    â”‚
                    â”‚  â€¢ Wait for SHA done         â”‚
                    â”‚  â€¢ Trigger SPI with both     â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                               â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  Enhanced SPI Controller     â”‚
                    â”‚  â€¢ 48 bytes total:           â”‚
                    â”‚    - 16 bytes ciphertext     â”‚
                    â”‚    - 32 bytes SHA-256 hash   â”‚
                    â”‚  â€¢ Still 8-lane parallel     â”‚
                    â”‚  â€¢ 48 clock pulses           â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Modified Data Flow (With SHA-256)

```
Phase 1-4: Same as before (Load PT, Load Key, Encrypt)

Phase 5 (NEW): Compute Checksum
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ AES completes â†’ ciphertext ready in RESULT[127:0]          â”‚
â”‚                                                             â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚ â”‚ Transmission Controller FSM                           â”‚  â”‚
â”‚ â”‚                                                       â”‚  â”‚
â”‚ â”‚ State: AES_DONE                                       â”‚  â”‚
â”‚ â”‚   - Capture ciphertext â†’ temp_buffer[127:0]          â”‚  â”‚
â”‚ â”‚   - Trigger SHA: sha_start = 1                       â”‚  â”‚
â”‚ â”‚   - Provide data: sha_block = {padding, ciphertext}  â”‚  â”‚
â”‚ â”‚   - Wait for sha_ready                               â”‚  â”‚
â”‚ â”‚                                                       â”‚  â”‚
â”‚ â”‚ State: SHA_COMPUTING                                  â”‚  â”‚
â”‚ â”‚   - SHA processes 512-bit block (~64 cycles)         â”‚  â”‚
â”‚ â”‚   - Monitor sha_digest_valid                         â”‚  â”‚
â”‚ â”‚                                                       â”‚  â”‚
â”‚ â”‚ State: SHA_DONE                                       â”‚  â”‚
â”‚ â”‚   - Read hash: sha_digest[255:0]                     â”‚  â”‚
â”‚ â”‚   - Prepare transmission:                            â”‚  â”‚
â”‚ â”‚     transmission_buffer[0:15]  = ciphertext bytes    â”‚  â”‚
â”‚ â”‚     transmission_buffer[16:47] = hash bytes          â”‚  â”‚
â”‚ â”‚   - Trigger SPI: spi_start = 1, spi_length = 48     â”‚  â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Phase 6 (NEW): Extended SPI Transmission
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 8-Lane Parallel SPI - 48 Bytes                              â”‚
â”‚                                                             â”‚
â”‚ Cycles 1-16:  Transmit ciphertext (16 bytes)               â”‚
â”‚               aes_spi_data = CT[7:0], CT[15:8], ...        â”‚
â”‚                                                             â”‚
â”‚ Cycles 17-48: Transmit SHA-256 hash (32 bytes)             â”‚
â”‚               aes_spi_data = Hash[7:0], Hash[15:8], ...    â”‚
â”‚                                                             â”‚
â”‚ Total time: 48 cycles Ã— 10 ns = 480 ns                     â”‚
â”‚             (Still very fast with 8-lane parallel!)        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Implementation Steps

### Step 1: Add SHA-256 to PCPI Interface

**Modify picorv32.v:**

```verilog
// Add parameter
parameter [0:0] ENABLE_SHA256 = 0,

// Add output ports (if needed for standalone SHA use)
output wire       sha_ready,
output wire[255:0] sha_digest,

// Add SHA-256 PCPI signals
wire        pcpi_sha_wait;
wire        pcpi_sha_ready;
wire [31:0] pcpi_sha_rd;

// Instantiate SHA-256 module
generate if (ENABLE_SHA256) begin
    pcpi_sha256 pcpi_sha_inst (
        .clk         (clk),
        .resetn      (resetn),
        .pcpi_valid  (pcpi_valid),
        .pcpi_insn   (pcpi_insn),
        .pcpi_rs1    (pcpi_rs1),
        .pcpi_rs2    (pcpi_rs2),
        .pcpi_wr     (pcpi_sha_wr),
        .pcpi_rd     (pcpi_sha_rd),
        .pcpi_wait   (pcpi_sha_wait),
        .pcpi_ready  (pcpi_sha_ready),
        .sha_digest  (sha_digest),
        .sha_ready   (sha_ready)
    );
end endgenerate

// Update PCPI multiplexing
assign pcpi_int_wait  = |{ENABLE_MUL && pcpi_mul_wait,
                          ENABLE_DIV && pcpi_div_wait,
                          ENABLE_AES && pcpi_aes_wait,
                          ENABLE_SHA256 && pcpi_sha_wait};  // NEW

assign pcpi_int_ready = |{ENABLE_MUL && pcpi_mul_ready,
                          ENABLE_DIV && pcpi_div_ready,
                          ENABLE_AES && pcpi_aes_ready,
                          ENABLE_SHA256 && pcpi_sha_ready}; // NEW
```

### Step 2: Create SHA-256 PCPI Wrapper

**New file: `pcpi_sha256.v`**

```verilog
module pcpi_sha256 (
    input clk, resetn,

    // PCPI Interface
    input        pcpi_valid,
    input [31:0] pcpi_insn,
    input [31:0] pcpi_rs1,
    input [31:0] pcpi_rs2,
    output reg       pcpi_wr,
    output reg[31:0] pcpi_rd,
    output reg       pcpi_wait,
    output reg       pcpi_ready,

    // SHA-256 outputs
    output[255:0] sha_digest,
    output        sha_ready
);
    // Custom instruction opcodes (same 0x0B, different funct7)
    localparam SHA_LOAD_BLOCK  = 7'b0100101; // Load 512-bit block word-by-word
    localparam SHA_START       = 7'b0100110; // Start hashing
    localparam SHA_READ_DIGEST = 7'b0100111; // Read 32-bit digest word

    // Instantiate sha256 core (from Sha-Code/sha.v)
    reg [7:0]  sha_addr;
    reg [31:0] sha_wdata;
    reg        sha_cs, sha_we;
    wire[31:0] sha_rdata;

    sha256 sha_core (
        .clk        (clk),
        .reset_n    (resetn),
        .cs         (sha_cs),
        .we         (sha_we),
        .address    (sha_addr),
        .write_data (sha_wdata),
        .read_data  (sha_rdata)
    );

    // Decode and execute SHA instructions
    // (Implementation details: load block, start hash, read digest)
    // ...
endmodule
```

### Step 3: Create Transmission Controller

**New file: `aes_sha_transmission_controller.v`**

```verilog
module aes_sha_transmission_controller (
    input wire clk,
    input wire resetn,

    // From AES
    input wire        aes_done,
    input wire[127:0] aes_ciphertext,

    // From SHA-256
    input wire        sha_digest_valid,
    input wire[255:0] sha_digest,

    // To SHA-256
    output reg        sha_start,
    output reg[511:0] sha_block,  // Padded ciphertext

    // To SPI
    output reg        spi_start,
    output reg[5:0]   spi_byte_count,  // 48 bytes
    output reg[383:0] spi_data_buffer  // 48 bytes = 384 bits
);

    // FSM states
    localparam IDLE        = 3'd0;
    localparam SHA_TRIGGER = 3'd1;
    localparam SHA_WAIT    = 3'd2;
    localparam PREPARE_SPI = 3'd3;
    localparam SPI_TRANSMIT= 3'd4;

    reg [2:0] state;

    always @(posedge clk) begin
        if (!resetn) begin
            state <= IDLE;
            sha_start <= 0;
            spi_start <= 0;
        end else begin
            case (state)
                IDLE: begin
                    if (aes_done) begin
                        // Prepare SHA input: pad 128-bit ciphertext to 512 bits
                        sha_block <= {aes_ciphertext, 128'd0, 256'd128}; // Simplified padding
                        sha_start <= 1;
                        state <= SHA_TRIGGER;
                    end
                end

                SHA_TRIGGER: begin
                    sha_start <= 0;
                    state <= SHA_WAIT;
                end

                SHA_WAIT: begin
                    if (sha_digest_valid) begin
                        state <= PREPARE_SPI;
                    end
                end

                PREPARE_SPI: begin
                    // Concatenate ciphertext + hash
                    spi_data_buffer <= {sha_digest, aes_ciphertext}; // 256 + 128 = 384 bits
                    spi_byte_count <= 48; // 48 bytes
                    spi_start <= 1;
                    state <= SPI_TRANSMIT;
                end

                SPI_TRANSMIT: begin
                    spi_start <= 0;
                    // Wait for SPI completion, then return to IDLE
                    state <= IDLE;
                end
            endcase
        end
    end
endmodule
```

### Step 4: Modify SPI Controller for 48 Bytes

**In `pcpi_aes.v`, modify the SPI controller:**

```verilog
// Change byte counter from 4 bits (0-15) to 6 bits (0-47)
reg [5:0] spi_byte_index;  // Was: reg [3:0]

// Update loop condition
if (spi_byte_index < spi_byte_count) begin  // Dynamic count
    aes_spi_data <= transmission_buffer[(spi_byte_index*8) +: 8];
    spi_byte_index <= spi_byte_index + 1;
end
```

---

## Custom Instructions for SHA-256

Add these to `firmware/custom_ops.S`:

```assembly
# SHA-256 Custom Instructions
.macro SHA_LOAD_BLOCK idx, data
    .insn r 0x0B, 0x0, 0x25, x0, \idx, \data
.endm

.macro SHA_START
    .insn r 0x0B, 0x0, 0x26, x0, x0, x0
.endm

.macro SHA_READ_DIGEST idx, rd
    .insn r 0x0B, 0x0, 0x27, \rd, \idx, x0
.endm
```

---

## Example Software Flow

```c
// Pseudocode in C (or assembly)

// 1. Load plaintext to AES
for (int i = 0; i < 4; i++) {
    AES_LOAD_PT(i, plaintext[i]);
}

// 2. Load key to AES
for (int i = 0; i < 4; i++) {
    AES_LOAD_KEY(i, key[i]);
}

// 3. Start AES encryption
AES_START();

// 4. Wait for completion (polling)
while (!AES_STATUS());

// 5. Hardware automatically:
//    a) Computes SHA-256 of ciphertext
//    b) Transmits 48 bytes via SPI:
//       [16 bytes CT | 32 bytes Hash]

// 6. (Optional) Read back for verification
uint32_t ciphertext[4];
for (int i = 0; i < 4; i++) {
    ciphertext[i] = AES_READ(i);
}

uint32_t hash[8];
for (int i = 0; i < 8; i++) {
    hash[i] = SHA_READ_DIGEST(i);
}
```

---

## Timing & Performance

### Without SHA-256 (Current)
- AES encryption: ~45-50 cycles
- SPI transmission: 16 cycles (16 bytes)
- **Total: ~65 cycles = 650 ns @ 100 MHz**

### With SHA-256 Checksum
- AES encryption: ~45-50 cycles
- SHA-256 hashing: ~64 cycles (one 512-bit block)
- SPI transmission: 48 cycles (48 bytes)
- **Total: ~160 cycles = 1.6 Î¼s @ 100 MHz**

**Still very fast!** Only 2.5x slower for added security.

---

## File Structure After Integration

```
Aes-Code/
â”œâ”€â”€ ASMD_Encryption.v           (unchanged)
â”œâ”€â”€ ControlUnit_Enryption.v     (unchanged)
â”œâ”€â”€ Datapath_Encryption.v       (unchanged - has timing fix)
â”œâ”€â”€ Round_Key_Update.v          (NEW - timing fix)
â””â”€â”€ ... (other AES modules)

Sha-Code/
â”œâ”€â”€ sha.v                       (your existing SHA-256)
â”œâ”€â”€ sha256_core.v               (if separate)
â””â”€â”€ ... (SHA support modules)

pcpi_sha256.v                   (NEW - PCPI wrapper for SHA)
aes_sha_transmission_controller.v  (NEW - orchestrates AESâ†’SHAâ†’SPI)

picorv32.v                      (MODIFIED - add ENABLE_SHA256, pcpi_sha integration)
```

---

## Summary: Integration Points

| Module | Purpose | What to Modify |
|--------|---------|----------------|
| `picorv32.v` | Add SHA-256 parameter & PCPI routing | Add `ENABLE_SHA256`, instantiate `pcpi_sha256` |
| `pcpi_sha256.v` | PCPI wrapper for SHA-256 core | Create new file |
| `aes_sha_transmission_controller.v` | Orchestrate AESâ†’SHAâ†’SPI flow | Create new file |
| `pcpi_aes.v` | Update SPI for 48 bytes | Change byte counter to 6 bits, add transmission controller |
| `firmware/custom_ops.S` | Add SHA instructions | Define SHA_LOAD_BLOCK, SHA_START, SHA_READ_DIGEST macros |

---

ğŸ“– **Questions to decide:**
1. **Which option?** Plaintext hash (Option 1), Ciphertext hash (Option 2), or HMAC (Option 3)?
2. **Hardware or software?** Automatic hardware SHA (recommended) or manual software control?
3. **SPI format?** `[CT | Hash]` or `[Hash | CT]` or separate transmissions?

Let me know your choice and I can generate the complete implementation files!
