--- verilog_synth
+++ uhdm_synth
@@ -1,12 +1,31 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
+(* src = "dut.sv:317.1-324.10" *)
+module MUXF7(I0, I1, S, O);
+(* src = "dut.sv:317.20-317.22" *)
+input I0;
+wire I0;
+(* src = "dut.sv:317.24-317.26" *)
+input I1;
+wire I1;
+(* src = "dut.sv:317.28-317.29" *)
+input S;
+wire S;
+(* src = "dut.sv:317.38-317.39" *)
+output O;
+wire O;
+\$_MUX_  _0_ (
+.A(I0),
+.B(I1),
+.S(S),
+.Y(O)
+);
+endmodule
 (* src = "dut.sv:326.1-328.10" *)
+(* top =  1  *)
 module abc9_test037(o);
 (* src = "dut.sv:326.28-326.29" *)
 output o;
 wire o;
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:327.7-327.44" *)
 MUXF7 m (
 .I0(1'h1),
 .I1(1'h0),
