;redcode
;assert 1
	SPL 0, <92
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	SUB @0, 2
	SPL <121, 106
	SPL 0, <27
	MOV -1, <-20
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	CMP @0, <2
	ADD 3, 10
	ADD #3, 0
	SUB @0, 2
	SUB @0, 2
	JMP 0, -17
	SUB @0, 2
	SUB #12, @200
	ADD #210, 60
	ADD 30, 9
	JMP @12, #200
	ADD 30, 9
	ADD 0, 900
	DAT #30, #9
	DAT #30, #9
	SUB -1, <-20
	DJN 0, <82
	ADD #210, 60
	SUB 3, 10
	CMP -7, <-20
	SUB 12, @10
	DAT <300, #95
	SUB 12, @10
	SUB #3, 0
	SPL <121, 106
	SPL 0, <82
	SPL 0, <82
	SPL <121, 106
	SPL 0, <82
	SPL <127, 106
	MOV -1, <-20
	CMP -7, <-20
	CMP -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <92
	CMP -207, <-126
