# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 680522207 # Weave simulation time
 time: # Simulator time breakdown
  init: 13103417479806
  bound: 15089251625
  weave: 973861065
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8443 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 84430914 # Simulated unhalted cycles
   cCycles: 10052575 # Cycles due to contention stalls
   instrs: 100010640 # Simulated instructions
   uops: 132227467 # Retired micro-ops
   bbls: 1458096 # Basic blocks
   approxInstrs: 967650 # Instrs with approx uop decoding
   mispredBranches: 1055 # Mispredicted branches
   condBranches: 120272 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6774144 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4033675 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 261 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 17 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 32364 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 37075226 # Filtered GETS hits
   fhGETX: 9753339 # Filtered GETX hits
   hGETS: 5130946 # GETS hits
   hGETX: 1456196 # GETX hits
   mGETS: 617666 # GETS misses
   mGETXIM: 140001 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 7 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 63032048 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 257242 # GETS hits
   hGETX: 3 # GETX hits
   mGETS: 360685 # GETS misses
   mGETXIM: 139998 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 616118 # Clean evictions (from lower level)
   PUTX: 141030 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 55485132 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 13884 # GETS hits
   hGETX: 3813 # GETX hits
   mGETS: 346801 # GETS misses
   mGETXIM: 136185 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 356674 # Clean evictions (from lower level)
   PUTX: 139913 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 43468740 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 120709 # Read requests
   wr: 33828 # Write requests
   rdlat: 17663785 # Total latency experienced by read requests
   wrlat: 5553828 # Total latency experienced by write requests
   rdhits: 10 # Read row hits
   wrhits: 65 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77870
    14: 21458
    15: 6061
    16: 1448
    17: 4952
    18: 893
    19: 1171
    20: 860
    21: 140
    22: 511
    23: 135
    24: 319
    25: 3098
    26: 342
    27: 66
    28: 67
    29: 57
    30: 51
    31: 39
    32: 37
    33: 53
    34: 56
    35: 77
    36: 72
    37: 76
    38: 72
    39: 67
    40: 78
    41: 73
    42: 84
    43: 70
    44: 44
    45: 26
    46: 31
    47: 68
    48: 60
    49: 37
    50: 13
    51: 19
    52: 14
    53: 8
    54: 9
    55: 10
    56: 6
    57: 4
    58: 4
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 120764 # Read requests
   wr: 33839 # Write requests
   rdlat: 17668320 # Total latency experienced by read requests
   wrlat: 5543342 # Total latency experienced by write requests
   rdhits: 7 # Read row hits
   wrhits: 68 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77834
    14: 21458
    15: 6051
    16: 1487
    17: 4987
    18: 886
    19: 1156
    20: 876
    21: 123
    22: 538
    23: 143
    24: 286
    25: 3148
    26: 345
    27: 51
    28: 44
    29: 56
    30: 59
    31: 54
    32: 47
    33: 61
    34: 65
    35: 94
    36: 84
    37: 83
    38: 80
    39: 60
    40: 86
    41: 61
    42: 97
    43: 78
    44: 53
    45: 20
    46: 27
    47: 48
    48: 61
    49: 27
    50: 13
    51: 10
    52: 3
    53: 5
    54: 3
    55: 5
    56: 3
    57: 3
    58: 3
    59: 1
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 120769 # Read requests
   wr: 33843 # Write requests
   rdlat: 17635033 # Total latency experienced by read requests
   wrlat: 5548492 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 89 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 78012
    14: 21509
    15: 6015
    16: 1419
    17: 4997
    18: 888
    19: 1134
    20: 856
    21: 115
    22: 519
    23: 196
    24: 321
    25: 3140
    26: 352
    27: 62
    28: 64
    29: 61
    30: 50
    31: 35
    32: 39
    33: 41
    34: 51
    35: 63
    36: 66
    37: 58
    38: 81
    39: 70
    40: 70
    41: 55
    42: 80
    43: 64
    44: 36
    45: 24
    46: 22
    47: 55
    48: 61
    49: 28
    50: 11
    51: 10
    52: 7
    53: 5
    54: 3
    55: 11
    56: 6
    57: 1
    58: 4
    59: 2
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 120741 # Read requests
   wr: 33825 # Write requests
   rdlat: 17649676 # Total latency experienced by read requests
   wrlat: 5533538 # Total latency experienced by write requests
   rdhits: 1 # Read row hits
   wrhits: 79 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 78011
    14: 21387
    15: 6012
    16: 1471
    17: 4982
    18: 880
    19: 1139
    20: 846
    21: 145
    22: 539
    23: 222
    24: 280
    25: 3139
    26: 342
    27: 63
    28: 56
    29: 52
    30: 53
    31: 54
    32: 42
    33: 45
    34: 34
    35: 67
    36: 68
    37: 53
    38: 81
    39: 65
    40: 70
    41: 60
    42: 75
    43: 79
    44: 48
    45: 23
    46: 29
    47: 51
    48: 70
    49: 24
    50: 18
    51: 14
    52: 10
    53: 5
    54: 7
    55: 12
    56: 5
    57: 5
    58: 3
    59: 4
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8443
  rqSzHist: # Run queue size histogram
   0: 8443
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 84430914
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100010640
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
