Classic Timing Analyzer report for sisau
Fri Apr 26 18:33:03 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzon_1'
  8. Clock Setup: 'senzor_5'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                 ; To                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.393 ns                         ; senzor_2                                             ; Logica_miscare:inst6|dreapta                         ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 37.543 ns                        ; Selectie_proba:inst1|circuit[0]                      ; B_IN4_D1                                             ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.944 ns                        ; senzor_5                                             ; B_IN4_D1                                             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 13.204 ns                        ; buton_START_STOP                                     ; debouncing:inst16|inst                               ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 146.99 MHz ( period = 6.803 ns ) ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15 ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 206.31 MHz ( period = 4.847 ns ) ; Logica_miscare:inst6|count_ture[1]                   ; Logica_miscare:inst6|count_ture[4]                   ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 206.31 MHz ( period = 4.847 ns ) ; Logica_miscare:inst6|count_ture[1]                   ; Logica_miscare:inst6|count_ture[4]                   ; senzon_1   ; senzon_1 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15  ; clk        ; clk      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                      ;                                                      ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 146.99 MHz ( period = 6.803 ns )               ; generator_PWM:inst|generator_semnalPWM:inst7|inst15                  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15                  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 146.99 MHz ( period = 6.803 ns )               ; generator_PWM:inst|generator_semnalPWM:inst12|inst15                 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15                 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 229.99 MHz ( period = 4.348 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; 230.89 MHz ( period = 4.331 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; 255.75 MHz ( period = 3.910 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.037 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.300 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; clk        ; clk      ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; clk        ; clk      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; clk        ; clk      ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; clk        ; clk      ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.394 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 206.31 MHz ( period = 4.847 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.437 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.593 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 209.47 MHz ( period = 4.774 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 209.56 MHz ( period = 4.772 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 210.08 MHz ( period = 4.760 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.537 ns                ;
; N/A   ; 210.22 MHz ( period = 4.757 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.319 ns                ;
; N/A   ; 211.01 MHz ( period = 4.739 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.467 ns                ;
; N/A   ; 211.77 MHz ( period = 4.722 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.475 ns                ;
; N/A   ; 211.95 MHz ( period = 4.718 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.303 ns                ;
; N/A   ; 212.31 MHz ( period = 4.710 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 212.68 MHz ( period = 4.702 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.518 ns                ;
; N/A   ; 212.72 MHz ( period = 4.701 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 212.81 MHz ( period = 4.699 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 213.36 MHz ( period = 4.687 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.411 ns                ;
; N/A   ; 213.58 MHz ( period = 4.682 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.243 ns                ;
; N/A   ; 214.13 MHz ( period = 4.670 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 215.75 MHz ( period = 4.635 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 215.80 MHz ( period = 4.634 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.459 ns                ;
; N/A   ; 216.31 MHz ( period = 4.623 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.411 ns                ;
; N/A   ; 216.31 MHz ( period = 4.623 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.246 ns                ;
; N/A   ; 216.64 MHz ( period = 4.616 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 217.82 MHz ( period = 4.591 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 218.29 MHz ( period = 4.581 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.401 ns                ;
; N/A   ; 219.30 MHz ( period = 4.560 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 220.22 MHz ( period = 4.541 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.169 ns                ;
; N/A   ; 220.80 MHz ( period = 4.529 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.345 ns                ;
; N/A   ; 223.11 MHz ( period = 4.482 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.172 ns                ;
; N/A   ; 227.43 MHz ( period = 4.397 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.035 ns                ;
; N/A   ; 231.05 MHz ( period = 4.328 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.966 ns                ;
; N/A   ; 231.43 MHz ( period = 4.321 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; 233.86 MHz ( period = 4.276 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.068 ns                ;
; N/A   ; 235.52 MHz ( period = 4.246 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 236.24 MHz ( period = 4.233 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 270.34 MHz ( period = 3.699 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.327 ns                ;
; N/A   ; 319.49 MHz ( period = 3.130 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.879 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 206.31 MHz ( period = 4.847 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.437 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.593 ns                ;
; N/A   ; 208.81 MHz ( period = 4.789 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 209.47 MHz ( period = 4.774 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 209.56 MHz ( period = 4.772 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 210.08 MHz ( period = 4.760 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.537 ns                ;
; N/A   ; 210.22 MHz ( period = 4.757 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.319 ns                ;
; N/A   ; 211.01 MHz ( period = 4.739 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.467 ns                ;
; N/A   ; 211.77 MHz ( period = 4.722 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.475 ns                ;
; N/A   ; 211.95 MHz ( period = 4.718 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.303 ns                ;
; N/A   ; 212.31 MHz ( period = 4.710 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 212.68 MHz ( period = 4.702 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.518 ns                ;
; N/A   ; 212.72 MHz ( period = 4.701 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 212.81 MHz ( period = 4.699 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 213.36 MHz ( period = 4.687 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.411 ns                ;
; N/A   ; 213.58 MHz ( period = 4.682 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.243 ns                ;
; N/A   ; 214.13 MHz ( period = 4.670 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 215.75 MHz ( period = 4.635 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 215.80 MHz ( period = 4.634 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.459 ns                ;
; N/A   ; 216.31 MHz ( period = 4.623 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.411 ns                ;
; N/A   ; 216.31 MHz ( period = 4.623 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.246 ns                ;
; N/A   ; 216.64 MHz ( period = 4.616 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 217.82 MHz ( period = 4.591 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.383 ns                ;
; N/A   ; 218.29 MHz ( period = 4.581 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.401 ns                ;
; N/A   ; 219.30 MHz ( period = 4.560 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 220.22 MHz ( period = 4.541 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.169 ns                ;
; N/A   ; 220.80 MHz ( period = 4.529 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.345 ns                ;
; N/A   ; 223.11 MHz ( period = 4.482 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.172 ns                ;
; N/A   ; 227.43 MHz ( period = 4.397 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.035 ns                ;
; N/A   ; 231.05 MHz ( period = 4.328 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.966 ns                ;
; N/A   ; 231.43 MHz ( period = 4.321 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.949 ns                ;
; N/A   ; 233.86 MHz ( period = 4.276 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.068 ns                ;
; N/A   ; 235.52 MHz ( period = 4.246 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 236.24 MHz ( period = 4.233 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 270.34 MHz ( period = 3.699 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.327 ns                ;
; N/A   ; 319.49 MHz ( period = 3.130 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.879 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst7|inst15                  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15                  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_PWM:inst|generator_semnalPWM:inst12|inst15                 ; generator_PWM:inst|generator_semnalPWM:inst12|inst15                 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.241 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+------------------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                           ; To Clock ;
+-------+--------------+------------+------------------+------------------------------+----------+
; N/A   ; None         ; 5.393 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A   ; None         ; 5.158 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A   ; None         ; 5.004 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A   ; None         ; 4.769 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A   ; None         ; 4.584 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A   ; None         ; 4.195 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A   ; None         ; -12.788 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
; N/A   ; None         ; -12.938 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
+-------+--------------+------------+------------------+------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                             ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 37.543 ns  ; Selectie_proba:inst1|circuit[0]                                  ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 37.251 ns  ; Selectie_proba:inst1|circuit[1]                                  ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 37.216 ns  ; Selectie_proba:inst1|circuit[0]                                  ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.924 ns  ; Selectie_proba:inst1|circuit[1]                                  ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.054 ns  ; Selectie_proba:inst1|circuit[0]                                  ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.051 ns  ; Selectie_proba:inst1|circuit[0]                                  ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.762 ns  ; Selectie_proba:inst1|circuit[1]                                  ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.759 ns  ; Selectie_proba:inst1|circuit[1]                                  ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.683 ns  ; Selectie_proba:inst1|circuit[0]                                  ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.391 ns  ; Selectie_proba:inst1|circuit[1]                                  ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.337 ns  ; Selectie_proba:inst1|circuit[0]                                  ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.045 ns  ; Selectie_proba:inst1|circuit[1]                                  ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.030 ns  ; Selectie_proba:inst1|circuit[0]                                  ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 35.030 ns  ; Selectie_proba:inst1|circuit[0]                                  ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.738 ns  ; Selectie_proba:inst1|circuit[1]                                  ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.738 ns  ; Selectie_proba:inst1|circuit[1]                                  ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.681 ns  ; Selectie_proba:inst1|circuit[1]                                  ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 30.671 ns  ; Selectie_proba:inst1|led3                                        ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 30.654 ns  ; Selectie_proba:inst1|led1                                        ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 30.647 ns  ; Selectie_proba:inst1|led2                                        ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 30.417 ns  ; Selectie_proba:inst1|led2                                        ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 30.352 ns  ; Selectie_proba:inst1|led3                                        ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 30.308 ns  ; Selectie_proba:inst1|circuit[0]                                  ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 29.795 ns  ; START_STOP:inst15|inst                                           ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 29.795 ns  ; START_STOP:inst15|inst                                           ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 29.591 ns  ; Selectie_proba:inst1|led1                                        ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 27.821 ns  ; START_STOP:inst15|inst                                           ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 27.811 ns  ; START_STOP:inst15|inst                                           ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 22.223 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 22.223 ns  ; generator_PWM:inst|generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 20.885 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 20.875 ns  ; generator_PWM:inst|generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 19.390 ns  ; Logica_miscare:inst6|count_ture[1]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.315 ns  ; Logica_miscare:inst6|count_ture[2]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.303 ns  ; Logica_miscare:inst6|count_ture[0]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.228 ns  ; Logica_miscare:inst6|count_ture[1]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.153 ns  ; Logica_miscare:inst6|count_ture[2]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.141 ns  ; Logica_miscare:inst6|count_ture[0]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.063 ns  ; Logica_miscare:inst6|count_ture[1]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.988 ns  ; Logica_miscare:inst6|count_ture[2]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.976 ns  ; Logica_miscare:inst6|count_ture[0]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.956 ns  ; Logica_miscare:inst6|count_ture[3]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.901 ns  ; Logica_miscare:inst6|count_ture[1]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.826 ns  ; Logica_miscare:inst6|count_ture[2]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.814 ns  ; Logica_miscare:inst6|count_ture[0]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.794 ns  ; Logica_miscare:inst6|count_ture[3]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.629 ns  ; Logica_miscare:inst6|count_ture[3]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.467 ns  ; Logica_miscare:inst6|count_ture[3]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.953 ns  ; Logica_miscare:inst6|count_ture[1]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.950 ns  ; Logica_miscare:inst6|count_ture[1]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.918 ns  ; Logica_miscare:inst6|count_ture[3]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.915 ns  ; Logica_miscare:inst6|count_ture[3]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.888 ns  ; Logica_miscare:inst6|count_ture[4]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.878 ns  ; Logica_miscare:inst6|count_ture[2]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.875 ns  ; Logica_miscare:inst6|count_ture[2]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.866 ns  ; Logica_miscare:inst6|count_ture[0]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.863 ns  ; Logica_miscare:inst6|count_ture[0]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.791 ns  ; Logica_miscare:inst6|count_ture[1]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.788 ns  ; Logica_miscare:inst6|count_ture[1]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.756 ns  ; Logica_miscare:inst6|count_ture[3]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.753 ns  ; Logica_miscare:inst6|count_ture[3]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.726 ns  ; Logica_miscare:inst6|count_ture[4]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.716 ns  ; Logica_miscare:inst6|count_ture[2]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.713 ns  ; Logica_miscare:inst6|count_ture[2]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.704 ns  ; Logica_miscare:inst6|count_ture[0]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.701 ns  ; Logica_miscare:inst6|count_ture[0]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.561 ns  ; Logica_miscare:inst6|count_ture[4]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.530 ns  ; Logica_miscare:inst6|count_ture[1]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.503 ns  ; Logica_miscare:inst6|count_ture[4]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.500 ns  ; Logica_miscare:inst6|count_ture[4]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.455 ns  ; Logica_miscare:inst6|count_ture[2]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.443 ns  ; Logica_miscare:inst6|count_ture[0]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.399 ns  ; Logica_miscare:inst6|count_ture[4]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.368 ns  ; Logica_miscare:inst6|count_ture[1]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.341 ns  ; Logica_miscare:inst6|count_ture[4]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.338 ns  ; Logica_miscare:inst6|count_ture[4]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.293 ns  ; Logica_miscare:inst6|count_ture[2]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.281 ns  ; Logica_miscare:inst6|count_ture[0]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.274 ns  ; Logica_miscare:inst6|count_ture[5]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.184 ns  ; Logica_miscare:inst6|count_ture[1]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.112 ns  ; Logica_miscare:inst6|count_ture[5]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.109 ns  ; Logica_miscare:inst6|count_ture[2]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.097 ns  ; Logica_miscare:inst6|count_ture[0]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.096 ns  ; Logica_miscare:inst6|count_ture[3]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.022 ns  ; Logica_miscare:inst6|count_ture[1]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.947 ns  ; Logica_miscare:inst6|count_ture[5]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.947 ns  ; Logica_miscare:inst6|count_ture[2]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.935 ns  ; Logica_miscare:inst6|count_ture[0]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.934 ns  ; Logica_miscare:inst6|count_ture[3]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.929 ns  ; Logica_miscare:inst6|count_ture[1]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.929 ns  ; Logica_miscare:inst6|count_ture[1]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.894 ns  ; Logica_miscare:inst6|count_ture[3]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.894 ns  ; Logica_miscare:inst6|count_ture[3]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.884 ns  ; Logica_miscare:inst6|count_ture[6]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.854 ns  ; Logica_miscare:inst6|count_ture[2]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.854 ns  ; Logica_miscare:inst6|count_ture[2]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.842 ns  ; Logica_miscare:inst6|count_ture[0]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.842 ns  ; Logica_miscare:inst6|count_ture[0]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.785 ns  ; Logica_miscare:inst6|count_ture[5]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.767 ns  ; Logica_miscare:inst6|count_ture[1]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.767 ns  ; Logica_miscare:inst6|count_ture[1]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.750 ns  ; Logica_miscare:inst6|count_ture[3]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.732 ns  ; Logica_miscare:inst6|count_ture[3]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.732 ns  ; Logica_miscare:inst6|count_ture[3]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.722 ns  ; Logica_miscare:inst6|count_ture[6]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.694 ns  ; Logica_miscare:inst6|count_ture[5]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.692 ns  ; Logica_miscare:inst6|count_ture[2]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.692 ns  ; Logica_miscare:inst6|count_ture[2]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.691 ns  ; Logica_miscare:inst6|count_ture[5]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.680 ns  ; Logica_miscare:inst6|count_ture[0]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.680 ns  ; Logica_miscare:inst6|count_ture[0]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.588 ns  ; Logica_miscare:inst6|count_ture[3]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.557 ns  ; Logica_miscare:inst6|count_ture[6]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.532 ns  ; Logica_miscare:inst6|count_ture[5]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.529 ns  ; Logica_miscare:inst6|count_ture[5]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.479 ns  ; Logica_miscare:inst6|count_ture[4]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.479 ns  ; Logica_miscare:inst6|count_ture[4]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.395 ns  ; Logica_miscare:inst6|count_ture[6]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.317 ns  ; Logica_miscare:inst6|count_ture[4]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.317 ns  ; Logica_miscare:inst6|count_ture[4]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.304 ns  ; Logica_miscare:inst6|count_ture[6]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.301 ns  ; Logica_miscare:inst6|count_ture[6]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.142 ns  ; Logica_miscare:inst6|count_ture[6]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.139 ns  ; Logica_miscare:inst6|count_ture[6]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.130 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12 ; test_numA[11]       ; clk        ;
; N/A                                     ; None                                                ; 16.060 ns  ; Logica_miscare:inst6|count_ture[4]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.015 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11 ; test_numA[10]       ; clk        ;
; N/A                                     ; None                                                ; 15.898 ns  ; Logica_miscare:inst6|count_ture[4]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.861 ns  ; Logica_miscare:inst6|count_ture[5]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.781 ns  ; Logica_miscare:inst6|count_ture[7]                               ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.714 ns  ; Logica_miscare:inst6|count_ture[4]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.699 ns  ; Logica_miscare:inst6|count_ture[5]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.670 ns  ; Logica_miscare:inst6|count_ture[5]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.670 ns  ; Logica_miscare:inst6|count_ture[5]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.619 ns  ; Logica_miscare:inst6|count_ture[7]                               ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.552 ns  ; Logica_miscare:inst6|count_ture[4]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.515 ns  ; Logica_miscare:inst6|count_ture[5]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.508 ns  ; Logica_miscare:inst6|count_ture[5]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.508 ns  ; Logica_miscare:inst6|count_ture[5]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.471 ns  ; Logica_miscare:inst6|count_ture[6]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.455 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10 ; test_numA[9]        ; clk        ;
; N/A                                     ; None                                                ; 15.454 ns  ; Logica_miscare:inst6|count_ture[7]                               ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.353 ns  ; Logica_miscare:inst6|count_ture[5]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.309 ns  ; Logica_miscare:inst6|count_ture[6]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.292 ns  ; Logica_miscare:inst6|count_ture[7]                               ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.280 ns  ; Logica_miscare:inst6|count_ture[6]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.280 ns  ; Logica_miscare:inst6|count_ture[6]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.249 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9  ; test_numA[8]        ; clk        ;
; N/A                                     ; None                                                ; 15.201 ns  ; Logica_miscare:inst6|count_ture[7]                               ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.198 ns  ; Logica_miscare:inst6|count_ture[7]                               ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.125 ns  ; Logica_miscare:inst6|count_ture[6]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.118 ns  ; Logica_miscare:inst6|count_ture[6]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.118 ns  ; Logica_miscare:inst6|count_ture[6]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.039 ns  ; Logica_miscare:inst6|count_ture[7]                               ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.036 ns  ; Logica_miscare:inst6|count_ture[7]                               ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.963 ns  ; Logica_miscare:inst6|count_ture[6]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.368 ns  ; Logica_miscare:inst6|count_ture[7]                               ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.206 ns  ; Logica_miscare:inst6|count_ture[7]                               ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.177 ns  ; Logica_miscare:inst6|count_ture[7]                               ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.177 ns  ; Logica_miscare:inst6|count_ture[7]                               ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.022 ns  ; Logica_miscare:inst6|count_ture[7]                               ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.015 ns  ; Logica_miscare:inst6|count_ture[7]                               ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.015 ns  ; Logica_miscare:inst6|count_ture[7]                               ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.860 ns  ; Logica_miscare:inst6|count_ture[7]                               ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.004 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9  ; test_numA[4]        ; clk        ;
; N/A                                     ; None                                                ; 12.962 ns  ; Logica_miscare:inst6|dreapta                                     ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.826 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12 ; test_numA[7]        ; clk        ;
; N/A                                     ; None                                                ; 12.757 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.635 ns  ; Logica_miscare:inst6|dreapta                                     ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.430 ns  ; Logica_miscare:inst6|stanga                                      ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.388 ns  ; Logica_miscare:inst6|dreapta                                     ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.370 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11 ; test_numA[6]        ; clk        ;
; N/A                                     ; None                                                ; 12.335 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10 ; test_numA[5]        ; clk        ;
; N/A                                     ; None                                                ; 12.183 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.153 ns  ; Logica_miscare:inst6|dreapta                                     ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.061 ns  ; Logica_miscare:inst6|dreapta                                     ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.948 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.856 ns  ; Logica_miscare:inst6|stanga                                      ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.826 ns  ; Logica_miscare:inst6|dreapta                                     ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.621 ns  ; Logica_miscare:inst6|stanga                                      ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.823 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.820 ns  ; Logica_miscare:inst6|stanga                                      ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.725 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12  ; test_numA[3]        ; clk        ;
; N/A                                     ; None                                                ; 10.697 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11  ; test_numA[2]        ; clk        ;
; N/A                                     ; None                                                ; 10.618 ns  ; Logica_miscare:inst6|dreapta                                     ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.446 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9   ; test_numA[0]        ; clk        ;
; N/A                                     ; None                                                ; 10.432 ns  ; generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10  ; test_numA[1]        ; clk        ;
; N/A                                     ; None                                                ; 10.413 ns  ; Logica_miscare:inst6|stanga                                      ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.272 ns  ; Logica_miscare:inst6|dreapta                                     ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.249 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.246 ns  ; Logica_miscare:inst6|stanga                                      ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.067 ns  ; Logica_miscare:inst6|stanga                                      ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.044 ns  ; Logica_miscare:inst6|dreapta                                     ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.014 ns  ; Logica_miscare:inst6|stanga                                      ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.011 ns  ; Logica_miscare:inst6|stanga                                      ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.904 ns   ; Logica_miscare:inst6|dreapta                                     ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.901 ns   ; Logica_miscare:inst6|dreapta                                     ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 9.839 ns   ; Logica_miscare:inst6|stanga                                      ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 9.809 ns   ; Logica_miscare:inst6|dreapta                                     ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.698 ns   ; Logica_miscare:inst6|dreapta                                     ; C_IN2_D2            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                  ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 16.944 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 16.668 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 16.617 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 16.559 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 16.556 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 16.341 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 16.283 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 16.280 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 15.535 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 15.535 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 15.259 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 15.259 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 15.084 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 14.808 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 14.758 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.738 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 14.462 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 14.431 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 14.055 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.728 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.608 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.605 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.152 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.149 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 12.908 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 12.905 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 12.477 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.477 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.117 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.117 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.114 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 11.958 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 11.881 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.881 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 11.768 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 11.612 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 10.398 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 10.071 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 8.054 ns        ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 7.708 ns        ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                           ; To Clock ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; N/A           ; None        ; 13.204 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
; N/A           ; None        ; 13.054 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
; N/A           ; None        ; -3.214 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A           ; None        ; -3.360 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A           ; None        ; -3.788 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A           ; None        ; -3.934 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A           ; None        ; -4.023 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A           ; None        ; -4.169 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
+---------------+-------------+-----------+------------------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 26 18:33:03 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected gated clock "generator_PWM:inst|numarator_1000:inst|inst12" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst~0" as buffer
    Info: Detected gated clock "generator_PWM:inst|numarator_1000:inst|inst13" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected ripple clock "generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "generator_PWM:inst|generator_semnalPWM:inst7|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 146.99 MHz between source register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" (period= 6.803 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y8_N4; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -6.038 ns
        Info: + Shortest clock path from clock "clk" to destination register is 8.030 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.507 ns) + CELL(0.970 ns) = 3.577 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.174 ns) + CELL(0.650 ns) = 5.401 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 4: + IC(0.392 ns) + CELL(0.650 ns) = 6.443 ns; Loc. = LCCOMB_X25_Y8_N22; Fanout = 2; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~1'
            Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 7.021 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.343 ns) + CELL(0.666 ns) = 8.030 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.242 ns ( 52.83 % )
            Info: Total interconnect delay = 3.788 ns ( 47.17 % )
        Info: - Longest clock path from clock "clk" to source register is 14.068 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.507 ns) + CELL(0.970 ns) = 3.577 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.105 ns) + CELL(0.970 ns) = 5.652 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 7; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(0.763 ns) + CELL(0.370 ns) = 6.785 ns; Loc. = LCCOMB_X25_Y8_N30; Fanout = 5; COMB Node = 'generator_PWM:inst|numarator_1000:inst|inst12'
            Info: 5: + IC(0.537 ns) + CELL(0.970 ns) = 8.292 ns; Loc. = LCFF_X26_Y8_N9; Fanout = 5; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.758 ns) + CELL(0.370 ns) = 9.420 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 5; COMB Node = 'generator_PWM:inst|numarator_1000:inst|inst13'
            Info: 7: + IC(0.336 ns) + CELL(0.970 ns) = 10.726 ns; Loc. = LCFF_X25_Y8_N11; Fanout = 4; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(0.468 ns) + CELL(0.535 ns) = 11.729 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~0'
            Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 12.481 ns; Loc. = LCCOMB_X25_Y8_N22; Fanout = 2; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~1'
            Info: 10: + IC(0.372 ns) + CELL(0.206 ns) = 13.059 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.343 ns) + CELL(0.666 ns) = 14.068 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.497 ns ( 53.29 % )
            Info: Total interconnect delay = 6.571 ns ( 46.71 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 206.31 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 4.847 ns)
    Info: + Longest register to register delay is 3.437 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.375 ns) + CELL(0.596 ns) = 0.971 ns; Loc. = LCCOMB_X13_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.057 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.247 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 1.753 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~8'
        Info: 6: + IC(0.749 ns) + CELL(0.370 ns) = 2.872 ns; Loc. = LCCOMB_X12_Y12_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~20'
        Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 3.437 ns; Loc. = LCCOMB_X12_Y12_N30; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.954 ns ( 56.85 % )
        Info: Total interconnect delay = 1.483 ns ( 43.15 % )
    Info: - Smallest clock skew is -0.048 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.359 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.522 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.643 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.350 ns) + CELL(0.366 ns) = 5.359 ns; Loc. = LCCOMB_X12_Y12_N30; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 1.517 ns ( 28.31 % )
            Info: Total interconnect delay = 3.842 ns ( 71.69 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.522 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.643 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.398 ns) + CELL(0.366 ns) = 5.407 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.517 ns ( 28.06 % )
            Info: Total interconnect delay = 3.890 ns ( 71.94 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.362 ns
Info: Clock "senzor_5" has Internal fmax of 206.31 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 4.847 ns)
    Info: + Longest register to register delay is 3.437 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.375 ns) + CELL(0.596 ns) = 0.971 ns; Loc. = LCCOMB_X13_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.057 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.247 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 1.753 ns; Loc. = LCCOMB_X13_Y12_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~8'
        Info: 6: + IC(0.749 ns) + CELL(0.370 ns) = 2.872 ns; Loc. = LCCOMB_X12_Y12_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~20'
        Info: 7: + IC(0.359 ns) + CELL(0.206 ns) = 3.437 ns; Loc. = LCCOMB_X12_Y12_N30; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.954 ns ( 56.85 % )
        Info: Total interconnect delay = 1.483 ns ( 43.15 % )
    Info: - Smallest clock skew is -0.048 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.521 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.383 ns) + CELL(0.366 ns) = 2.684 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.805 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.350 ns) + CELL(0.366 ns) = 5.521 ns; Loc. = LCCOMB_X12_Y12_N30; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 1.667 ns ( 30.19 % )
            Info: Total interconnect delay = 3.854 ns ( 69.81 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.569 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.383 ns) + CELL(0.366 ns) = 2.684 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.805 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.398 ns) + CELL(0.366 ns) = 5.569 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.667 ns ( 29.93 % )
            Info: Total interconnect delay = 3.902 ns ( 70.07 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.362 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" and destination pin or register "generator_PWM:inst|generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 5.539 ns)
    Info: + Largest clock skew is 6.038 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.068 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.507 ns) + CELL(0.970 ns) = 3.577 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.105 ns) + CELL(0.970 ns) = 5.652 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 7; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(0.763 ns) + CELL(0.370 ns) = 6.785 ns; Loc. = LCCOMB_X25_Y8_N30; Fanout = 5; COMB Node = 'generator_PWM:inst|numarator_1000:inst|inst12'
            Info: 5: + IC(0.537 ns) + CELL(0.970 ns) = 8.292 ns; Loc. = LCFF_X26_Y8_N9; Fanout = 5; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.758 ns) + CELL(0.370 ns) = 9.420 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 5; COMB Node = 'generator_PWM:inst|numarator_1000:inst|inst13'
            Info: 7: + IC(0.336 ns) + CELL(0.970 ns) = 10.726 ns; Loc. = LCFF_X25_Y8_N11; Fanout = 4; REG Node = 'generator_PWM:inst|numarator_1000:inst|numarator_10:inst2|inst11'
            Info: 8: + IC(0.468 ns) + CELL(0.535 ns) = 11.729 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst6~0'
            Info: 9: + IC(0.382 ns) + CELL(0.370 ns) = 12.481 ns; Loc. = LCCOMB_X25_Y8_N22; Fanout = 2; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~1'
            Info: 10: + IC(0.372 ns) + CELL(0.206 ns) = 13.059 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.343 ns) + CELL(0.666 ns) = 14.068 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.497 ns ( 53.29 % )
            Info: Total interconnect delay = 6.571 ns ( 46.71 % )
        Info: - Shortest clock path from clock "clk" to source register is 8.030 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.507 ns) + CELL(0.970 ns) = 3.577 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.174 ns) + CELL(0.650 ns) = 5.401 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~0'
            Info: 4: + IC(0.392 ns) + CELL(0.650 ns) = 6.443 ns; Loc. = LCCOMB_X25_Y8_N22; Fanout = 2; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst~1'
            Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 7.021 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.343 ns) + CELL(0.666 ns) = 8.030 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.242 ns ( 52.83 % )
            Info: Total interconnect delay = 3.788 ns ( 47.17 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y8_N4; Fanout = 1; COMB Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 2; REG Node = 'generator_PWM:inst|generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.393 ns
    Info: + Longest pin to register delay is 7.050 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(5.739 ns) + CELL(0.366 ns) = 7.050 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.311 ns ( 18.60 % )
        Info: Total interconnect delay = 5.739 ns ( 81.40 % )
    Info: + Micro setup delay of destination is 1.224 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 2.881 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
        Info: 2: + IC(0.976 ns) + CELL(0.370 ns) = 2.291 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.384 ns) + CELL(0.206 ns) = 2.881 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 52.79 % )
        Info: Total interconnect delay = 1.360 ns ( 47.21 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[0]" is 37.543 ns
    Info: + Longest clock path from clock "clk" to source register is 25.115 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.507 ns) + CELL(0.970 ns) = 3.577 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(2.596 ns) + CELL(0.970 ns) = 7.143 ns; Loc. = LCFF_X8_Y7_N9; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.403 ns) + CELL(0.970 ns) = 8.516 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.038 ns) + CELL(0.970 ns) = 11.524 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.613 ns) + CELL(0.970 ns) = 13.107 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.039 ns) + CELL(0.970 ns) = 15.116 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.502 ns) + CELL(0.970 ns) = 17.588 ns; Loc. = LCFF_X21_Y10_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.394 ns) + CELL(0.970 ns) = 18.952 ns; Loc. = LCFF_X21_Y10_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.691 ns) + CELL(0.970 ns) = 20.613 ns; Loc. = LCFF_X22_Y10_N21; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.467 ns) + CELL(0.647 ns) = 21.727 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.866 ns) + CELL(0.000 ns) = 23.593 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.856 ns) + CELL(0.666 ns) = 25.115 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 11.143 ns ( 44.37 % )
        Info: Total interconnect delay = 13.972 ns ( 55.63 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.124 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.457 ns) + CELL(0.505 ns) = 0.962 ns; Loc. = LCCOMB_X12_Y12_N8; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 1.706 ns; Loc. = LCCOMB_X12_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(0.391 ns) + CELL(0.651 ns) = 2.748 ns; Loc. = LCCOMB_X12_Y12_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~6'
        Info: 5: + IC(2.412 ns) + CELL(0.624 ns) = 5.784 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
        Info: 6: + IC(3.104 ns) + CELL(3.236 ns) = 12.124 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.386 ns ( 44.42 % )
        Info: Total interconnect delay = 6.738 ns ( 55.58 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN4_D1" is 16.944 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
    Info: 2: + IC(6.345 ns) + CELL(0.370 ns) = 7.650 ns; Loc. = LCCOMB_X12_Y12_N12; Fanout = 3; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
    Info: 3: + IC(2.584 ns) + CELL(0.370 ns) = 10.604 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
    Info: 4: + IC(3.104 ns) + CELL(3.236 ns) = 16.944 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 4.911 ns ( 28.98 % )
    Info: Total interconnect delay = 12.033 ns ( 71.02 % )
Info: th for register "debouncing:inst16|inst" (data pin = "buton_START_STOP", clock pin = "clk") is 13.204 ns
    Info: + Longest clock path from clock "clk" to destination register is 20.309 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.507 ns) + CELL(0.970 ns) = 3.577 ns; Loc. = LCFF_X24_Y6_N31; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(2.596 ns) + CELL(0.970 ns) = 7.143 ns; Loc. = LCFF_X8_Y7_N9; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.403 ns) + CELL(0.970 ns) = 8.516 ns; Loc. = LCFF_X8_Y7_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.038 ns) + CELL(0.970 ns) = 11.524 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.613 ns) + CELL(0.970 ns) = 13.107 ns; Loc. = LCFF_X27_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.039 ns) + CELL(0.970 ns) = 15.116 ns; Loc. = LCFF_X25_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.502 ns) + CELL(0.970 ns) = 17.588 ns; Loc. = LCFF_X21_Y10_N17; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.394 ns) + CELL(0.970 ns) = 18.952 ns; Loc. = LCFF_X21_Y10_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.691 ns) + CELL(0.666 ns) = 20.309 ns; Loc. = LCFF_X22_Y10_N11; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 9.526 ns ( 46.91 % )
        Info: Total interconnect delay = 10.783 ns ( 53.09 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.411 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'buton_START_STOP'
        Info: 2: + IC(6.162 ns) + CELL(0.206 ns) = 7.303 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'debouncing:inst16|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.411 ns; Loc. = LCFF_X22_Y10_N11; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 1.249 ns ( 16.85 % )
        Info: Total interconnect delay = 6.162 ns ( 83.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Fri Apr 26 18:33:03 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


