Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/accelsim-commit-0b2c36a4bc97588000833c4bf8c21062dde80e42_modified_22.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gaussian-rodinia-3.1/_f___data_matrix208_txt/QV100-SASS-10M_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gaussian-rodinia-3.1/_f___data_matrix208_txt/QV100-SASS-10M_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/accelsim-commit-0b2c36a4bc97588000833c4bf8c21062dde80e42_modified_22.0/accel-sim.out  -config ./gpgpusim.config -trace ./traces/kernelslist.g
Accel-Sim [build accelsim-commit-0b2c36a4bc97588000833c4bf8c21062dde80e42_modified_22.0]

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-0b2c36a4bc97588000833c4bf8c21062dde80e42_modified_22.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                  10000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fc201500000,173056
launching memcpy command : MemcpyHtoD,0x00007fc20152a400,173056
launching memcpy command : MemcpyHtoD,0x00007fc201554800,832
Processing kernel ./traces/kernel-1.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 1
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x2952370, kernel=0x7aa48b50
thread block = 0,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x41554b0, kernel=0x7aa48b50
thread block = 1,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 5974
gpu_sim_insn = 9054
gpu_ipc =       1.5156
gpu_tot_sim_cycle = 5974
gpu_tot_sim_insn = 9054
gpu_tot_ipc =       1.5156
gpu_tot_issued_cta = 2
gpu_occupancy = 5.1618% 
gpu_tot_occupancy = 5.1618% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0696
partiton_level_parallism_total  =       0.0696
partiton_level_parallism_util =       1.4752
partiton_level_parallism_util_total  =       1.4752
L2_BW  =       2.5225 GB/Sec
L2_BW_total  =       2.5225 GB/Sec
gpu_total_sim_rate=188

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 260, Miss = 257, Miss_rate = 0.988, Pending_hits = 3, Reservation_fails = 70
	L1D_cache_core[1]: Access = 161, Miss = 159, Miss_rate = 0.988, Pending_hits = 2, Reservation_fails = 43
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 421
	L1D_total_cache_misses = 416
	L1D_total_cache_miss_rate = 0.9881
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 113
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.110
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 207

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 77
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 36
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 17568
gpgpu_n_tot_w_icount = 549
gpgpu_n_stall_shd_mem = 254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 209
gpgpu_n_mem_write_global = 207
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 414
gpgpu_n_store_insn = 207
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 254
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68	W0_Idle:2946	W0_Scoreboard:4129	W1:111	W2:74	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:34	W16:0	W17:1	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:24	W31:36	W32:201
single_issue_nums: WS0:180	WS1:180	WS2:135	WS3:54	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1672 {8:209,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8280 {40:207,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8360 {40:209,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1656 {8:207,}
maxmflatency = 388 
max_icnt2mem_latency = 59 
maxmrqlatency = 14 
max_icnt2sh_latency = 35 
averagemflatency = 342 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 12 
mrq_lat_table:185 	14 	3 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	117 	299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	229 	80 	73 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0      5463      5378      5373         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      5369      5458         0      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      5368      5357      5373         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      5454         0      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0      5403      5450         0      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0      5471         0      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0      5364      5406      5395         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0      5430         0      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0      5470      5446         0      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0      5422      5418         0      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0      5362      5373      5377         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0      5365         0      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0      5406      5356         0      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan  3.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  2.000000  1.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  2.000000  2.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan  2.000000  3.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  1.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan  2.000000  2.000000  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  2.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  1.000000      -nan  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  3.000000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  1.000000  3.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan  3.000000  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan  2.000000  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan  1.000000      -nan  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan  1.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan  1.000000  1.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan  1.000000  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan  2.000000  2.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan  1.000000  1.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan  2.000000  2.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan  3.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan  1.000000  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan  3.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan  1.000000  3.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan  3.000000      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan  4.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan  2.000000  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan  1.000000  2.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 208/110 = 1.890909
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         3         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         2         1         1         2         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         2         1         4         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         2         2         0         3         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         2         3         1         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1         2         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         2         2         1         3         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         2         3         1         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         3         3         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         3         4         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         1         3         1         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         2         1         1         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         3         2         1         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         2         1         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         2         1         0         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         1         0         4         1         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         1         5         1         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         2         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         1         1         4         2         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         1         1         0         2         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         2         2         2         1         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         1         1         3         2         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         2         2         0         3         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         3         3         1         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         1         2         3         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         3         2         1         2         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         1         3         2         1         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         2         1         1         2         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         3         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         4         1         1         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         2         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         1         2         5         3         0         0         0         0         0         0         0         0         0         0 
total dram reads = 208
min_bank_accesses = 0!
chip skew: 11/4 = 2.75
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none         399       370       354    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none         357       360       361       338    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none         355       541       339    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         645       365    none         350    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none         444       339       343       333    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         771       334       350    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none         451       455       356       324    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none         330       331       340    none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none         566    none         341       332    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         478       338       338       339    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none         353       514       374       365    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none         346       341       325       332    none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none         403       356       359       363    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none         324       343       334    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none         540       552    none         338    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none         341    none         331       377    none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none         532       344       342    none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none         353    none         346       346    none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none         341       554       333       354    none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none         972       351    none         343    none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none         442       359       347       366    none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none         782       755       346       367    none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none         459       357    none         335    none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none         327       337       344    none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none         538       343       342    none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none         399       345       344       367    none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none         535       404       342       342    none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none         373       374       373       337    none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none         406    none         329       348    none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none         336       345       337    none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none         551       325    none         340    none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none         351       547       341       356    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        219       219       219       327       370       354         0         0         0         0         0         0         0         0         0         0
dram[1]:        193       198       370       360       361       347         0         0         0         0         0         0         0         0         0         0
dram[2]:        219       202       361       339       353         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        202       221       361       367         0       359         0         0         0         0         0         0         0         0         0         0
dram[4]:        193       197       366       341       343       340         0         0         0         0         0         0         0         0         0         0
dram[5]:        198       219       202       367       343       350         0         0         0         0         0         0         0         0         0         0
dram[6]:        198       219       347       348       356       329         0         0         0         0         0         0         0         0         0         0
dram[7]:        219       219       335       349       340         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        204       187       374       220       354       335         0         0         0         0         0         0         0         0         0         0
dram[9]:        198       222       348       352       342       340         0         0         0         0         0         0         0         0         0         0
dram[10]:        222       195       353       337       374       365         0         0         0         0         0         0         0         0         0         0
dram[11]:        190       203       347       341       325       332         0         0         0         0         0         0         0         0         0         0
dram[12]:        201       204       349       368       359       363         0         0         0         0         0         0         0         0         0         0
dram[13]:        204       202       191       327       343       334         0         0         0         0         0         0         0         0         0         0
dram[14]:        201       221       345       364         0       343         0         0         0         0         0         0         0         0         0         0
dram[15]:        197       192       341       202       347       377         0         0         0         0         0         0         0         0         0         0
dram[16]:        220       219       330       357       342         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        203       202       355       202       346       346         0         0         0         0         0         0         0         0         0         0
dram[18]:        200       200       341       335       347       375         0         0         0         0         0         0         0         0         0         0
dram[19]:        219       219       346       351         0       344         0         0         0         0         0         0         0         0         0         0
dram[20]:        199       202       352       362       351       366         0         0         0         0         0         0         0         0         0         0
dram[21]:        205       201       343       341       362       388         0         0         0         0         0         0         0         0         0         0
dram[22]:        202       202       369       360         0       347         0         0         0         0         0         0         0         0         0         0
dram[23]:        202       200       333       343       344         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        194       201       202       336       360       356         0         0         0         0         0         0         0         0         0         0
dram[25]:        205       221       347       349       344       368         0         0         0         0         0         0         0         0         0         0
dram[26]:        219       193       333       349       343       342         0         0         0         0         0         0         0         0         0         0
dram[27]:        199       200       377       374       373       339         0         0         0         0         0         0         0         0         0         0
dram[28]:        201       203       335       202       331       348         0         0         0         0         0         0         0         0         0         0
dram[29]:        221       190       190       345       345       337         0         0         0         0         0         0         0         0         0         0
dram[30]:        202       204       364       325         0       340         0         0         0         0         0         0         0         0         0         0
dram[31]:        194       204       351       342       367       360         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4478 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001115
n_activity=89 dram_eff=0.05618
bk0: 0a 4486i bk1: 0a 4486i bk2: 0a 4486i bk3: 3a 4474i bk4: 1a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025000
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.001115 
total_CMD = 4486 
util_bw = 5 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 4446 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4478 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001115 
Either_Row_CoL_Bus_Util = 0.001783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=103 dram_eff=0.05825
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4473i bk3: 1a 4474i bk4: 1a 4474i bk5: 2a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.309524
Bank_Level_Parallism_Col = 1.307692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307692 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 4444 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00111458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=99 dram_eff=0.07071
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4473i bk3: 1a 4474i bk4: 4a 4473i bk5: 0a 4486i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.323529
Bank_Level_Parallism_Col = 1.312500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.312500 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 4452 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=94 dram_eff=0.07447
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 2a 4473i bk4: 0a 4486i bk5: 3a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047619
Bank_Level_Parallism_Col = 1.025000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025000 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 4444 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4475 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001783
n_activity=62 dram_eff=0.129
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 3a 4474i bk4: 1a 4474i bk5: 2a 4473i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.432432
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432432 

BW Util details:
bwutil = 0.001783 
total_CMD = 4486 
util_bw = 8 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 4448 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4475 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001783 
Either_Row_CoL_Bus_Util = 0.002452 
Issued_on_Two_Bus_Simul_Util = 0.000223 
issued_two_Eff = 0.090909 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000222916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4479 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008917
n_activity=70 dram_eff=0.05714
bk0: 0a 4486i bk1: 0a 4486i bk2: 0a 4486i bk3: 1a 4474i bk4: 2a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.250000
Bank_Level_Parallism_Col = 1.233333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233333 

BW Util details:
bwutil = 0.000892 
total_CMD = 4486 
util_bw = 4 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 4454 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4479 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4474 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001783
n_activity=100 dram_eff=0.08
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 2a 4471i bk4: 1a 4474i bk5: 3a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282609
Bank_Level_Parallism_Col = 1.232558
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.232558 

BW Util details:
bwutil = 0.001783 
total_CMD = 4486 
util_bw = 8 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 4440 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4474 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001783 
Either_Row_CoL_Bus_Util = 0.002675 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4478 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=65 dram_eff=0.09231
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 3a 4474i bk4: 1a 4474i bk5: 0a 4486i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 4459 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4478 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.001783 
Issued_on_Two_Bus_Simul_Util = 0.000223 
issued_two_Eff = 0.125000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=104 dram_eff=0.06731
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 0a 4486i bk4: 3a 4473i bk5: 3a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.157895
Bank_Level_Parallism_Col = 1.138889
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138889 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 4448 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000445831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4471 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002452
n_activity=87 dram_eff=0.1264
bk0: 0a 4486i bk1: 0a 4486i bk2: 3a 4474i bk3: 4a 4474i bk4: 2a 4473i bk5: 2a 4473i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.452381
Bank_Level_Parallism_Col = 1.425000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.425000 

BW Util details:
bwutil = 0.002452 
total_CMD = 4486 
util_bw = 11 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 4444 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4471 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.002452 
Either_Row_CoL_Bus_Util = 0.003344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00356665
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=80 dram_eff=0.075
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 3a 4474i bk4: 1a 4473i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447368
Bank_Level_Parallism_Col = 1.416667
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.416667 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 4448 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=99 dram_eff=0.06061
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4473i bk3: 1a 4474i bk4: 1a 4474i bk5: 2a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100000
Bank_Level_Parallism_Col = 1.085106
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085106 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 4436 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000891663
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4475 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=98 dram_eff=0.07143
bk0: 0a 4486i bk1: 0a 4486i bk2: 3a 4474i bk3: 2a 4473i bk4: 1a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 4450 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4475 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4479 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008917
n_activity=51 dram_eff=0.07843
bk0: 0a 4486i bk1: 0a 4486i bk2: 0a 4486i bk3: 2a 4474i bk4: 1a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.666667
Bank_Level_Parallism_Col = 1.608696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608696 

BW Util details:
bwutil = 0.000892 
total_CMD = 4486 
util_bw = 4 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 4462 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4479 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4478 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001115
n_activity=85 dram_eff=0.05882
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 1a 4474i bk4: 0a 4486i bk5: 2a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108108
Bank_Level_Parallism_Col = 1.085714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085714 

BW Util details:
bwutil = 0.001115 
total_CMD = 4486 
util_bw = 5 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 4449 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4478 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001115 
Either_Row_CoL_Bus_Util = 0.001783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4477 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=117 dram_eff=0.05128
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 0a 4486i bk4: 4a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.026316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026316 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 4445 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4477 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.002006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=91 dram_eff=0.07692
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 5a 4473i bk4: 1a 4474i bk5: 0a 4486i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128205
Bank_Level_Parallism_Col = 1.108108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108108 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 4447 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000668747
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4479 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008917
n_activity=69 dram_eff=0.05797
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 0a 4486i bk4: 1a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.321429
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.321429 

BW Util details:
bwutil = 0.000892 
total_CMD = 4486 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4456 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4479 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4475 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001783
n_activity=60 dram_eff=0.1333
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 1a 4474i bk4: 4a 4474i bk5: 2a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555556
Bank_Level_Parallism_Col = 1.485714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485714 

BW Util details:
bwutil = 0.001783 
total_CMD = 4486 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 4450 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4475 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001783 
Either_Row_CoL_Bus_Util = 0.002452 
Issued_on_Two_Bus_Simul_Util = 0.000223 
issued_two_Eff = 0.090909 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4479 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008917
n_activity=98 dram_eff=0.04082
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 1a 4474i bk4: 0a 4486i bk5: 2a 4473i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000892 
total_CMD = 4486 
util_bw = 4 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 4445 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4479 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00156041
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4475 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=86 dram_eff=0.0814
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 2a 4473i bk4: 2a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244444
Bank_Level_Parallism_Col = 1.238095
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.238095 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 4441 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4475 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4475 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=103 dram_eff=0.06796
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 1a 4474i bk4: 3a 4474i bk5: 2a 4473i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191489
Bank_Level_Parallism_Col = 1.181818
Bank_Level_Parallism_Ready = 1.142857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181818 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 4439 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4475 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=96 dram_eff=0.07292
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 2a 4474i bk4: 0a 4486i bk5: 3a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303030
Bank_Level_Parallism_Col = 1.290323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290323 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4453 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=3 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=77 dram_eff=0.09091
bk0: 0a 4486i bk1: 0a 4486i bk2: 3a 4474i bk3: 3a 4474i bk4: 1a 4474i bk5: 0a 4486i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.571429
Row_Buffer_Locality_read = 0.571429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.538462
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538462 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 4459 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 7 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4478 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=63 dram_eff=0.09524
bk0: 0a 4486i bk1: 0a 4486i bk2: 0a 4486i bk3: 1a 4474i bk4: 2a 4474i bk5: 3a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.444444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444444 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 4458 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4478 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.001783 
Issued_on_Two_Bus_Simul_Util = 0.000223 
issued_two_Eff = 0.125000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4474 n_act=4 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001783
n_activity=99 dram_eff=0.08081
bk0: 0a 4486i bk1: 0a 4486i bk2: 3a 4474i bk3: 2a 4474i bk4: 1a 4474i bk5: 2a 4473i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017857
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.001783 
total_CMD = 4486 
util_bw = 8 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4430 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4474 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 8 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001783 
Either_Row_CoL_Bus_Util = 0.002675 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00222916
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4475 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00156
n_activity=88 dram_eff=0.07955
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 3a 4474i bk4: 2a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.341463
Bank_Level_Parallism_Col = 1.307692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.307692 

BW Util details:
bwutil = 0.001560 
total_CMD = 4486 
util_bw = 7 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 4445 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4475 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001560 
Either_Row_CoL_Bus_Util = 0.002452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4476 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=100 dram_eff=0.06
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4473i bk3: 1a 4474i bk4: 1a 4474i bk5: 2a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.222222
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 4441 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4476 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.002229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00111458
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4477 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=87 dram_eff=0.06897
bk0: 0a 4486i bk1: 0a 4486i bk2: 3a 4474i bk3: 0a 4486i bk4: 2a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312500
Bank_Level_Parallism_Col = 1.300000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.300000 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 4454 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4477 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.002006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4477 n_act=3 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=82 dram_eff=0.07317
bk0: 0a 4486i bk1: 0a 4486i bk2: 0a 4486i bk3: 4a 4474i bk4: 1a 4474i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.750000
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.695652 

BW Util details:
bwutil = 0.001337 
total_CMD = 4486 
util_bw = 6 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 4462 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4477 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 6 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.002006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4479 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008917
n_activity=94 dram_eff=0.04255
bk0: 0a 4486i bk1: 0a 4486i bk2: 2a 4474i bk3: 1a 4474i bk4: 0a 4486i bk5: 1a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000892 
total_CMD = 4486 
util_bw = 4 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 4447 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4479 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000669 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4486 n_nop=4471 n_act=4 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002452
n_activity=111 dram_eff=0.0991
bk0: 0a 4486i bk1: 0a 4486i bk2: 1a 4474i bk3: 2a 4474i bk4: 5a 4474i bk5: 3a 4474i bk6: 0a 4486i bk7: 0a 4486i bk8: 0a 4486i bk9: 0a 4486i bk10: 0a 4486i bk11: 0a 4486i bk12: 0a 4486i bk13: 0a 4486i bk14: 0a 4486i bk15: 0a 4486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.636364
Row_Buffer_Locality_read = 0.636364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156863
Bank_Level_Parallism_Col = 1.145833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145833 

BW Util details:
bwutil = 0.002452 
total_CMD = 4486 
util_bw = 11 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 4435 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4486 
n_nop = 4471 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000892 
CoL_Bus_Util = 0.002452 
Either_Row_CoL_Bus_Util = 0.003344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 416
L2_total_cache_misses = 415
L2_total_cache_miss_rate = 0.9976
L2_total_cache_pending_hits = 1
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 207
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=416
icnt_total_pkts_simt_to_mem=416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 416
Req_Network_cycles = 5974
Req_Network_injected_packets_per_cycle =       0.0696 
Req_Network_conflicts_per_cycle =       0.0007
Req_Network_conflicts_per_cycle_util =       0.0142
Req_Bank_Level_Parallism =       1.4752
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 416
Reply_Network_cycles = 5974
Reply_Network_injected_packets_per_cycle =        0.0696
Reply_Network_conflicts_per_cycle =        0.2253
Reply_Network_conflicts_per_cycle_util =       4.7562
Reply_Bank_Level_Parallism =       1.4700
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0041
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 188 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 9129032x
Processing kernel ./traces/kernel-2.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 2
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x5958470, kernel=0x7aa43bb0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x715b430, kernel=0x7aa43bb0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x895e3f0, kernel=0x7aa43bb0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa1613b0, kernel=0x7aa43bb0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb964370, kernel=0x7aa43bb0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd167330, kernel=0x7aa43bb0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe96a2f0, kernel=0x7aa43bb0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1016d2b0, kernel=0x7aa43bb0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11970270, kernel=0x7aa43bb0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 88 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13173230, kernel=0x7aa43bb0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 96 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x149761f0, kernel=0x7aa43bb0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 104 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x161791b0, kernel=0x7aa43bb0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 112 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1797c170, kernel=0x7aa43bb0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 120 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1917f130, kernel=0x7aa43bb0
thread block = 0,1,0
GPGPU-Sim uArch: Shader 128 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a9820f0, kernel=0x7aa43bb0
thread block = 1,1,0
GPGPU-Sim uArch: Shader 136 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c1850b0, kernel=0x7aa43bb0
thread block = 2,1,0
GPGPU-Sim uArch: Shader 144 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d988070, kernel=0x7aa43bb0
thread block = 3,1,0
GPGPU-Sim uArch: Shader 152 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f18b030, kernel=0x7aa43bb0
thread block = 4,1,0
GPGPU-Sim uArch: Shader 160 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2098dff0, kernel=0x7aa43bb0
thread block = 5,1,0
GPGPU-Sim uArch: Shader 168 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22190fb0, kernel=0x7aa43bb0
thread block = 6,1,0
GPGPU-Sim uArch: Shader 176 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23993f70, kernel=0x7aa43bb0
thread block = 7,1,0
GPGPU-Sim uArch: Shader 184 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25196f30, kernel=0x7aa43bb0
thread block = 8,1,0
GPGPU-Sim uArch: Shader 192 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26999ef0, kernel=0x7aa43bb0
thread block = 9,1,0
GPGPU-Sim uArch: Shader 200 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2819ceb0, kernel=0x7aa43bb0
thread block = 10,1,0
GPGPU-Sim uArch: Shader 208 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2999fe70, kernel=0x7aa43bb0
thread block = 11,1,0
GPGPU-Sim uArch: Shader 216 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b1a2e30, kernel=0x7aa43bb0
thread block = 12,1,0
GPGPU-Sim uArch: Shader 224 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c9a5df0, kernel=0x7aa43bb0
thread block = 0,2,0
GPGPU-Sim uArch: Shader 232 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e1a8db0, kernel=0x7aa43bb0
thread block = 1,2,0
GPGPU-Sim uArch: Shader 240 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f9abd70, kernel=0x7aa43bb0
thread block = 2,2,0
GPGPU-Sim uArch: Shader 248 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x311aed30, kernel=0x7aa43bb0
thread block = 3,2,0
GPGPU-Sim uArch: Shader 256 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x329b1cf0, kernel=0x7aa43bb0
thread block = 4,2,0
GPGPU-Sim uArch: Shader 264 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x341b4cb0, kernel=0x7aa43bb0
thread block = 5,2,0
GPGPU-Sim uArch: Shader 272 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x359b7c70, kernel=0x7aa43bb0
thread block = 6,2,0
GPGPU-Sim uArch: Shader 280 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x371bac30, kernel=0x7aa43bb0
thread block = 7,2,0
GPGPU-Sim uArch: Shader 288 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x389bdbf0, kernel=0x7aa43bb0
thread block = 8,2,0
GPGPU-Sim uArch: Shader 296 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a1c0bb0, kernel=0x7aa43bb0
thread block = 9,2,0
GPGPU-Sim uArch: Shader 304 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b9c3b70, kernel=0x7aa43bb0
thread block = 10,2,0
GPGPU-Sim uArch: Shader 312 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d1c6b30, kernel=0x7aa43bb0
thread block = 11,2,0
GPGPU-Sim uArch: Shader 320 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e9c9af0, kernel=0x7aa43bb0
thread block = 12,2,0
GPGPU-Sim uArch: Shader 328 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x401ccab0, kernel=0x7aa43bb0
thread block = 0,3,0
GPGPU-Sim uArch: Shader 336 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x419cfa70, kernel=0x7aa43bb0
thread block = 1,3,0
GPGPU-Sim uArch: Shader 344 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x431d2a30, kernel=0x7aa43bb0
thread block = 2,3,0
GPGPU-Sim uArch: Shader 352 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x449d59f0, kernel=0x7aa43bb0
thread block = 3,3,0
GPGPU-Sim uArch: Shader 360 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x461d89b0, kernel=0x7aa43bb0
thread block = 4,3,0
GPGPU-Sim uArch: Shader 368 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x479db970, kernel=0x7aa43bb0
thread block = 5,3,0
GPGPU-Sim uArch: Shader 376 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x491de930, kernel=0x7aa43bb0
thread block = 6,3,0
GPGPU-Sim uArch: Shader 384 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a9e18f0, kernel=0x7aa43bb0
thread block = 7,3,0
GPGPU-Sim uArch: Shader 392 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c1e48b0, kernel=0x7aa43bb0
thread block = 8,3,0
GPGPU-Sim uArch: Shader 400 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d9e7870, kernel=0x7aa43bb0
thread block = 9,3,0
GPGPU-Sim uArch: Shader 408 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f1ea830, kernel=0x7aa43bb0
thread block = 10,3,0
GPGPU-Sim uArch: Shader 416 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x509ed7f0, kernel=0x7aa43bb0
thread block = 11,3,0
GPGPU-Sim uArch: Shader 424 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x521f07b0, kernel=0x7aa43bb0
thread block = 12,3,0
GPGPU-Sim uArch: Shader 432 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x539f3770, kernel=0x7aa43bb0
thread block = 0,4,0
GPGPU-Sim uArch: Shader 440 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x551f6730, kernel=0x7aa43bb0
thread block = 1,4,0
GPGPU-Sim uArch: Shader 448 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x569f96f0, kernel=0x7aa43bb0
thread block = 2,4,0
GPGPU-Sim uArch: Shader 456 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x581fc6b0, kernel=0x7aa43bb0
thread block = 3,4,0
GPGPU-Sim uArch: Shader 464 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x599ff670, kernel=0x7aa43bb0
thread block = 4,4,0
GPGPU-Sim uArch: Shader 472 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b202630, kernel=0x7aa43bb0
thread block = 5,4,0
GPGPU-Sim uArch: Shader 480 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ca055f0, kernel=0x7aa43bb0
thread block = 6,4,0
GPGPU-Sim uArch: Shader 488 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e2085b0, kernel=0x7aa43bb0
thread block = 7,4,0
GPGPU-Sim uArch: Shader 496 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5fa0b570, kernel=0x7aa43bb0
thread block = 8,4,0
GPGPU-Sim uArch: Shader 504 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6120e530, kernel=0x7aa43bb0
thread block = 9,4,0
GPGPU-Sim uArch: Shader 512 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62a114f0, kernel=0x7aa43bb0
thread block = 10,4,0
GPGPU-Sim uArch: Shader 520 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x642144b0, kernel=0x7aa43bb0
thread block = 11,4,0
GPGPU-Sim uArch: Shader 528 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65a17470, kernel=0x7aa43bb0
thread block = 12,4,0
GPGPU-Sim uArch: Shader 536 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6721a430, kernel=0x7aa43bb0
thread block = 0,5,0
GPGPU-Sim uArch: Shader 544 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68a1d3f0, kernel=0x7aa43bb0
thread block = 1,5,0
GPGPU-Sim uArch: Shader 552 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a2203b0, kernel=0x7aa43bb0
thread block = 2,5,0
GPGPU-Sim uArch: Shader 560 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ba23370, kernel=0x7aa43bb0
thread block = 3,5,0
GPGPU-Sim uArch: Shader 568 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d226330, kernel=0x7aa43bb0
thread block = 4,5,0
GPGPU-Sim uArch: Shader 576 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ea292f0, kernel=0x7aa43bb0
thread block = 5,5,0
GPGPU-Sim uArch: Shader 584 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7022c2b0, kernel=0x7aa43bb0
thread block = 6,5,0
GPGPU-Sim uArch: Shader 592 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71a2f270, kernel=0x7aa43bb0
thread block = 7,5,0
GPGPU-Sim uArch: Shader 600 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73232230, kernel=0x7aa43bb0
thread block = 8,5,0
GPGPU-Sim uArch: Shader 608 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74a351f0, kernel=0x7aa43bb0
thread block = 9,5,0
GPGPU-Sim uArch: Shader 616 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x762381b0, kernel=0x7aa43bb0
thread block = 10,5,0
GPGPU-Sim uArch: Shader 624 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77a3b170, kernel=0x7aa43bb0
thread block = 11,5,0
GPGPU-Sim uArch: Shader 632 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7923e130, kernel=0x7aa43bb0
thread block = 12,5,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c52b90, kernel=0x7aa43bb0
thread block = 0,6,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4455b50, kernel=0x7aa43bb0
thread block = 1,6,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c58b10, kernel=0x7aa43bb0
thread block = 2,6,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x745bad0, kernel=0x7aa43bb0
thread block = 3,6,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8c5ea90, kernel=0x7aa43bb0
thread block = 4,6,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa461a50, kernel=0x7aa43bb0
thread block = 5,6,0
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbc64a10, kernel=0x7aa43bb0
thread block = 6,6,0
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd4679d0, kernel=0x7aa43bb0
thread block = 7,6,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xec6a990, kernel=0x7aa43bb0
thread block = 8,6,0
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1046d950, kernel=0x7aa43bb0
thread block = 9,6,0
GPGPU-Sim uArch: Shader 81 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11c70910, kernel=0x7aa43bb0
thread block = 10,6,0
GPGPU-Sim uArch: Shader 89 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x134738d0, kernel=0x7aa43bb0
thread block = 11,6,0
GPGPU-Sim uArch: Shader 97 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14c76890, kernel=0x7aa43bb0
thread block = 12,6,0
GPGPU-Sim uArch: Shader 105 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16479850, kernel=0x7aa43bb0
thread block = 0,7,0
GPGPU-Sim uArch: Shader 113 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17c7c810, kernel=0x7aa43bb0
thread block = 1,7,0
GPGPU-Sim uArch: Shader 121 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1947f7d0, kernel=0x7aa43bb0
thread block = 2,7,0
GPGPU-Sim uArch: Shader 129 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ac82790, kernel=0x7aa43bb0
thread block = 3,7,0
GPGPU-Sim uArch: Shader 137 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c485750, kernel=0x7aa43bb0
thread block = 4,7,0
GPGPU-Sim uArch: Shader 145 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1dc88710, kernel=0x7aa43bb0
thread block = 5,7,0
GPGPU-Sim uArch: Shader 153 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f48b6d0, kernel=0x7aa43bb0
thread block = 6,7,0
GPGPU-Sim uArch: Shader 161 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20c8e690, kernel=0x7aa43bb0
thread block = 7,7,0
GPGPU-Sim uArch: Shader 169 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22491650, kernel=0x7aa43bb0
thread block = 8,7,0
GPGPU-Sim uArch: Shader 177 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23c94610, kernel=0x7aa43bb0
thread block = 9,7,0
GPGPU-Sim uArch: Shader 185 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x254975d0, kernel=0x7aa43bb0
thread block = 10,7,0
GPGPU-Sim uArch: Shader 193 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26c9a590, kernel=0x7aa43bb0
thread block = 11,7,0
GPGPU-Sim uArch: Shader 201 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2849d550, kernel=0x7aa43bb0
thread block = 12,7,0
GPGPU-Sim uArch: Shader 209 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29ca0510, kernel=0x7aa43bb0
thread block = 0,8,0
GPGPU-Sim uArch: Shader 217 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b4a34d0, kernel=0x7aa43bb0
thread block = 1,8,0
GPGPU-Sim uArch: Shader 225 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cca6490, kernel=0x7aa43bb0
thread block = 2,8,0
GPGPU-Sim uArch: Shader 233 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e4a9450, kernel=0x7aa43bb0
thread block = 3,8,0
GPGPU-Sim uArch: Shader 241 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fcac410, kernel=0x7aa43bb0
thread block = 4,8,0
GPGPU-Sim uArch: Shader 249 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x314af3d0, kernel=0x7aa43bb0
thread block = 5,8,0
GPGPU-Sim uArch: Shader 257 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32cb2390, kernel=0x7aa43bb0
thread block = 6,8,0
GPGPU-Sim uArch: Shader 265 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x344b5350, kernel=0x7aa43bb0
thread block = 7,8,0
GPGPU-Sim uArch: Shader 273 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35cb8310, kernel=0x7aa43bb0
thread block = 8,8,0
GPGPU-Sim uArch: Shader 281 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x374bb2d0, kernel=0x7aa43bb0
thread block = 9,8,0
GPGPU-Sim uArch: Shader 289 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38cbe290, kernel=0x7aa43bb0
thread block = 10,8,0
GPGPU-Sim uArch: Shader 297 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a4c1250, kernel=0x7aa43bb0
thread block = 11,8,0
GPGPU-Sim uArch: Shader 305 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bcc4210, kernel=0x7aa43bb0
thread block = 12,8,0
GPGPU-Sim uArch: Shader 313 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d4c71d0, kernel=0x7aa43bb0
thread block = 0,9,0
GPGPU-Sim uArch: Shader 321 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3ecca190, kernel=0x7aa43bb0
thread block = 1,9,0
GPGPU-Sim uArch: Shader 329 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x404cd150, kernel=0x7aa43bb0
thread block = 2,9,0
GPGPU-Sim uArch: Shader 337 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41cd0110, kernel=0x7aa43bb0
thread block = 3,9,0
GPGPU-Sim uArch: Shader 345 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x434d30d0, kernel=0x7aa43bb0
thread block = 4,9,0
GPGPU-Sim uArch: Shader 353 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44cd6090, kernel=0x7aa43bb0
thread block = 5,9,0
GPGPU-Sim uArch: Shader 361 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x464d9050, kernel=0x7aa43bb0
thread block = 6,9,0
GPGPU-Sim uArch: Shader 369 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47cdc010, kernel=0x7aa43bb0
thread block = 7,9,0
GPGPU-Sim uArch: Shader 377 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x494defd0, kernel=0x7aa43bb0
thread block = 8,9,0
GPGPU-Sim uArch: Shader 385 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ace1f90, kernel=0x7aa43bb0
thread block = 9,9,0
GPGPU-Sim uArch: Shader 393 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c4e4f50, kernel=0x7aa43bb0
thread block = 10,9,0
GPGPU-Sim uArch: Shader 401 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4dce7f10, kernel=0x7aa43bb0
thread block = 11,9,0
GPGPU-Sim uArch: Shader 409 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f4eaed0, kernel=0x7aa43bb0
thread block = 12,9,0
GPGPU-Sim uArch: Shader 417 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50cede90, kernel=0x7aa43bb0
thread block = 0,10,0
GPGPU-Sim uArch: Shader 425 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x524f0e50, kernel=0x7aa43bb0
thread block = 1,10,0
GPGPU-Sim uArch: Shader 433 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53cf3e10, kernel=0x7aa43bb0
thread block = 2,10,0
GPGPU-Sim uArch: Shader 441 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x554f6dd0, kernel=0x7aa43bb0
thread block = 3,10,0
GPGPU-Sim uArch: Shader 449 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56cf9d90, kernel=0x7aa43bb0
thread block = 4,10,0
GPGPU-Sim uArch: Shader 457 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x584fcd50, kernel=0x7aa43bb0
thread block = 5,10,0
GPGPU-Sim uArch: Shader 465 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x59cffd10, kernel=0x7aa43bb0
thread block = 6,10,0
GPGPU-Sim uArch: Shader 473 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b502cd0, kernel=0x7aa43bb0
thread block = 7,10,0
GPGPU-Sim uArch: Shader 481 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5cd05c90, kernel=0x7aa43bb0
thread block = 8,10,0
GPGPU-Sim uArch: Shader 489 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e508c50, kernel=0x7aa43bb0
thread block = 9,10,0
GPGPU-Sim uArch: Shader 497 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5fd0bc10, kernel=0x7aa43bb0
thread block = 10,10,0
GPGPU-Sim uArch: Shader 505 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6150ebd0, kernel=0x7aa43bb0
thread block = 11,10,0
GPGPU-Sim uArch: Shader 513 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62d11b90, kernel=0x7aa43bb0
thread block = 12,10,0
GPGPU-Sim uArch: Shader 521 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64514b50, kernel=0x7aa43bb0
thread block = 0,11,0
GPGPU-Sim uArch: Shader 529 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65d17b10, kernel=0x7aa43bb0
thread block = 1,11,0
GPGPU-Sim uArch: Shader 537 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6751aad0, kernel=0x7aa43bb0
thread block = 2,11,0
GPGPU-Sim uArch: Shader 545 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68d1da90, kernel=0x7aa43bb0
thread block = 3,11,0
GPGPU-Sim uArch: Shader 553 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a520a50, kernel=0x7aa43bb0
thread block = 4,11,0
GPGPU-Sim uArch: Shader 561 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6bd23a10, kernel=0x7aa43bb0
thread block = 5,11,0
GPGPU-Sim uArch: Shader 569 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d5269d0, kernel=0x7aa43bb0
thread block = 6,11,0
GPGPU-Sim uArch: Shader 577 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ed29990, kernel=0x7aa43bb0
thread block = 7,11,0
GPGPU-Sim uArch: Shader 585 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7052c950, kernel=0x7aa43bb0
thread block = 8,11,0
GPGPU-Sim uArch: Shader 593 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71d2f910, kernel=0x7aa43bb0
thread block = 9,11,0
GPGPU-Sim uArch: Shader 601 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x735328d0, kernel=0x7aa43bb0
thread block = 10,11,0
GPGPU-Sim uArch: Shader 609 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74d35890, kernel=0x7aa43bb0
thread block = 11,11,0
GPGPU-Sim uArch: Shader 617 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76538850, kernel=0x7aa43bb0
thread block = 12,11,0
GPGPU-Sim uArch: Shader 625 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77d3b810, kernel=0x7aa43bb0
thread block = 0,12,0
GPGPU-Sim uArch: Shader 633 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7953e7d0, kernel=0x7aa43bb0
thread block = 1,12,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f53170, kernel=0x7aa43bb0
thread block = 2,12,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4756130, kernel=0x7aa43bb0
thread block = 3,12,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f590f0, kernel=0x7aa43bb0
thread block = 4,12,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x775c0b0, kernel=0x7aa43bb0
thread block = 5,12,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8f5f070, kernel=0x7aa43bb0
thread block = 6,12,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa762030, kernel=0x7aa43bb0
thread block = 7,12,0
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbf64ff0, kernel=0x7aa43bb0
thread block = 8,12,0
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd767fb0, kernel=0x7aa43bb0
thread block = 9,12,0
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xef6af70, kernel=0x7aa43bb0
thread block = 10,12,0
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1076df30, kernel=0x7aa43bb0
thread block = 11,12,0
GPGPU-Sim uArch: Shader 82 bind to kernel 2 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11f70ef0, kernel=0x7aa43bb0
thread block = 12,12,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 6808
gpu_sim_insn = 1252151
gpu_ipc =     183.9235
gpu_tot_sim_cycle = 12782
gpu_tot_sim_insn = 1261205
gpu_tot_ipc =      98.6704
gpu_tot_issued_cta = 171
gpu_occupancy = 11.3939% 
gpu_tot_occupancy = 11.3468% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.4105
partiton_level_parallism_total  =       2.3817
partiton_level_parallism_util =      29.1524
partiton_level_parallism_util_total  =      23.2035
L2_BW  =     159.7676 GB/Sec
L2_BW_total  =      86.2750 GB/Sec
gpu_total_sim_rate=11161

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1044, Miss = 549, Miss_rate = 0.526, Pending_hits = 431, Reservation_fails = 138
	L1D_cache_core[1]: Access = 945, Miss = 451, Miss_rate = 0.477, Pending_hits = 430, Reservation_fails = 193
	L1D_cache_core[2]: Access = 1199, Miss = 441, Miss_rate = 0.368, Pending_hits = 643, Reservation_fails = 102
	L1D_cache_core[3]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 149
	L1D_cache_core[4]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 155
	L1D_cache_core[5]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 102
	L1D_cache_core[6]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 149
	L1D_cache_core[7]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 102
	L1D_cache_core[8]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 158
	L1D_cache_core[9]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 186
	L1D_cache_core[10]: Access = 1175, Miss = 433, Miss_rate = 0.369, Pending_hits = 629, Reservation_fails = 147
	L1D_cache_core[11]: Access = 807, Miss = 296, Miss_rate = 0.367, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[12]: Access = 783, Miss = 287, Miss_rate = 0.367, Pending_hits = 415, Reservation_fails = 69
	L1D_cache_core[13]: Access = 807, Miss = 296, Miss_rate = 0.367, Pending_hits = 428, Reservation_fails = 107
	L1D_cache_core[14]: Access = 780, Miss = 286, Miss_rate = 0.367, Pending_hits = 415, Reservation_fails = 61
	L1D_cache_core[15]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[16]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 120
	L1D_cache_core[17]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[18]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[19]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[20]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[21]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 120
	L1D_cache_core[22]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[23]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[24]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 72
	L1D_cache_core[25]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 64
	L1D_cache_core[26]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 121
	L1D_cache_core[27]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 110
	L1D_cache_core[28]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 94
	L1D_cache_core[29]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 111
	L1D_cache_core[30]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[31]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[32]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 119
	L1D_cache_core[33]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[34]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 83
	L1D_cache_core[35]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 121
	L1D_cache_core[36]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[37]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 154
	L1D_cache_core[38]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 60
	L1D_cache_core[39]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 83
	L1D_cache_core[40]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 60
	L1D_cache_core[41]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 107
	L1D_cache_core[42]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 120
	L1D_cache_core[43]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[44]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[45]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[46]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[47]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 427, Reservation_fails = 68
	L1D_cache_core[48]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 83
	L1D_cache_core[49]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[50]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 110
	L1D_cache_core[51]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 64
	L1D_cache_core[52]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 160
	L1D_cache_core[53]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 64
	L1D_cache_core[54]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 73
	L1D_cache_core[55]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 118
	L1D_cache_core[56]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[57]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[58]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[59]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[60]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[61]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 109
	L1D_cache_core[62]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[63]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 72
	L1D_cache_core[64]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 60
	L1D_cache_core[65]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[66]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 70
	L1D_cache_core[67]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 69
	L1D_cache_core[68]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 122
	L1D_cache_core[69]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[70]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[71]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[72]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 70
	L1D_cache_core[73]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 76
	L1D_cache_core[74]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[75]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 83
	L1D_cache_core[76]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 79
	L1D_cache_core[77]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 78
	L1D_cache_core[78]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 98
	L1D_cache_core[79]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 117
	L1D_total_cache_accesses = 66653
	L1D_total_cache_misses = 25023
	L1D_total_cache_miss_rate = 0.3754
	L1D_total_cache_pending_hits = 36002
	L1D_total_cache_reservation_fails = 7284
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36002
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 80882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21773

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 89
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7195
ctas_completed 171, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 1406176
gpgpu_n_tot_w_icount = 43943
gpgpu_n_stall_shd_mem = 30168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8670
gpgpu_n_mem_write_global = 21773
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 130203
gpgpu_n_store_insn = 43470
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30168
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32096	W0_Idle:287710	W0_Scoreboard:650223	W1:111	W2:178	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:45	W16:132	W17:1	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2311	W31:36	W32:37109
single_issue_nums: WS0:11126	WS1:10996	WS2:10951	WS3:10870	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 69360 {8:8670,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 870920 {40:21773,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 346800 {40:8670,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174184 {8:21773,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 108 
averagemflatency = 367 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 13 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8686 	16444 	5292 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1859 	7278 	10840 	9924 	500 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11506 	4846 	5078 	5686 	3203 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6367      6205      1902      1873      1863      1779    none      none      none      none      none      none      none      none      none      none  
dram[1]:       4896      5170      1688      1697      1688      1686    none      none      none      none      none      none      none      none      none      none  
dram[2]:       5403      5870      1791      1797      1756      1815    none      none      none      none      none      none      none      none      none      none  
dram[3]:       5214      6265      2134      1888      1774      1755    none      none      none      none      none      none      none      none      none      none  
dram[4]:       6329      5861      1887      1840      1867      1870    none      none      none      none      none      none      none      none      none      none  
dram[5]:       4848      8002      1967      1937      1802      1783    none      none      none      none      none      none      none      none      none      none  
dram[6]:       5065      5901      1939      1926      1732      1712    none      none      none      none      none      none      none      none      none      none  
dram[7]:       5617      5022      1695      1818      1804      1776    none      none      none      none      none      none      none      none      none      none  
dram[8]:       5976      4474      2190      3150      1958      2037    none      none      none      none      none      none      none      none      none      none  
dram[9]:       7013      6612      2027      2284      1939      1922    none      none      none      none      none      none      none      none      none      none  
dram[10]:       6438      4477      1903      2971      1984      1906    none      none      none      none      none      none      none      none      none      none  
dram[11]:       4779      6280      1894      2852      1832      1893    none      none      none      none      none      none      none      none      none      none  
dram[12]:       6220      5487      1808      1812      1779      1716    none      none      none      none      none      none      none      none      none      none  
dram[13]:       5364      4922      1745      1692      1706      1683    none      none      none      none      none      none      none      none      none      none  
dram[14]:       6856      6956      2118      1991      1930      1971    none      none      none      none      none      none      none      none      none      none  
dram[15]:       5281      4778      1764      1892      1770      1737    none      none      none      none      none      none      none      none      none      none  
dram[16]:       6745      5778      1830      1803      1864      1756    none      none      none      none      none      none      none      none      none      none  
dram[17]:       6318      6547      1811      1977      1793      1811    none      none      none      none      none      none      none      none      none      none  
dram[18]:       5246      4839      1676      1787      1690      1717    none      none      none      none      none      none      none      none      none      none  
dram[19]:       6155      6231      2196      1867      1936      1801    none      none      none      none      none      none      none      none      none      none  
dram[20]:       5011      7016      1881      1810      1616      1870    none      none      none      none      none      none      none      none      none      none  
dram[21]:       5631      5436      1963      1897      1722      1767    none      none      none      none      none      none      none      none      none      none  
dram[22]:       4823      5439      1755      1666      1580      1609    none      none      none      none      none      none      none      none      none      none  
dram[23]:       6022      6492      1774      1811      1695      1859    none      none      none      none      none      none      none      none      none      none  
dram[24]:       5172      6433      1854      1796      1707      1762    none      none      none      none      none      none      none      none      none      none  
dram[25]:       5480      5852      1853      1855      1796      1828    none      none      none      none      none      none      none      none      none      none  
dram[26]:       5011      6282      1758      1821      1699      1701    none      none      none      none      none      none      none      none      none      none  
dram[27]:       5591      6439      1759      1724      1756      1737    none      none      none      none      none      none      none      none      none      none  
dram[28]:       6407      4946      1843      1777      1737      1711    none      none      none      none      none      none      none      none      none      none  
dram[29]:       5568      4774      1700      1748      1655      1737    none      none      none      none      none      none      none      none      none      none  
dram[30]:       6412      7252      2239      2012      1951      2066    none      none      none      none      none      none      none      none      none      none  
dram[31]:       7844      4562      1769      1867      1721      1801    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       641       651       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       394       648       641       637       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       607       614       619       632         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       395       632       647       625       634         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        364       478       639       643       635       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       740       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       652       633       635       672         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       648       646       647       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       636       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9416 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01834
n_activity=420 dram_eff=0.419
bk0: 3a 9586i bk1: 3a 9586i bk2: 41a 9573i bk3: 49a 9561i bk4: 40a 9549i bk5: 40a 9533i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.018337 
total_CMD = 9598 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 9350 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9416 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018337 
Either_Row_CoL_Bus_Util = 0.018962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.042613
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9420 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01792
n_activity=368 dram_eff=0.4674
bk0: 1a 9586i bk1: 3a 9586i bk2: 40a 9567i bk3: 48a 9554i bk4: 40a 9538i bk5: 40a 9535i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.017920 
total_CMD = 9598 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 9361 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9420 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.017920 
Either_Row_CoL_Bus_Util = 0.018546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0375078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9417 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01823
n_activity=403 dram_eff=0.4342
bk0: 3a 9585i bk1: 3a 9585i bk2: 40a 9565i bk3: 49a 9546i bk4: 40a 9556i bk5: 40a 9545i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.018233 
total_CMD = 9598 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 9353 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9417 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018233 
Either_Row_CoL_Bus_Util = 0.018858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0635549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9417 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01834
n_activity=384 dram_eff=0.4583
bk0: 2a 9586i bk1: 3a 9586i bk2: 43a 9573i bk3: 48a 9555i bk4: 40a 9540i bk5: 40a 9534i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.018337 
total_CMD = 9598 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 9356 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9417 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018337 
Either_Row_CoL_Bus_Util = 0.018858 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005525 
queue_avg = 0.048656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.048656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9419 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01813
n_activity=337 dram_eff=0.5163
bk0: 1a 9586i bk1: 4a 9585i bk2: 41a 9565i bk3: 48a 9551i bk4: 40a 9562i bk5: 40a 9523i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.018129 
total_CMD = 9598 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 9360 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9419 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018129 
Either_Row_CoL_Bus_Util = 0.018650 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005587 
queue_avg = 0.036466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0364659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9417 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01823
n_activity=346 dram_eff=0.5058
bk0: 2a 9585i bk1: 1a 9586i bk2: 42a 9577i bk3: 50a 9561i bk4: 40a 9559i bk5: 40a 9542i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.018233 
total_CMD = 9598 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 9361 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9417 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018233 
Either_Row_CoL_Bus_Util = 0.018858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0383413
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9418 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01813
n_activity=346 dram_eff=0.5029
bk0: 2a 9585i bk1: 2a 9586i bk2: 41a 9565i bk3: 49a 9548i bk4: 40a 9558i bk5: 40a 9530i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.018129 
total_CMD = 9598 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 9368 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9418 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018129 
Either_Row_CoL_Bus_Util = 0.018754 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0387581
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9419 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01823
n_activity=359 dram_eff=0.4875
bk0: 5a 9585i bk1: 2a 9585i bk2: 40a 9573i bk3: 48a 9560i bk4: 40a 9551i bk5: 40a 9525i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.018233 
total_CMD = 9598 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 9349 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9419 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018233 
Either_Row_CoL_Bus_Util = 0.018650 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.011173 
queue_avg = 0.025943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0259429
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9418 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01823
n_activity=465 dram_eff=0.3763
bk0: 4a 9585i bk1: 1a 9586i bk2: 41a 9575i bk3: 49a 9566i bk4: 40a 9567i bk5: 40a 9556i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.018233 
total_CMD = 9598 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 9357 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9418 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018233 
Either_Row_CoL_Bus_Util = 0.018754 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005556 
queue_avg = 0.011877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0118775
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9417 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01823
n_activity=414 dram_eff=0.4227
bk0: 1a 9586i bk1: 4a 9586i bk2: 42a 9569i bk3: 48a 9555i bk4: 40a 9552i bk5: 40a 9527i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.018233 
total_CMD = 9598 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 9354 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9417 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018233 
Either_Row_CoL_Bus_Util = 0.018858 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0301104
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9418 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01813
n_activity=424 dram_eff=0.4104
bk0: 4a 9583i bk1: 1a 9586i bk2: 40a 9571i bk3: 49a 9566i bk4: 40a 9552i bk5: 40a 9538i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.018129 
total_CMD = 9598 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 9354 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9418 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018129 
Either_Row_CoL_Bus_Util = 0.018754 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0300063
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9419 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01802
n_activity=444 dram_eff=0.3896
bk0: 1a 9586i bk1: 4a 9584i bk2: 40a 9569i bk3: 48a 9569i bk4: 40a 9565i bk5: 40a 9565i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.018025 
total_CMD = 9598 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 9349 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9419 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018025 
Either_Row_CoL_Bus_Util = 0.018650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0153157
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9428 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01709
n_activity=362 dram_eff=0.453
bk0: 1a 9586i bk1: 2a 9586i bk2: 41a 9572i bk3: 40a 9564i bk4: 40a 9556i bk5: 40a 9528i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.017087 
total_CMD = 9598 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 9370 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9428 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.017087 
Either_Row_CoL_Bus_Util = 0.017712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0466764
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9425 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0174
n_activity=303 dram_eff=0.5512
bk0: 4a 9584i bk1: 2a 9585i bk2: 41a 9569i bk3: 40a 9568i bk4: 40a 9557i bk5: 40a 9530i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.017399 
total_CMD = 9598 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 9374 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9425 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.017399 
Either_Row_CoL_Bus_Util = 0.018025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0274015
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9423 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01761
n_activity=375 dram_eff=0.4507
bk0: 2a 9585i bk1: 4a 9585i bk2: 42a 9568i bk3: 41a 9570i bk4: 40a 9551i bk5: 40a 9532i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.017608 
total_CMD = 9598 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 9355 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9423 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.017608 
Either_Row_CoL_Bus_Util = 0.018233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0388623
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9428 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01719
n_activity=370 dram_eff=0.4459
bk0: 2a 9586i bk1: 1a 9586i bk2: 40a 9566i bk3: 42a 9563i bk4: 40a 9551i bk5: 40a 9525i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.017191 
total_CMD = 9598 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 9358 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9428 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.017191 
Either_Row_CoL_Bus_Util = 0.017712 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005882 
queue_avg = 0.030319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0303188
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9419 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01813
n_activity=391 dram_eff=0.445
bk0: 3a 9586i bk1: 2a 9586i bk2: 41a 9575i bk3: 48a 9561i bk4: 40a 9564i bk5: 40a 9538i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.018129 
total_CMD = 9598 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 9350 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9419 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018129 
Either_Row_CoL_Bus_Util = 0.018650 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005587 
queue_avg = 0.032298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0322984
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9417 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01834
n_activity=339 dram_eff=0.5192
bk0: 3a 9586i bk1: 3a 9586i bk2: 40a 9566i bk3: 50a 9560i bk4: 40a 9560i bk5: 40a 9521i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.018337 
total_CMD = 9598 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 9363 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9417 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018337 
Either_Row_CoL_Bus_Util = 0.018858 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005525 
queue_avg = 0.035528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0355282
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9419 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01813
n_activity=293 dram_eff=0.5939
bk0: 3a 9586i bk1: 2a 9585i bk2: 40a 9573i bk3: 49a 9549i bk4: 40a 9547i bk5: 40a 9533i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.018129 
total_CMD = 9598 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 9375 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9419 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018129 
Either_Row_CoL_Bus_Util = 0.018650 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005587 
queue_avg = 0.028131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0281309
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9415 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01844
n_activity=392 dram_eff=0.4515
bk0: 3a 9586i bk1: 3a 9585i bk2: 43a 9572i bk3: 48a 9564i bk4: 40a 9551i bk5: 40a 9508i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.018441 
total_CMD = 9598 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 9360 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9415 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018441 
Either_Row_CoL_Bus_Util = 0.019066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.104605
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9408 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01917
n_activity=446 dram_eff=0.4126
bk0: 2a 9585i bk1: 5a 9586i bk2: 41a 9565i bk3: 48a 9556i bk4: 48a 9551i bk5: 40a 9536i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.019171 
total_CMD = 9598 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 9336 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9408 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.019171 
Either_Row_CoL_Bus_Util = 0.019796 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0300063
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9414 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01855
n_activity=384 dram_eff=0.4635
bk0: 2a 9584i bk1: 2a 9586i bk2: 42a 9572i bk3: 50a 9555i bk4: 42a 9549i bk5: 40a 9524i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.018546 
total_CMD = 9598 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 9360 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9414 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018546 
Either_Row_CoL_Bus_Util = 0.019171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0406335
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9412 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01875
n_activity=413 dram_eff=0.4358
bk0: 1a 9586i bk1: 2a 9586i bk2: 41a 9576i bk3: 48a 9557i bk4: 48a 9543i bk5: 40a 9510i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.018754 
total_CMD = 9598 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 9347 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9412 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018754 
Either_Row_CoL_Bus_Util = 0.019379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0490727
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9411 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01886
n_activity=394 dram_eff=0.4594
bk0: 4a 9585i bk1: 1a 9586i bk2: 40a 9577i bk3: 48a 9560i bk4: 48a 9542i bk5: 40a 9514i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.018858 
total_CMD = 9598 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 9352 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9411 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018858 
Either_Row_CoL_Bus_Util = 0.019483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0673057
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9413 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01886
n_activity=349 dram_eff=0.5186
bk0: 2a 9586i bk1: 1a 9585i bk2: 41a 9570i bk3: 49a 9553i bk4: 48a 9547i bk5: 40a 9515i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.018858 
total_CMD = 9598 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 9361 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9413 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018858 
Either_Row_CoL_Bus_Util = 0.019275 
Issued_on_Two_Bus_Simul_Util = 0.000208 
issued_two_Eff = 0.010811 
queue_avg = 0.053240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0532403
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9409 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01907
n_activity=365 dram_eff=0.5014
bk0: 2a 9586i bk1: 4a 9584i bk2: 41a 9576i bk3: 48a 9559i bk4: 48a 9556i bk5: 40a 9510i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.019066 
total_CMD = 9598 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 9341 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9409 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.019066 
Either_Row_CoL_Bus_Util = 0.019692 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0592832
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9411 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01886
n_activity=341 dram_eff=0.5308
bk0: 2a 9586i bk1: 1a 9586i bk2: 41a 9573i bk3: 49a 9558i bk4: 48a 9544i bk5: 40a 9534i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.018858 
total_CMD = 9598 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 9348 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9411 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018858 
Either_Row_CoL_Bus_Util = 0.019483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0366743
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9410 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01896
n_activity=383 dram_eff=0.4752
bk0: 2a 9584i bk1: 4a 9585i bk2: 40a 9570i bk3: 48a 9553i bk4: 48a 9544i bk5: 40a 9546i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.018962 
total_CMD = 9598 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 9348 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9410 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018962 
Either_Row_CoL_Bus_Util = 0.019587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0263597
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9411 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01886
n_activity=367 dram_eff=0.4932
bk0: 1a 9586i bk1: 2a 9584i bk2: 41a 9565i bk3: 49a 9562i bk4: 48a 9554i bk5: 40a 9523i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.018858 
total_CMD = 9598 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 9343 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9411 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018858 
Either_Row_CoL_Bus_Util = 0.019483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.060846
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9410 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01896
n_activity=329 dram_eff=0.5532
bk0: 4a 9582i bk1: 1a 9584i bk2: 41a 9573i bk3: 48a 9560i bk4: 48a 9546i bk5: 40a 9520i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.018962 
total_CMD = 9598 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 9370 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9410 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018962 
Either_Row_CoL_Bus_Util = 0.019587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0603251
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9406 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01948
n_activity=398 dram_eff=0.4698
bk0: 4a 9585i bk1: 5a 9583i bk2: 42a 9564i bk3: 48a 9559i bk4: 48a 9540i bk5: 40a 9526i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.019483 
total_CMD = 9598 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 9336 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9406 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.019483 
Either_Row_CoL_Bus_Util = 0.020004 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005208 
queue_avg = 0.098041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0980413
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9598 n_nop=9412 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01886
n_activity=396 dram_eff=0.4571
bk0: 1a 9586i bk1: 2a 9586i bk2: 40a 9558i bk3: 50a 9558i bk4: 48a 9548i bk5: 40a 9542i bk6: 0a 9598i bk7: 0a 9598i bk8: 0a 9598i bk9: 0a 9598i bk10: 0a 9598i bk11: 0a 9598i bk12: 0a 9598i bk13: 0a 9598i bk14: 0a 9598i bk15: 0a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.018858 
total_CMD = 9598 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 9344 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9598 
n_nop = 9412 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000625 
CoL_Bus_Util = 0.018858 
Either_Row_CoL_Bus_Util = 0.019379 
Issued_on_Two_Bus_Simul_Util = 0.000104 
issued_two_Eff = 0.005376 
queue_avg = 0.038446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0384455

========= L2 cache stats =========
L2_cache_bank[0]: Access = 460, Miss = 88, Miss_rate = 0.191, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 497, Miss = 96, Miss_rate = 0.193, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 431, Miss = 84, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 471, Miss = 92, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 500, Miss = 96, Miss_rate = 0.192, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 472, Miss = 90, Miss_rate = 0.191, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 487, Miss = 94, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 473, Miss = 92, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 497, Miss = 96, Miss_rate = 0.193, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 432, Miss = 84, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 500, Miss = 96, Miss_rate = 0.192, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 499, Miss = 96, Miss_rate = 0.192, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 550, Miss = 94, Miss_rate = 0.171, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 461, Miss = 88, Miss_rate = 0.191, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 504, Miss = 94, Miss_rate = 0.187, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 536, Miss = 92, Miss_rate = 0.172, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 535, Miss = 92, Miss_rate = 0.172, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 431, Miss = 84, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 432, Miss = 84, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 458, Miss = 88, Miss_rate = 0.192, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 444, Miss = 86, Miss_rate = 0.194, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 458, Miss = 88, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 473, Miss = 90, Miss_rate = 0.190, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 432, Miss = 84, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 444, Miss = 86, Miss_rate = 0.194, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 446, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 485, Miss = 94, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 457, Miss = 88, Miss_rate = 0.193, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 499, Miss = 96, Miss_rate = 0.192, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 446, Miss = 86, Miss_rate = 0.193, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 486, Miss = 94, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 472, Miss = 90, Miss_rate = 0.191, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 498, Miss = 96, Miss_rate = 0.193, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 524, Miss = 104, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 520, Miss = 100, Miss_rate = 0.192, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 432, Miss = 84, Miss_rate = 0.194, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 505, Miss = 100, Miss_rate = 0.198, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 496, Miss = 100, Miss_rate = 0.202, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 444, Miss = 86, Miss_rate = 0.194, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 512, Miss = 100, Miss_rate = 0.195, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 527, Miss = 102, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 512, Miss = 100, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 525, Miss = 102, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 445, Miss = 86, Miss_rate = 0.193, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 511, Miss = 100, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 459, Miss = 88, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 511, Miss = 100, Miss_rate = 0.196, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 472, Miss = 90, Miss_rate = 0.191, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 566, Miss = 108, Miss_rate = 0.191, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 434, Miss = 84, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 527, Miss = 102, Miss_rate = 0.194, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 30443
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.1921
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2421
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21773
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=30443
icnt_total_pkts_simt_to_mem=30443
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30443
Req_Network_cycles = 12782
Req_Network_injected_packets_per_cycle =       2.3817 
Req_Network_conflicts_per_cycle =       1.8803
Req_Network_conflicts_per_cycle_util =      18.3746
Req_Bank_Level_Parallism =      23.2745
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.0566
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0704

Reply_Network_injected_packets_num = 30443
Reply_Network_cycles = 12782
Reply_Network_injected_packets_per_cycle =        2.3817
Reply_Network_conflicts_per_cycle =        1.6752
Reply_Network_conflicts_per_cycle_util =      13.8499
Reply_Bank_Level_Parallism =      19.6915
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3850
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0298
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 53 sec (113 sec)
gpgpu_simulation_rate = 11161 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 10017699x
Processing kernel ./traces/kernel-3.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 3
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 90 bind to kernel 3 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x13773eb0, kernel=0x7b048290
thread block = 0,0,0
GPGPU-Sim uArch: Shader 98 bind to kernel 3 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x14f76e70, kernel=0x7b048290
thread block = 1,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5818
gpu_sim_insn = 8871
gpu_ipc =       1.5248
gpu_tot_sim_cycle = 18600
gpu_tot_sim_insn = 1270076
gpu_tot_ipc =      68.2837
gpu_tot_issued_cta = 173
gpu_occupancy = 5.0633% 
gpu_tot_occupancy = 11.3097% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0712
partiton_level_parallism_total  =       1.6590
partiton_level_parallism_util =       1.6109
partiton_level_parallism_util_total  =      19.6667
L2_BW  =       2.5776 GB/Sec
L2_BW_total  =      60.0948 GB/Sec
gpu_total_sim_rate=8247

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1044, Miss = 549, Miss_rate = 0.526, Pending_hits = 431, Reservation_fails = 138
	L1D_cache_core[1]: Access = 945, Miss = 451, Miss_rate = 0.477, Pending_hits = 430, Reservation_fails = 193
	L1D_cache_core[2]: Access = 1199, Miss = 441, Miss_rate = 0.368, Pending_hits = 643, Reservation_fails = 102
	L1D_cache_core[3]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 149
	L1D_cache_core[4]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 155
	L1D_cache_core[5]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 102
	L1D_cache_core[6]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 149
	L1D_cache_core[7]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 102
	L1D_cache_core[8]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 158
	L1D_cache_core[9]: Access = 1199, Miss = 442, Miss_rate = 0.369, Pending_hits = 642, Reservation_fails = 186
	L1D_cache_core[10]: Access = 1175, Miss = 433, Miss_rate = 0.369, Pending_hits = 629, Reservation_fails = 147
	L1D_cache_core[11]: Access = 1067, Miss = 553, Miss_rate = 0.518, Pending_hits = 431, Reservation_fails = 142
	L1D_cache_core[12]: Access = 942, Miss = 444, Miss_rate = 0.471, Pending_hits = 417, Reservation_fails = 116
	L1D_cache_core[13]: Access = 807, Miss = 296, Miss_rate = 0.367, Pending_hits = 428, Reservation_fails = 107
	L1D_cache_core[14]: Access = 780, Miss = 286, Miss_rate = 0.367, Pending_hits = 415, Reservation_fails = 61
	L1D_cache_core[15]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[16]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 120
	L1D_cache_core[17]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[18]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[19]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[20]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[21]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 120
	L1D_cache_core[22]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[23]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[24]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 72
	L1D_cache_core[25]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 64
	L1D_cache_core[26]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 121
	L1D_cache_core[27]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 110
	L1D_cache_core[28]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 94
	L1D_cache_core[29]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 111
	L1D_cache_core[30]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[31]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[32]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 119
	L1D_cache_core[33]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[34]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 83
	L1D_cache_core[35]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 121
	L1D_cache_core[36]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[37]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 154
	L1D_cache_core[38]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 60
	L1D_cache_core[39]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 83
	L1D_cache_core[40]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 60
	L1D_cache_core[41]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 107
	L1D_cache_core[42]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 120
	L1D_cache_core[43]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[44]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[45]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[46]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[47]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 427, Reservation_fails = 68
	L1D_cache_core[48]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 83
	L1D_cache_core[49]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[50]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 110
	L1D_cache_core[51]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 64
	L1D_cache_core[52]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 160
	L1D_cache_core[53]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 64
	L1D_cache_core[54]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 73
	L1D_cache_core[55]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 118
	L1D_cache_core[56]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[57]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[58]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[59]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[60]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[61]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 109
	L1D_cache_core[62]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[63]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 72
	L1D_cache_core[64]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 60
	L1D_cache_core[65]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[66]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 70
	L1D_cache_core[67]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 69
	L1D_cache_core[68]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 122
	L1D_cache_core[69]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[70]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[71]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[72]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 70
	L1D_cache_core[73]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 76
	L1D_cache_core[74]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 68
	L1D_cache_core[75]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 83
	L1D_cache_core[76]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 79
	L1D_cache_core[77]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 78
	L1D_cache_core[78]: Access = 784, Miss = 292, Miss_rate = 0.372, Pending_hits = 428, Reservation_fails = 98
	L1D_cache_core[79]: Access = 760, Miss = 283, Miss_rate = 0.372, Pending_hits = 415, Reservation_fails = 117
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 25437
	L1D_total_cache_miss_rate = 0.3792
	L1D_total_cache_pending_hits = 36007
	L1D_total_cache_reservation_fails = 7405
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36007
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 81100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21979

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 163
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7242
ctas_completed 173, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 1417984
gpgpu_n_tot_w_icount = 44312
gpgpu_n_stall_shd_mem = 30439
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8878
gpgpu_n_mem_write_global = 21979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 130615
gpgpu_n_store_insn = 43676
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30439
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32132	W0_Idle:290469	W0_Scoreboard:653107	W1:148	W2:178	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:34	W15:45	W16:132	W17:1	W18:1	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2311	W31:48	W32:37358
single_issue_nums: WS0:11216	WS1:11086	WS2:11086	WS3:10924	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 71024 {8:8878,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 879160 {40:21979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 355120 {40:8878,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 175832 {8:21979,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 108 
averagemflatency = 364 
avg_icnt2mem_latency = 106 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 12 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9100 	16444 	5292 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1944 	7607 	10840 	9924 	500 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11874 	4892 	5078 	5686 	3203 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6562      6401      1907      1889      1869      1784    none      none      none      none      none      none      none      none      none      none  
dram[1]:       5100      5377      1699      1702      1694      1696    none      none      none      none      none      none      none      none      none      none  
dram[2]:       5538      6076      1802      1805      1777      1815    none      none      none      none      none      none      none      none      none      none  
dram[3]:       5414      6464      2158      1897      1774      1771    none      none      none      none      none      none      none      none      none      none  
dram[4]:       6543      6065      1902      1853      1872      1880    none      none      none      none      none      none      none      none      none      none  
dram[5]:       5044      8203      1976      1949      1812      1788    none      none      none      none      none      none      none      none      none      none  
dram[6]:       5284      6099      1954      1939      1737      1726    none      none      none      none      none      none      none      none      none      none  
dram[7]:       5820      5221      1705      1830      1809      1776    none      none      none      none      none      none      none      none      none      none  
dram[8]:       6185      4671      2201      3154      1973      2052    none      none      none      none      none      none      none      none      none      none  
dram[9]:       7212      6814      2051      2305      1949      1932    none      none      none      none      none      none      none      none      none      none  
dram[10]:       6635      4679      1908      2983      1990      1911    none      none      none      none      none      none      none      none      none      none  
dram[11]:       4995      6483      1905      2856      1836      1903    none      none      none      none      none      none      none      none      none      none  
dram[12]:       6424      5683      1828      1823      1784      1722    none      none      none      none      none      none      none      none      none      none  
dram[13]:       5567      5130      1750      1702      1711      1688    none      none      none      none      none      none      none      none      none      none  
dram[14]:       7064      7159      2138      2002      1930      1981    none      none      none      none      none      none      none      none      none      none  
dram[15]:       5487      5002      1769      1901      1791      1743    none      none      none      none      none      none      none      none      none      none  
dram[16]:       6938      5974      1839      1824      1870      1756    none      none      none      none      none      none      none      none      none      none  
dram[17]:       6524      6753      1821      1985      1798      1816    none      none      none      none      none      none      none      none      none      none  
dram[18]:       5455      5061      1681      1795      1710      1727    none      none      none      none      none      none      none      none      none      none  
dram[19]:       6355      6433      2215      1871      1936      1811    none      none      none      none      none      none      none      none      none      none  
dram[20]:       5213      7223      1897      1819      1625      1876    none      none      none      none      none      none      none      none      none      none  
dram[21]:       5843      5639      1977      1909      1737      1778    none      none      none      none      none      none      none      none      none      none  
dram[22]:       5016      5640      1770      1675      1580      1624    none      none      none      none      none      none      none      none      none      none  
dram[23]:       6226      6694      1789      1824      1699      1859    none      none      none      none      none      none      none      none      none      none  
dram[24]:       5385      6636      1859      1804      1716      1778    none      none      none      none      none      none      none      none      none      none  
dram[25]:       5677      6059      1873      1864      1800      1839    none      none      none      none      none      none      none      none      none      none  
dram[26]:       5212      6497      1768      1838      1707      1706    none      none      none      none      none      none      none      none      none      none  
dram[27]:       5793      6644      1770      1728      1761      1747    none      none      none      none      none      none      none      none      none      none  
dram[28]:       6621      5146      1863      1781      1745      1716    none      none      none      none      none      none      none      none      none      none  
dram[29]:       5769      4965      1705      1764      1659      1742    none      none      none      none      none      none      none      none      none      none  
dram[30]:       6612      7451      2258      2016      1951      2071    none      none      none      none      none      none      none      none      none      none  
dram[31]:       8048      4757      1774      1883      1743      1818    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       641       651       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       394       648       641       637       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       607       614       619       632         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       395       632       647       625       634         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        364       478       639       643       635       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       740       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       652       633       635       672         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       648       646       647       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       636       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13784 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0126
n_activity=420 dram_eff=0.419
bk0: 3a 13954i bk1: 3a 13954i bk2: 41a 13941i bk3: 49a 13929i bk4: 40a 13917i bk5: 40a 13901i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.012602 
total_CMD = 13966 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 13718 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13784 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012602 
Either_Row_CoL_Bus_Util = 0.013032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0292854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13788 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01232
n_activity=368 dram_eff=0.4674
bk0: 1a 13954i bk1: 3a 13954i bk2: 40a 13935i bk3: 48a 13922i bk4: 40a 13906i bk5: 40a 13903i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.012316 
total_CMD = 13966 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 13729 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13788 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012316 
Either_Row_CoL_Bus_Util = 0.012745 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0257769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13785 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01253
n_activity=403 dram_eff=0.4342
bk0: 3a 13953i bk1: 3a 13953i bk2: 40a 13933i bk3: 49a 13914i bk4: 40a 13924i bk5: 40a 13913i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.012530 
total_CMD = 13966 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 13721 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13785 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012530 
Either_Row_CoL_Bus_Util = 0.012960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0436775
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13785 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0126
n_activity=384 dram_eff=0.4583
bk0: 2a 13954i bk1: 3a 13954i bk2: 43a 13941i bk3: 48a 13923i bk4: 40a 13908i bk5: 40a 13902i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.012602 
total_CMD = 13966 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 13724 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13785 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012602 
Either_Row_CoL_Bus_Util = 0.012960 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005525 
queue_avg = 0.033438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0334384
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13787 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01246
n_activity=337 dram_eff=0.5163
bk0: 1a 13954i bk1: 4a 13953i bk2: 41a 13933i bk3: 48a 13919i bk4: 40a 13930i bk5: 40a 13891i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.012459 
total_CMD = 13966 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 13728 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13787 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012459 
Either_Row_CoL_Bus_Util = 0.012817 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005587 
queue_avg = 0.025061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0250609
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13785 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01253
n_activity=346 dram_eff=0.5058
bk0: 2a 13953i bk1: 1a 13954i bk2: 42a 13945i bk3: 50a 13929i bk4: 40a 13927i bk5: 40a 13910i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.012530 
total_CMD = 13966 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 13729 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13785 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012530 
Either_Row_CoL_Bus_Util = 0.012960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0263497
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13786 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01246
n_activity=346 dram_eff=0.5029
bk0: 2a 13953i bk1: 2a 13954i bk2: 41a 13933i bk3: 49a 13916i bk4: 40a 13926i bk5: 40a 13898i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.012459 
total_CMD = 13966 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 13736 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13786 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012459 
Either_Row_CoL_Bus_Util = 0.012888 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0266361
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13787 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01253
n_activity=359 dram_eff=0.4875
bk0: 5a 13953i bk1: 2a 13953i bk2: 40a 13941i bk3: 48a 13928i bk4: 40a 13919i bk5: 40a 13893i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.012530 
total_CMD = 13966 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 13717 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13787 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012530 
Either_Row_CoL_Bus_Util = 0.012817 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.011173 
queue_avg = 0.017829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.017829
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13786 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01253
n_activity=465 dram_eff=0.3763
bk0: 4a 13953i bk1: 1a 13954i bk2: 41a 13943i bk3: 49a 13934i bk4: 40a 13935i bk5: 40a 13924i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.012530 
total_CMD = 13966 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 13725 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13786 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012530 
Either_Row_CoL_Bus_Util = 0.012888 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005556 
queue_avg = 0.008163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00816268
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13785 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01253
n_activity=414 dram_eff=0.4227
bk0: 1a 13954i bk1: 4a 13954i bk2: 42a 13937i bk3: 48a 13923i bk4: 40a 13920i bk5: 40a 13895i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.012530 
total_CMD = 13966 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 13722 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13785 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012530 
Either_Row_CoL_Bus_Util = 0.012960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0206931
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13786 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01246
n_activity=424 dram_eff=0.4104
bk0: 4a 13951i bk1: 1a 13954i bk2: 40a 13939i bk3: 49a 13934i bk4: 40a 13920i bk5: 40a 13906i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.012459 
total_CMD = 13966 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 13722 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13786 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012459 
Either_Row_CoL_Bus_Util = 0.012888 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0206215
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13787 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01239
n_activity=444 dram_eff=0.3896
bk0: 1a 13954i bk1: 4a 13952i bk2: 40a 13937i bk3: 48a 13937i bk4: 40a 13933i bk5: 40a 13933i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.012387 
total_CMD = 13966 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 13717 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13787 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012387 
Either_Row_CoL_Bus_Util = 0.012817 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105256
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13796 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01174
n_activity=362 dram_eff=0.453
bk0: 1a 13954i bk1: 2a 13954i bk2: 41a 13940i bk3: 40a 13932i bk4: 40a 13924i bk5: 40a 13896i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.011743 
total_CMD = 13966 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 13738 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13796 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.011743 
Either_Row_CoL_Bus_Util = 0.012172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0320779
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13793 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01196
n_activity=303 dram_eff=0.5512
bk0: 4a 13952i bk1: 2a 13953i bk2: 41a 13937i bk3: 40a 13936i bk4: 40a 13925i bk5: 40a 13898i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.011958 
total_CMD = 13966 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 13742 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13793 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.011958 
Either_Row_CoL_Bus_Util = 0.012387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0188314
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13791 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0121
n_activity=375 dram_eff=0.4507
bk0: 2a 13953i bk1: 4a 13953i bk2: 42a 13936i bk3: 41a 13938i bk4: 40a 13919i bk5: 40a 13900i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.012101 
total_CMD = 13966 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 13723 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13791 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012101 
Either_Row_CoL_Bus_Util = 0.012530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0267077
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13796 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01181
n_activity=370 dram_eff=0.4459
bk0: 2a 13954i bk1: 1a 13954i bk2: 40a 13934i bk3: 42a 13931i bk4: 40a 13919i bk5: 40a 13893i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.011814 
total_CMD = 13966 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 13726 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13796 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.011814 
Either_Row_CoL_Bus_Util = 0.012172 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005882 
queue_avg = 0.020836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0208363
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13787 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01246
n_activity=391 dram_eff=0.445
bk0: 3a 13954i bk1: 2a 13954i bk2: 41a 13943i bk3: 48a 13929i bk4: 40a 13932i bk5: 40a 13906i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.012459 
total_CMD = 13966 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 13718 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13787 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012459 
Either_Row_CoL_Bus_Util = 0.012817 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005587 
queue_avg = 0.022197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0221968
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13785 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0126
n_activity=339 dram_eff=0.5192
bk0: 3a 13954i bk1: 3a 13954i bk2: 40a 13934i bk3: 50a 13928i bk4: 40a 13928i bk5: 40a 13889i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.012602 
total_CMD = 13966 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 13731 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13785 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012602 
Either_Row_CoL_Bus_Util = 0.012960 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005525 
queue_avg = 0.024416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0244164
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13787 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01246
n_activity=293 dram_eff=0.5939
bk0: 3a 13954i bk1: 2a 13953i bk2: 40a 13941i bk3: 49a 13917i bk4: 40a 13915i bk5: 40a 13901i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.012459 
total_CMD = 13966 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 13743 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13787 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012459 
Either_Row_CoL_Bus_Util = 0.012817 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005587 
queue_avg = 0.019333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0193327
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13783 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01267
n_activity=392 dram_eff=0.4515
bk0: 3a 13954i bk1: 3a 13953i bk2: 43a 13940i bk3: 48a 13932i bk4: 40a 13919i bk5: 40a 13876i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.012674 
total_CMD = 13966 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 13728 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13783 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012674 
Either_Row_CoL_Bus_Util = 0.013103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0718889
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13776 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01317
n_activity=446 dram_eff=0.4126
bk0: 2a 13953i bk1: 5a 13954i bk2: 41a 13933i bk3: 48a 13924i bk4: 48a 13919i bk5: 40a 13904i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.013175 
total_CMD = 13966 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 13704 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13776 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.013175 
Either_Row_CoL_Bus_Util = 0.013604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0206215
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13782 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01275
n_activity=384 dram_eff=0.4635
bk0: 2a 13952i bk1: 2a 13954i bk2: 42a 13940i bk3: 50a 13923i bk4: 42a 13917i bk5: 40a 13892i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.012745 
total_CMD = 13966 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 13728 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13782 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012745 
Either_Row_CoL_Bus_Util = 0.013175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027925
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13780 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01289
n_activity=413 dram_eff=0.4358
bk0: 1a 13954i bk1: 2a 13954i bk2: 41a 13944i bk3: 48a 13925i bk4: 48a 13911i bk5: 40a 13878i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.012888 
total_CMD = 13966 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 13715 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13780 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012888 
Either_Row_CoL_Bus_Util = 0.013318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0337248
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13779 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01296
n_activity=394 dram_eff=0.4594
bk0: 4a 13953i bk1: 1a 13954i bk2: 40a 13945i bk3: 48a 13928i bk4: 48a 13910i bk5: 40a 13882i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.012960 
total_CMD = 13966 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 13720 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13779 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012960 
Either_Row_CoL_Bus_Util = 0.013390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0462552
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13781 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01296
n_activity=349 dram_eff=0.5186
bk0: 2a 13954i bk1: 1a 13953i bk2: 41a 13938i bk3: 49a 13921i bk4: 48a 13915i bk5: 40a 13883i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.012960 
total_CMD = 13966 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 13729 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13781 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012960 
Either_Row_CoL_Bus_Util = 0.013246 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.010811 
queue_avg = 0.036589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0365889
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13777 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0131
n_activity=365 dram_eff=0.5014
bk0: 2a 13954i bk1: 4a 13952i bk2: 41a 13944i bk3: 48a 13927i bk4: 48a 13924i bk5: 40a 13878i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.013103 
total_CMD = 13966 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 13709 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13777 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.013103 
Either_Row_CoL_Bus_Util = 0.013533 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0407418
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13779 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01296
n_activity=341 dram_eff=0.5308
bk0: 2a 13954i bk1: 1a 13954i bk2: 41a 13941i bk3: 49a 13926i bk4: 48a 13912i bk5: 40a 13902i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.012960 
total_CMD = 13966 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 13716 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13779 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012960 
Either_Row_CoL_Bus_Util = 0.013390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0252041
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13778 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01303
n_activity=383 dram_eff=0.4752
bk0: 2a 13952i bk1: 4a 13953i bk2: 40a 13938i bk3: 48a 13921i bk4: 48a 13912i bk5: 40a 13914i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.013032 
total_CMD = 13966 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 13716 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13778 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.013032 
Either_Row_CoL_Bus_Util = 0.013461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0181154
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13779 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01296
n_activity=367 dram_eff=0.4932
bk0: 1a 13954i bk1: 2a 13952i bk2: 41a 13933i bk3: 49a 13930i bk4: 48a 13922i bk5: 40a 13891i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.012960 
total_CMD = 13966 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 13711 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13779 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012960 
Either_Row_CoL_Bus_Util = 0.013390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0418158
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13778 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01303
n_activity=329 dram_eff=0.5532
bk0: 4a 13950i bk1: 1a 13952i bk2: 41a 13941i bk3: 48a 13928i bk4: 48a 13914i bk5: 40a 13888i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.013032 
total_CMD = 13966 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 13738 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13778 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.013032 
Either_Row_CoL_Bus_Util = 0.013461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0414578
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13774 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01339
n_activity=398 dram_eff=0.4698
bk0: 4a 13953i bk1: 5a 13951i bk2: 42a 13932i bk3: 48a 13927i bk4: 48a 13908i bk5: 40a 13894i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.013390 
total_CMD = 13966 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 13704 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13774 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.013390 
Either_Row_CoL_Bus_Util = 0.013748 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005208 
queue_avg = 0.067378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0673779
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13966 n_nop=13780 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01296
n_activity=396 dram_eff=0.4571
bk0: 1a 13954i bk1: 2a 13954i bk2: 40a 13926i bk3: 50a 13926i bk4: 48a 13916i bk5: 40a 13910i bk6: 0a 13966i bk7: 0a 13966i bk8: 0a 13966i bk9: 0a 13966i bk10: 0a 13966i bk11: 0a 13966i bk12: 0a 13966i bk13: 0a 13966i bk14: 0a 13966i bk15: 0a 13966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.012960 
total_CMD = 13966 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 13712 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13966 
n_nop = 13780 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.012960 
Either_Row_CoL_Bus_Util = 0.013318 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005376 
queue_avg = 0.026421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0264213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 468, Miss = 88, Miss_rate = 0.188, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 502, Miss = 96, Miss_rate = 0.191, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 436, Miss = 84, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 476, Miss = 92, Miss_rate = 0.193, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 450, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 508, Miss = 96, Miss_rate = 0.189, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 479, Miss = 90, Miss_rate = 0.188, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 495, Miss = 94, Miss_rate = 0.190, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 480, Miss = 92, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 502, Miss = 96, Miss_rate = 0.191, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 438, Miss = 84, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 508, Miss = 96, Miss_rate = 0.189, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 506, Miss = 96, Miss_rate = 0.190, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 557, Miss = 94, Miss_rate = 0.169, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 470, Miss = 88, Miss_rate = 0.187, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 514, Miss = 94, Miss_rate = 0.183, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 540, Miss = 92, Miss_rate = 0.170, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 540, Miss = 92, Miss_rate = 0.170, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 436, Miss = 84, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 438, Miss = 84, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 464, Miss = 88, Miss_rate = 0.190, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 449, Miss = 86, Miss_rate = 0.192, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 464, Miss = 88, Miss_rate = 0.190, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 481, Miss = 90, Miss_rate = 0.187, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 438, Miss = 84, Miss_rate = 0.192, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 449, Miss = 86, Miss_rate = 0.192, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 453, Miss = 86, Miss_rate = 0.190, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 491, Miss = 94, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 462, Miss = 88, Miss_rate = 0.190, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 506, Miss = 96, Miss_rate = 0.190, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 453, Miss = 86, Miss_rate = 0.190, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 493, Miss = 94, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 479, Miss = 90, Miss_rate = 0.188, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 504, Miss = 96, Miss_rate = 0.190, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 532, Miss = 104, Miss_rate = 0.195, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 529, Miss = 100, Miss_rate = 0.189, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 438, Miss = 84, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 510, Miss = 100, Miss_rate = 0.196, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 502, Miss = 100, Miss_rate = 0.199, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 449, Miss = 86, Miss_rate = 0.192, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 518, Miss = 100, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 535, Miss = 102, Miss_rate = 0.191, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 518, Miss = 100, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 531, Miss = 102, Miss_rate = 0.192, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 451, Miss = 86, Miss_rate = 0.191, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 516, Miss = 100, Miss_rate = 0.194, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 516, Miss = 100, Miss_rate = 0.194, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 479, Miss = 90, Miss_rate = 0.188, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 574, Miss = 108, Miss_rate = 0.188, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 442, Miss = 84, Miss_rate = 0.190, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 535, Miss = 102, Miss_rate = 0.191, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 30857
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.1895
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21979
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=30857
icnt_total_pkts_simt_to_mem=30857
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30857
Req_Network_cycles = 18600
Req_Network_injected_packets_per_cycle =       1.6590 
Req_Network_conflicts_per_cycle =       1.2923
Req_Network_conflicts_per_cycle_util =      15.3591
Req_Bank_Level_Parallism =      19.7169
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.4133
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0487

Reply_Network_injected_packets_num = 30857
Reply_Network_cycles = 18600
Reply_Network_injected_packets_per_cycle =        1.6590
Reply_Network_conflicts_per_cycle =        1.1631
Reply_Network_conflicts_per_cycle_util =      11.9850
Reply_Bank_Level_Parallism =      17.0953
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2647
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0207
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 8247 (inst/sec)
gpgpu_simulation_rate = 120 (cycle/sec)
gpgpu_silicon_slowdown = 9433333x
Processing kernel ./traces/kernel-4.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 4
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 106 bind to kernel 4 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x16779e30, kernel=0x7c868810
thread block = 0,0,0
GPGPU-Sim uArch: Shader 114 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17f7cdf0, kernel=0x7c868810
thread block = 1,0,0
GPGPU-Sim uArch: Shader 122 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1977fdb0, kernel=0x7c868810
thread block = 2,0,0
GPGPU-Sim uArch: Shader 130 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1af82d70, kernel=0x7c868810
thread block = 3,0,0
GPGPU-Sim uArch: Shader 138 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c785d30, kernel=0x7c868810
thread block = 4,0,0
GPGPU-Sim uArch: Shader 146 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1df88cf0, kernel=0x7c868810
thread block = 5,0,0
GPGPU-Sim uArch: Shader 154 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f78bcb0, kernel=0x7c868810
thread block = 6,0,0
GPGPU-Sim uArch: Shader 162 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20f8ec70, kernel=0x7c868810
thread block = 7,0,0
GPGPU-Sim uArch: Shader 170 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22791c30, kernel=0x7c868810
thread block = 8,0,0
GPGPU-Sim uArch: Shader 178 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23f94bf0, kernel=0x7c868810
thread block = 9,0,0
GPGPU-Sim uArch: Shader 186 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25797bb0, kernel=0x7c868810
thread block = 10,0,0
GPGPU-Sim uArch: Shader 194 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26f9ab70, kernel=0x7c868810
thread block = 11,0,0
GPGPU-Sim uArch: Shader 202 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2879db30, kernel=0x7c868810
thread block = 12,0,0
GPGPU-Sim uArch: Shader 210 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29fa0af0, kernel=0x7c868810
thread block = 0,1,0
GPGPU-Sim uArch: Shader 218 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b7a3ab0, kernel=0x7c868810
thread block = 1,1,0
GPGPU-Sim uArch: Shader 226 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cfa6a70, kernel=0x7c868810
thread block = 2,1,0
GPGPU-Sim uArch: Shader 234 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e7a9a30, kernel=0x7c868810
thread block = 3,1,0
GPGPU-Sim uArch: Shader 242 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ffac9f0, kernel=0x7c868810
thread block = 4,1,0
GPGPU-Sim uArch: Shader 250 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x317af9b0, kernel=0x7c868810
thread block = 5,1,0
GPGPU-Sim uArch: Shader 258 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32fb2970, kernel=0x7c868810
thread block = 6,1,0
GPGPU-Sim uArch: Shader 266 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x347b5930, kernel=0x7c868810
thread block = 7,1,0
GPGPU-Sim uArch: Shader 274 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35fb88f0, kernel=0x7c868810
thread block = 8,1,0
GPGPU-Sim uArch: Shader 282 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x377bb8b0, kernel=0x7c868810
thread block = 9,1,0
GPGPU-Sim uArch: Shader 290 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38fbe870, kernel=0x7c868810
thread block = 10,1,0
GPGPU-Sim uArch: Shader 298 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a7c1830, kernel=0x7c868810
thread block = 11,1,0
GPGPU-Sim uArch: Shader 306 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bfc47f0, kernel=0x7c868810
thread block = 12,1,0
GPGPU-Sim uArch: Shader 314 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d7c77b0, kernel=0x7c868810
thread block = 0,2,0
GPGPU-Sim uArch: Shader 322 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3efca770, kernel=0x7c868810
thread block = 1,2,0
GPGPU-Sim uArch: Shader 330 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x407cd730, kernel=0x7c868810
thread block = 2,2,0
GPGPU-Sim uArch: Shader 338 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41fd06f0, kernel=0x7c868810
thread block = 3,2,0
GPGPU-Sim uArch: Shader 346 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x437d36b0, kernel=0x7c868810
thread block = 4,2,0
GPGPU-Sim uArch: Shader 354 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44fd6670, kernel=0x7c868810
thread block = 5,2,0
GPGPU-Sim uArch: Shader 362 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x467d9630, kernel=0x7c868810
thread block = 6,2,0
GPGPU-Sim uArch: Shader 370 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47fdc5f0, kernel=0x7c868810
thread block = 7,2,0
GPGPU-Sim uArch: Shader 378 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x497df5b0, kernel=0x7c868810
thread block = 8,2,0
GPGPU-Sim uArch: Shader 386 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4afe2570, kernel=0x7c868810
thread block = 9,2,0
GPGPU-Sim uArch: Shader 394 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c7e5530, kernel=0x7c868810
thread block = 10,2,0
GPGPU-Sim uArch: Shader 402 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4dfe84f0, kernel=0x7c868810
thread block = 11,2,0
GPGPU-Sim uArch: Shader 410 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f7eb4b0, kernel=0x7c868810
thread block = 12,2,0
GPGPU-Sim uArch: Shader 418 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50fee470, kernel=0x7c868810
thread block = 0,3,0
GPGPU-Sim uArch: Shader 426 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x527f1430, kernel=0x7c868810
thread block = 1,3,0
GPGPU-Sim uArch: Shader 434 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53ff43f0, kernel=0x7c868810
thread block = 2,3,0
GPGPU-Sim uArch: Shader 442 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x557f73b0, kernel=0x7c868810
thread block = 3,3,0
GPGPU-Sim uArch: Shader 450 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56ffa370, kernel=0x7c868810
thread block = 4,3,0
GPGPU-Sim uArch: Shader 458 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x587fd330, kernel=0x7c868810
thread block = 5,3,0
GPGPU-Sim uArch: Shader 466 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a0002f0, kernel=0x7c868810
thread block = 6,3,0
GPGPU-Sim uArch: Shader 474 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b8032b0, kernel=0x7c868810
thread block = 7,3,0
GPGPU-Sim uArch: Shader 482 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d006270, kernel=0x7c868810
thread block = 8,3,0
GPGPU-Sim uArch: Shader 490 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e809230, kernel=0x7c868810
thread block = 9,3,0
GPGPU-Sim uArch: Shader 498 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6000c1f0, kernel=0x7c868810
thread block = 10,3,0
GPGPU-Sim uArch: Shader 506 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6180f1b0, kernel=0x7c868810
thread block = 11,3,0
GPGPU-Sim uArch: Shader 514 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63012170, kernel=0x7c868810
thread block = 12,3,0
GPGPU-Sim uArch: Shader 522 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64815130, kernel=0x7c868810
thread block = 0,4,0
GPGPU-Sim uArch: Shader 530 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x660180f0, kernel=0x7c868810
thread block = 1,4,0
GPGPU-Sim uArch: Shader 538 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6781b0b0, kernel=0x7c868810
thread block = 2,4,0
GPGPU-Sim uArch: Shader 546 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6901e070, kernel=0x7c868810
thread block = 3,4,0
GPGPU-Sim uArch: Shader 554 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a821030, kernel=0x7c868810
thread block = 4,4,0
GPGPU-Sim uArch: Shader 562 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c023ff0, kernel=0x7c868810
thread block = 5,4,0
GPGPU-Sim uArch: Shader 570 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d826fb0, kernel=0x7c868810
thread block = 6,4,0
GPGPU-Sim uArch: Shader 578 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f029f70, kernel=0x7c868810
thread block = 7,4,0
GPGPU-Sim uArch: Shader 586 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7082cf30, kernel=0x7c868810
thread block = 8,4,0
GPGPU-Sim uArch: Shader 594 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7202fef0, kernel=0x7c868810
thread block = 9,4,0
GPGPU-Sim uArch: Shader 602 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73832eb0, kernel=0x7c868810
thread block = 10,4,0
GPGPU-Sim uArch: Shader 610 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75035e70, kernel=0x7c868810
thread block = 11,4,0
GPGPU-Sim uArch: Shader 618 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76838e30, kernel=0x7c868810
thread block = 12,4,0
GPGPU-Sim uArch: Shader 626 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7803bdf0, kernel=0x7c868810
thread block = 0,5,0
GPGPU-Sim uArch: Shader 634 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7983edb0, kernel=0x7c868810
thread block = 1,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3253750, kernel=0x7c868810
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a56710, kernel=0x7c868810
thread block = 3,5,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62596d0, kernel=0x7c868810
thread block = 4,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a5c690, kernel=0x7c868810
thread block = 5,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x925f650, kernel=0x7c868810
thread block = 6,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xaa62610, kernel=0x7c868810
thread block = 7,5,0
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc2655d0, kernel=0x7c868810
thread block = 8,5,0
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xda68590, kernel=0x7c868810
thread block = 9,5,0
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf26b550, kernel=0x7c868810
thread block = 10,5,0
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10a6e510, kernel=0x7c868810
thread block = 11,5,0
GPGPU-Sim uArch: Shader 83 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x122714d0, kernel=0x7c868810
thread block = 12,5,0
GPGPU-Sim uArch: Shader 91 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13a74490, kernel=0x7c868810
thread block = 0,6,0
GPGPU-Sim uArch: Shader 99 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15277450, kernel=0x7c868810
thread block = 1,6,0
GPGPU-Sim uArch: Shader 107 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16a7a410, kernel=0x7c868810
thread block = 2,6,0
GPGPU-Sim uArch: Shader 115 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1827d3d0, kernel=0x7c868810
thread block = 3,6,0
GPGPU-Sim uArch: Shader 123 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19a80390, kernel=0x7c868810
thread block = 4,6,0
GPGPU-Sim uArch: Shader 131 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b283350, kernel=0x7c868810
thread block = 5,6,0
GPGPU-Sim uArch: Shader 139 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ca86310, kernel=0x7c868810
thread block = 6,6,0
GPGPU-Sim uArch: Shader 147 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e2892d0, kernel=0x7c868810
thread block = 7,6,0
GPGPU-Sim uArch: Shader 155 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1fa8c290, kernel=0x7c868810
thread block = 8,6,0
GPGPU-Sim uArch: Shader 163 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2128f250, kernel=0x7c868810
thread block = 9,6,0
GPGPU-Sim uArch: Shader 171 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22a92210, kernel=0x7c868810
thread block = 10,6,0
GPGPU-Sim uArch: Shader 179 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x242951d0, kernel=0x7c868810
thread block = 11,6,0
GPGPU-Sim uArch: Shader 187 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25a98190, kernel=0x7c868810
thread block = 12,6,0
GPGPU-Sim uArch: Shader 195 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2729b150, kernel=0x7c868810
thread block = 0,7,0
GPGPU-Sim uArch: Shader 203 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x28a9e110, kernel=0x7c868810
thread block = 1,7,0
GPGPU-Sim uArch: Shader 211 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a2a10d0, kernel=0x7c868810
thread block = 2,7,0
GPGPU-Sim uArch: Shader 219 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2baa4090, kernel=0x7c868810
thread block = 3,7,0
GPGPU-Sim uArch: Shader 227 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d2a7050, kernel=0x7c868810
thread block = 4,7,0
GPGPU-Sim uArch: Shader 235 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2eaaa010, kernel=0x7c868810
thread block = 5,7,0
GPGPU-Sim uArch: Shader 243 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x302acfd0, kernel=0x7c868810
thread block = 6,7,0
GPGPU-Sim uArch: Shader 251 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31aaff90, kernel=0x7c868810
thread block = 7,7,0
GPGPU-Sim uArch: Shader 259 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x332b2f50, kernel=0x7c868810
thread block = 8,7,0
GPGPU-Sim uArch: Shader 267 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34ab5f10, kernel=0x7c868810
thread block = 9,7,0
GPGPU-Sim uArch: Shader 275 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x362b8ed0, kernel=0x7c868810
thread block = 10,7,0
GPGPU-Sim uArch: Shader 283 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x37abbe90, kernel=0x7c868810
thread block = 11,7,0
GPGPU-Sim uArch: Shader 291 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x392bee50, kernel=0x7c868810
thread block = 12,7,0
GPGPU-Sim uArch: Shader 299 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3aac1e10, kernel=0x7c868810
thread block = 0,8,0
GPGPU-Sim uArch: Shader 307 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c2c4dd0, kernel=0x7c868810
thread block = 1,8,0
GPGPU-Sim uArch: Shader 315 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3dac7d90, kernel=0x7c868810
thread block = 2,8,0
GPGPU-Sim uArch: Shader 323 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f2cad50, kernel=0x7c868810
thread block = 3,8,0
GPGPU-Sim uArch: Shader 331 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40acdd10, kernel=0x7c868810
thread block = 4,8,0
GPGPU-Sim uArch: Shader 339 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x422d0cd0, kernel=0x7c868810
thread block = 5,8,0
GPGPU-Sim uArch: Shader 347 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43ad3c90, kernel=0x7c868810
thread block = 6,8,0
GPGPU-Sim uArch: Shader 355 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x452d6c50, kernel=0x7c868810
thread block = 7,8,0
GPGPU-Sim uArch: Shader 363 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46ad9c10, kernel=0x7c868810
thread block = 8,8,0
GPGPU-Sim uArch: Shader 371 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x482dcbd0, kernel=0x7c868810
thread block = 9,8,0
GPGPU-Sim uArch: Shader 379 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x49adfb90, kernel=0x7c868810
thread block = 10,8,0
GPGPU-Sim uArch: Shader 387 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b2e2b50, kernel=0x7c868810
thread block = 11,8,0
GPGPU-Sim uArch: Shader 395 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4cae5b10, kernel=0x7c868810
thread block = 12,8,0
GPGPU-Sim uArch: Shader 403 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e2e8ad0, kernel=0x7c868810
thread block = 0,9,0
GPGPU-Sim uArch: Shader 411 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4faeba90, kernel=0x7c868810
thread block = 1,9,0
GPGPU-Sim uArch: Shader 419 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x512eea50, kernel=0x7c868810
thread block = 2,9,0
GPGPU-Sim uArch: Shader 427 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x52af1a10, kernel=0x7c868810
thread block = 3,9,0
GPGPU-Sim uArch: Shader 435 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x542f49d0, kernel=0x7c868810
thread block = 4,9,0
GPGPU-Sim uArch: Shader 443 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55af7990, kernel=0x7c868810
thread block = 5,9,0
GPGPU-Sim uArch: Shader 451 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x572fa950, kernel=0x7c868810
thread block = 6,9,0
GPGPU-Sim uArch: Shader 459 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x58afd910, kernel=0x7c868810
thread block = 7,9,0
GPGPU-Sim uArch: Shader 467 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a3008d0, kernel=0x7c868810
thread block = 8,9,0
GPGPU-Sim uArch: Shader 475 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5bb03890, kernel=0x7c868810
thread block = 9,9,0
GPGPU-Sim uArch: Shader 483 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d306850, kernel=0x7c868810
thread block = 10,9,0
GPGPU-Sim uArch: Shader 491 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5eb09810, kernel=0x7c868810
thread block = 11,9,0
GPGPU-Sim uArch: Shader 499 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6030c7d0, kernel=0x7c868810
thread block = 12,9,0
GPGPU-Sim uArch: Shader 507 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x61b0f790, kernel=0x7c868810
thread block = 0,10,0
GPGPU-Sim uArch: Shader 515 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63312750, kernel=0x7c868810
thread block = 1,10,0
GPGPU-Sim uArch: Shader 523 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64b15710, kernel=0x7c868810
thread block = 2,10,0
GPGPU-Sim uArch: Shader 531 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x663186d0, kernel=0x7c868810
thread block = 3,10,0
GPGPU-Sim uArch: Shader 539 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67b1b690, kernel=0x7c868810
thread block = 4,10,0
GPGPU-Sim uArch: Shader 547 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6931e650, kernel=0x7c868810
thread block = 5,10,0
GPGPU-Sim uArch: Shader 555 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ab21610, kernel=0x7c868810
thread block = 6,10,0
GPGPU-Sim uArch: Shader 563 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c3245d0, kernel=0x7c868810
thread block = 7,10,0
GPGPU-Sim uArch: Shader 571 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6db27590, kernel=0x7c868810
thread block = 8,10,0
GPGPU-Sim uArch: Shader 579 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f32a550, kernel=0x7c868810
thread block = 9,10,0
GPGPU-Sim uArch: Shader 587 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x70b2d510, kernel=0x7c868810
thread block = 10,10,0
GPGPU-Sim uArch: Shader 595 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x723304d0, kernel=0x7c868810
thread block = 11,10,0
GPGPU-Sim uArch: Shader 603 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73b33490, kernel=0x7c868810
thread block = 12,10,0
GPGPU-Sim uArch: Shader 611 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75336450, kernel=0x7c868810
thread block = 0,11,0
GPGPU-Sim uArch: Shader 619 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76b39410, kernel=0x7c868810
thread block = 1,11,0
GPGPU-Sim uArch: Shader 627 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7833c3d0, kernel=0x7c868810
thread block = 2,11,0
GPGPU-Sim uArch: Shader 635 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x79b3f390, kernel=0x7c868810
thread block = 3,11,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3553d30, kernel=0x7c868810
thread block = 4,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d56cf0, kernel=0x7c868810
thread block = 5,11,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6559cb0, kernel=0x7c868810
thread block = 6,11,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7d5cc70, kernel=0x7c868810
thread block = 7,11,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x955fc30, kernel=0x7c868810
thread block = 8,11,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xad62bf0, kernel=0x7c868810
thread block = 9,11,0
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc565bb0, kernel=0x7c868810
thread block = 10,11,0
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xdd68b70, kernel=0x7c868810
thread block = 11,11,0
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf56bb30, kernel=0x7c868810
thread block = 12,11,0
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10d6eaf0, kernel=0x7c868810
thread block = 0,12,0
GPGPU-Sim uArch: Shader 84 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12571ab0, kernel=0x7c868810
thread block = 1,12,0
GPGPU-Sim uArch: Shader 92 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13d74a70, kernel=0x7c868810
thread block = 2,12,0
GPGPU-Sim uArch: Shader 100 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15577a30, kernel=0x7c868810
thread block = 3,12,0
GPGPU-Sim uArch: Shader 108 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16d7a9f0, kernel=0x7c868810
thread block = 4,12,0
GPGPU-Sim uArch: Shader 116 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1857d9b0, kernel=0x7c868810
thread block = 5,12,0
GPGPU-Sim uArch: Shader 124 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19d80970, kernel=0x7c868810
thread block = 6,12,0
GPGPU-Sim uArch: Shader 132 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b583930, kernel=0x7c868810
thread block = 7,12,0
GPGPU-Sim uArch: Shader 140 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1cd868f0, kernel=0x7c868810
thread block = 8,12,0
GPGPU-Sim uArch: Shader 148 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e5898b0, kernel=0x7c868810
thread block = 9,12,0
GPGPU-Sim uArch: Shader 156 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1fd8c870, kernel=0x7c868810
thread block = 10,12,0
GPGPU-Sim uArch: Shader 164 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2158f830, kernel=0x7c868810
thread block = 11,12,0
GPGPU-Sim uArch: Shader 172 bind to kernel 4 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22d927f0, kernel=0x7c868810
thread block = 12,12,0
Destroy streams for kernel 4: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 6630
gpu_sim_insn = 1244684
gpu_ipc =     187.7351
gpu_tot_sim_cycle = 25230
gpu_tot_sim_insn = 2514760
gpu_tot_ipc =      99.6734
gpu_tot_issued_cta = 342
gpu_occupancy = 10.4855% 
gpu_tot_occupancy = 10.9381% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6805
partiton_level_parallism_total  =       2.7158
partiton_level_parallism_util =      34.4890
partiton_level_parallism_util_total  =      25.7493
L2_BW  =     205.7720 GB/Sec
L2_BW_total  =      98.3762 GB/Sec
gpu_total_sim_rate=11975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1960, Miss = 907, Miss_rate = 0.463, Pending_hits = 893, Reservation_fails = 364
	L1D_cache_core[1]: Access = 1861, Miss = 809, Miss_rate = 0.435, Pending_hits = 892, Reservation_fails = 444
	L1D_cache_core[2]: Access = 2115, Miss = 799, Miss_rate = 0.378, Pending_hits = 1105, Reservation_fails = 375
	L1D_cache_core[3]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 397
	L1D_cache_core[4]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 491
	L1D_cache_core[5]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 423
	L1D_cache_core[6]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 442
	L1D_cache_core[7]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 384
	L1D_cache_core[8]: Access = 2059, Miss = 778, Miss_rate = 0.378, Pending_hits = 1076, Reservation_fails = 467
	L1D_cache_core[9]: Access = 2082, Miss = 783, Miss_rate = 0.376, Pending_hits = 1104, Reservation_fails = 431
	L1D_cache_core[10]: Access = 2002, Miss = 752, Miss_rate = 0.376, Pending_hits = 1063, Reservation_fails = 404
	L1D_cache_core[11]: Access = 1950, Miss = 894, Miss_rate = 0.458, Pending_hits = 893, Reservation_fails = 436
	L1D_cache_core[12]: Access = 1825, Miss = 785, Miss_rate = 0.430, Pending_hits = 879, Reservation_fails = 394
	L1D_cache_core[13]: Access = 2171, Miss = 819, Miss_rate = 0.377, Pending_hits = 1122, Reservation_fails = 512
	L1D_cache_core[14]: Access = 2144, Miss = 810, Miss_rate = 0.378, Pending_hits = 1108, Reservation_fails = 490
	L1D_cache_core[15]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 526
	L1D_cache_core[16]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 455
	L1D_cache_core[17]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 432
	L1D_cache_core[18]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 497
	L1D_cache_core[19]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 391
	L1D_cache_core[20]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 528
	L1D_cache_core[21]: Access = 2096, Miss = 796, Miss_rate = 0.380, Pending_hits = 1093, Reservation_fails = 573
	L1D_cache_core[22]: Access = 1723, Miss = 654, Miss_rate = 0.380, Pending_hits = 890, Reservation_fails = 438
	L1D_cache_core[23]: Access = 1667, Miss = 632, Miss_rate = 0.379, Pending_hits = 862, Reservation_fails = 332
	L1D_cache_core[24]: Access = 1723, Miss = 654, Miss_rate = 0.380, Pending_hits = 890, Reservation_fails = 403
	L1D_cache_core[25]: Access = 1639, Miss = 622, Miss_rate = 0.379, Pending_hits = 849, Reservation_fails = 319
	L1D_cache_core[26]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 461
	L1D_cache_core[27]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 388
	L1D_cache_core[28]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 426
	L1D_cache_core[29]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 400
	L1D_cache_core[30]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 350
	L1D_cache_core[31]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 314
	L1D_cache_core[32]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 393
	L1D_cache_core[33]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 359
	L1D_cache_core[34]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 383
	L1D_cache_core[35]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 431
	L1D_cache_core[36]: Access = 1644, Miss = 628, Miss_rate = 0.382, Pending_hits = 862, Reservation_fails = 290
	L1D_cache_core[37]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 427
	L1D_cache_core[38]: Access = 1620, Miss = 619, Miss_rate = 0.382, Pending_hits = 849, Reservation_fails = 288
	L1D_cache_core[39]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 376
	L1D_cache_core[40]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 300
	L1D_cache_core[41]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 375
	L1D_cache_core[42]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 418
	L1D_cache_core[43]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 316
	L1D_cache_core[44]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 357
	L1D_cache_core[45]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 313
	L1D_cache_core[46]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 374
	L1D_cache_core[47]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 889, Reservation_fails = 308
	L1D_cache_core[48]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 335
	L1D_cache_core[49]: Access = 1644, Miss = 628, Miss_rate = 0.382, Pending_hits = 862, Reservation_fails = 281
	L1D_cache_core[50]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 363
	L1D_cache_core[51]: Access = 1620, Miss = 619, Miss_rate = 0.382, Pending_hits = 849, Reservation_fails = 285
	L1D_cache_core[52]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 402
	L1D_cache_core[53]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 316
	L1D_cache_core[54]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 341
	L1D_cache_core[55]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 407
	L1D_cache_core[56]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 389
	L1D_cache_core[57]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 355
	L1D_cache_core[58]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 342
	L1D_cache_core[59]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 427
	L1D_cache_core[60]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 344
	L1D_cache_core[61]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 383
	L1D_cache_core[62]: Access = 1644, Miss = 628, Miss_rate = 0.382, Pending_hits = 862, Reservation_fails = 294
	L1D_cache_core[63]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 313
	L1D_cache_core[64]: Access = 1620, Miss = 619, Miss_rate = 0.382, Pending_hits = 849, Reservation_fails = 305
	L1D_cache_core[65]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 322
	L1D_cache_core[66]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 323
	L1D_cache_core[67]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 309
	L1D_cache_core[68]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 411
	L1D_cache_core[69]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 306
	L1D_cache_core[70]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 313
	L1D_cache_core[71]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 321
	L1D_cache_core[72]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 346
	L1D_cache_core[73]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 325
	L1D_cache_core[74]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 306
	L1D_cache_core[75]: Access = 1644, Miss = 628, Miss_rate = 0.382, Pending_hits = 862, Reservation_fails = 412
	L1D_cache_core[76]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 381
	L1D_cache_core[77]: Access = 1620, Miss = 619, Miss_rate = 0.382, Pending_hits = 849, Reservation_fails = 332
	L1D_cache_core[78]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 389
	L1D_cache_core[79]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 359
	L1D_total_cache_accesses = 143616
	L1D_total_cache_misses = 55233
	L1D_total_cache_miss_rate = 0.3846
	L1D_total_cache_pending_hits = 74683
	L1D_total_cache_reservation_fails = 30432
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74683
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 169708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48591

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1878
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28554
ctas_completed 342, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 2806592
gpgpu_n_tot_w_icount = 87706
gpgpu_n_stall_shd_mem = 64615
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19928
gpgpu_n_mem_write_global = 48591
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259159
gpgpu_n_store_insn = 86524
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 60115
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59905	W0_Idle:700064	W0_Scoreboard:1010544	W1:148	W2:178	W3:0	W4:104	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:62	W15:45	W16:468	W17:1	W18:1	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:74074
single_issue_nums: WS0:22162	WS1:21902	WS2:21902	WS3:21740	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 159424 {8:19928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1943640 {40:48591,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 797120 {40:19928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 388728 {8:48591,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 356 
avg_icnt2mem_latency = 145 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18656 	41189 	8653 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3635 	12943 	18274 	23638 	9987 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21960 	14396 	14126 	12298 	5202 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9311      9390      4326      4207      4309      4069    none      none      none      none      none      none      none      none      none      none  
dram[1]:       8230      8203      4091      4158      3993      3942    none      none      none      none      none      none      none      none      none      none  
dram[2]:       7455      9258      4094      4128      4106      4131    none      none      none      none      none      none      none      none      none      none  
dram[3]:       8250      9357      4515      4163      4144      4056    none      none      none      none      none      none      none      none      none      none  
dram[4]:       9727      8792      4258      4501      4186      4130    none      none      none      none      none      none      none      none      none      none  
dram[5]:       7828     11393      4320      4411      4137      3985    none      none      none      none      none      none      none      none      none      none  
dram[6]:       8348      8953      4152      4869      3990      3978    none      none      none      none      none      none      none      none      none      none  
dram[7]:       8938      8080      4080      4823      4097      4031    none      none      none      none      none      none      none      none      none      none  
dram[8]:       9145      7172      4563      5184      4247      4321    none      none      none      none      none      none      none      none      none      none  
dram[9]:      10249      9789      4336      4847      4247      4356    none      none      none      none      none      none      none      none      none      none  
dram[10]:       9611      7180      4228      4947      4359      4116    none      none      none      none      none      none      none      none      none      none  
dram[11]:       7865      9302      4229      4839      4091      4142    none      none      none      none      none      none      none      none      none      none  
dram[12]:       9461      8357      4211      4246      4222      4139    none      none      none      none      none      none      none      none      none      none  
dram[13]:       8568      8414      4172      4063      3998      4025    none      none      none      none      none      none      none      none      none      none  
dram[14]:      10135     10165      4473      4394      4204      4255    none      none      none      none      none      none      none      none      none      none  
dram[15]:       8210      7921      3989      4320      4284      4010    none      none      none      none      none      none      none      none      none      none  
dram[16]:       9770      8930      4215      4196      4204      4073    none      none      none      none      none      none      none      none      none      none  
dram[17]:       9401      9690      4293      4368      4111      4144    none      none      none      none      none      none      none      none      none      none  
dram[18]:       8233      8266      4036      4135      4074      4064    none      none      none      none      none      none      none      none      none      none  
dram[19]:       9196      9353      4493      4165      4230      4152    none      none      none      none      none      none      none      none      none      none  
dram[20]:       8117     10290      4235      4100      3675      4173    none      none      none      none      none      none      none      none      none      none  
dram[21]:       8877      8540      4217      4319      4051      3975    none      none      none      none      none      none      none      none      none      none  
dram[22]:       8022      8225      4119      4097      3820      3862    none      none      none      none      none      none      none      none      none      none  
dram[23]:       9073     10207      4104      4175      3794      4187    none      none      none      none      none      none      none      none      none      none  
dram[24]:       8309      9896      4131      4143      4008      4001    none      none      none      none      none      none      none      none      none      none  
dram[25]:       8409      9186      4201      4165      4087      4225    none      none      none      none      none      none      none      none      none      none  
dram[26]:       8344      9618      4095      4218      3980      4095    none      none      none      none      none      none      none      none      none      none  
dram[27]:       8621      9645      4133      4160      4080      3914    none      none      none      none      none      none      none      none      none      none  
dram[28]:       9616      8000      4244      4183      4005      4053    none      none      none      none      none      none      none      none      none      none  
dram[29]:       8571      7734      4108      4093      3906      4012    none      none      none      none      none      none      none      none      none      none  
dram[30]:       9496     10379      4580      4355      4220      4265    none      none      none      none      none      none      none      none      none      none  
dram[31]:      11174      7528      4147      4332      4067      4229    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       394       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       643       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       395       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        364       478       639       643       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       682       660       674         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18763 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00929
n_activity=420 dram_eff=0.419
bk0: 3a 18933i bk1: 3a 18933i bk2: 41a 18920i bk3: 49a 18908i bk4: 40a 18896i bk5: 40a 18880i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.009290 
total_CMD = 18945 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 18697 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18763 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009290 
Either_Row_CoL_Bus_Util = 0.009607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0215888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18767 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009079
n_activity=368 dram_eff=0.4674
bk0: 1a 18933i bk1: 3a 18933i bk2: 40a 18914i bk3: 48a 18901i bk4: 40a 18885i bk5: 40a 18882i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.009079 
total_CMD = 18945 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 18708 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18767 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009079 
Either_Row_CoL_Bus_Util = 0.009396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0190024
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18764 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009237
n_activity=403 dram_eff=0.4342
bk0: 3a 18932i bk1: 3a 18932i bk2: 40a 18912i bk3: 49a 18893i bk4: 40a 18903i bk5: 40a 18892i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.009237 
total_CMD = 18945 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 18700 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18764 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009237 
Either_Row_CoL_Bus_Util = 0.009554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0321985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18764 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00929
n_activity=384 dram_eff=0.4583
bk0: 2a 18933i bk1: 3a 18933i bk2: 43a 18920i bk3: 48a 18902i bk4: 40a 18887i bk5: 40a 18881i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.009290 
total_CMD = 18945 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 18703 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18764 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009290 
Either_Row_CoL_Bus_Util = 0.009554 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005525 
queue_avg = 0.024650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0246503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18766 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009184
n_activity=337 dram_eff=0.5163
bk0: 1a 18933i bk1: 4a 18932i bk2: 41a 18912i bk3: 48a 18898i bk4: 40a 18909i bk5: 40a 18870i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.009184 
total_CMD = 18945 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18707 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18766 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009184 
Either_Row_CoL_Bus_Util = 0.009448 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005587 
queue_avg = 0.018475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0184745
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18764 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009237
n_activity=346 dram_eff=0.5058
bk0: 2a 18932i bk1: 1a 18933i bk2: 42a 18924i bk3: 50a 18908i bk4: 40a 18906i bk5: 40a 18889i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.009237 
total_CMD = 18945 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 18708 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18764 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009237 
Either_Row_CoL_Bus_Util = 0.009554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0194247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18765 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009184
n_activity=346 dram_eff=0.5029
bk0: 2a 18932i bk1: 2a 18933i bk2: 41a 18912i bk3: 49a 18895i bk4: 40a 18905i bk5: 40a 18877i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.009184 
total_CMD = 18945 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 18715 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18765 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009184 
Either_Row_CoL_Bus_Util = 0.009501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0196358
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18766 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009237
n_activity=359 dram_eff=0.4875
bk0: 5a 18932i bk1: 2a 18932i bk2: 40a 18920i bk3: 48a 18907i bk4: 40a 18898i bk5: 40a 18872i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.009237 
total_CMD = 18945 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 18696 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18766 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009237 
Either_Row_CoL_Bus_Util = 0.009448 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.011173 
queue_avg = 0.013143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0131433
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18765 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009237
n_activity=465 dram_eff=0.3763
bk0: 4a 18932i bk1: 1a 18933i bk2: 41a 18922i bk3: 49a 18913i bk4: 40a 18914i bk5: 40a 18903i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.009237 
total_CMD = 18945 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 18704 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18765 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009237 
Either_Row_CoL_Bus_Util = 0.009501 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005556 
queue_avg = 0.006017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00601742
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18764 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009237
n_activity=414 dram_eff=0.4227
bk0: 1a 18933i bk1: 4a 18933i bk2: 42a 18916i bk3: 48a 18902i bk4: 40a 18899i bk5: 40a 18874i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.009237 
total_CMD = 18945 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 18701 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18764 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009237 
Either_Row_CoL_Bus_Util = 0.009554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0152547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18765 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009184
n_activity=424 dram_eff=0.4104
bk0: 4a 18930i bk1: 1a 18933i bk2: 40a 18918i bk3: 49a 18913i bk4: 40a 18899i bk5: 40a 18885i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.009184 
total_CMD = 18945 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 18701 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18765 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009184 
Either_Row_CoL_Bus_Util = 0.009501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0152019
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18766 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009132
n_activity=444 dram_eff=0.3896
bk0: 1a 18933i bk1: 4a 18931i bk2: 40a 18916i bk3: 48a 18916i bk4: 40a 18912i bk5: 40a 18912i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.009132 
total_CMD = 18945 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 18696 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18766 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009132 
Either_Row_CoL_Bus_Util = 0.009448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0077593
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18775 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008657
n_activity=362 dram_eff=0.453
bk0: 1a 18933i bk1: 2a 18933i bk2: 41a 18919i bk3: 40a 18911i bk4: 40a 18903i bk5: 40a 18875i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.008657 
total_CMD = 18945 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 18717 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18775 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.008657 
Either_Row_CoL_Bus_Util = 0.008973 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0236474
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18772 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008815
n_activity=303 dram_eff=0.5512
bk0: 4a 18931i bk1: 2a 18932i bk2: 41a 18916i bk3: 40a 18915i bk4: 40a 18904i bk5: 40a 18877i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.008815 
total_CMD = 18945 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 18721 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18772 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.008815 
Either_Row_CoL_Bus_Util = 0.009132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0138823
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18770 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008921
n_activity=375 dram_eff=0.4507
bk0: 2a 18932i bk1: 4a 18932i bk2: 42a 18915i bk3: 41a 18917i bk4: 40a 18898i bk5: 40a 18879i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.008921 
total_CMD = 18945 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 18702 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18770 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.008921 
Either_Row_CoL_Bus_Util = 0.009237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0196886
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18775 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008709
n_activity=370 dram_eff=0.4459
bk0: 2a 18933i bk1: 1a 18933i bk2: 40a 18913i bk3: 42a 18910i bk4: 40a 18898i bk5: 40a 18872i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.008709 
total_CMD = 18945 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 18705 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18775 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.008709 
Either_Row_CoL_Bus_Util = 0.008973 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005882 
queue_avg = 0.015360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0153603
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18766 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009184
n_activity=391 dram_eff=0.445
bk0: 3a 18933i bk1: 2a 18933i bk2: 41a 18922i bk3: 48a 18908i bk4: 40a 18911i bk5: 40a 18885i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.009184 
total_CMD = 18945 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 18697 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18766 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009184 
Either_Row_CoL_Bus_Util = 0.009448 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005587 
queue_avg = 0.016363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0163632
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18764 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00929
n_activity=339 dram_eff=0.5192
bk0: 3a 18933i bk1: 3a 18933i bk2: 40a 18913i bk3: 50a 18907i bk4: 40a 18907i bk5: 40a 18868i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.009290 
total_CMD = 18945 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 18710 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18764 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009290 
Either_Row_CoL_Bus_Util = 0.009554 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005525 
queue_avg = 0.017999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0179995
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18766 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009184
n_activity=293 dram_eff=0.5939
bk0: 3a 18933i bk1: 2a 18932i bk2: 40a 18920i bk3: 49a 18896i bk4: 40a 18894i bk5: 40a 18880i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.009184 
total_CMD = 18945 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 18722 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18766 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009184 
Either_Row_CoL_Bus_Util = 0.009448 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005587 
queue_avg = 0.014252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0142518
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18762 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009343
n_activity=392 dram_eff=0.4515
bk0: 3a 18933i bk1: 3a 18932i bk2: 43a 18919i bk3: 48a 18911i bk4: 40a 18898i bk5: 40a 18855i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.009343 
total_CMD = 18945 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 18707 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18762 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009343 
Either_Row_CoL_Bus_Util = 0.009660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0529955
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18755 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009712
n_activity=446 dram_eff=0.4126
bk0: 2a 18932i bk1: 5a 18933i bk2: 41a 18912i bk3: 48a 18903i bk4: 48a 18898i bk5: 40a 18883i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.009712 
total_CMD = 18945 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 18683 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18755 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009712 
Either_Row_CoL_Bus_Util = 0.010029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0152019
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18761 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009396
n_activity=384 dram_eff=0.4635
bk0: 2a 18931i bk1: 2a 18933i bk2: 42a 18919i bk3: 50a 18902i bk4: 42a 18896i bk5: 40a 18871i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.009396 
total_CMD = 18945 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 18707 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18761 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009396 
Either_Row_CoL_Bus_Util = 0.009712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0205859
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18759 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009501
n_activity=413 dram_eff=0.4358
bk0: 1a 18933i bk1: 2a 18933i bk2: 41a 18923i bk3: 48a 18904i bk4: 48a 18890i bk5: 40a 18857i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.009501 
total_CMD = 18945 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 18694 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18759 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009501 
Either_Row_CoL_Bus_Util = 0.009818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0248614
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18758 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009554
n_activity=394 dram_eff=0.4594
bk0: 4a 18932i bk1: 1a 18933i bk2: 40a 18924i bk3: 48a 18907i bk4: 48a 18889i bk5: 40a 18861i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.009554 
total_CMD = 18945 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 18699 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18758 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009554 
Either_Row_CoL_Bus_Util = 0.009871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0340987
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18760 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009554
n_activity=349 dram_eff=0.5186
bk0: 2a 18933i bk1: 1a 18932i bk2: 41a 18917i bk3: 49a 18900i bk4: 48a 18894i bk5: 40a 18862i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.009554 
total_CMD = 18945 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 18708 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18760 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009554 
Either_Row_CoL_Bus_Util = 0.009765 
Issued_on_Two_Bus_Simul_Util = 0.000106 
issued_two_Eff = 0.010811 
queue_avg = 0.026973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0269728
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18756 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00966
n_activity=365 dram_eff=0.5014
bk0: 2a 18933i bk1: 4a 18931i bk2: 41a 18923i bk3: 48a 18906i bk4: 48a 18903i bk5: 40a 18857i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.009660 
total_CMD = 18945 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 18688 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18756 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009660 
Either_Row_CoL_Bus_Util = 0.009976 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0300343
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18758 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009554
n_activity=341 dram_eff=0.5308
bk0: 2a 18933i bk1: 1a 18933i bk2: 41a 18920i bk3: 49a 18905i bk4: 48a 18891i bk5: 40a 18881i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.009554 
total_CMD = 18945 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 18695 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18758 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009554 
Either_Row_CoL_Bus_Util = 0.009871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0185801
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18757 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009607
n_activity=383 dram_eff=0.4752
bk0: 2a 18931i bk1: 4a 18932i bk2: 40a 18917i bk3: 48a 18900i bk4: 48a 18891i bk5: 40a 18893i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.009607 
total_CMD = 18945 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 18695 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18757 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009607 
Either_Row_CoL_Bus_Util = 0.009923 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0133544
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18758 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009554
n_activity=367 dram_eff=0.4932
bk0: 1a 18933i bk1: 2a 18931i bk2: 41a 18912i bk3: 49a 18909i bk4: 48a 18901i bk5: 40a 18870i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.009554 
total_CMD = 18945 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 18690 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18758 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009554 
Either_Row_CoL_Bus_Util = 0.009871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0308261
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18757 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009607
n_activity=329 dram_eff=0.5532
bk0: 4a 18929i bk1: 1a 18931i bk2: 41a 18920i bk3: 48a 18907i bk4: 48a 18893i bk5: 40a 18867i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.009607 
total_CMD = 18945 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 18717 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18757 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009607 
Either_Row_CoL_Bus_Util = 0.009923 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0305622
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18753 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009871
n_activity=398 dram_eff=0.4698
bk0: 4a 18932i bk1: 5a 18930i bk2: 42a 18911i bk3: 48a 18906i bk4: 48a 18887i bk5: 40a 18873i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.009871 
total_CMD = 18945 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 18683 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18753 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009871 
Either_Row_CoL_Bus_Util = 0.010135 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005208 
queue_avg = 0.049670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0496701
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18945 n_nop=18759 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009554
n_activity=396 dram_eff=0.4571
bk0: 1a 18933i bk1: 2a 18933i bk2: 40a 18905i bk3: 50a 18905i bk4: 48a 18895i bk5: 40a 18889i bk6: 0a 18945i bk7: 0a 18945i bk8: 0a 18945i bk9: 0a 18945i bk10: 0a 18945i bk11: 0a 18945i bk12: 0a 18945i bk13: 0a 18945i bk14: 0a 18945i bk15: 0a 18945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.009554 
total_CMD = 18945 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 18691 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18945 
n_nop = 18759 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000317 
CoL_Bus_Util = 0.009554 
Either_Row_CoL_Bus_Util = 0.009818 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005376 
queue_avg = 0.019477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0194774

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 1068, Miss = 92, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 990, Miss = 86, Miss_rate = 0.087, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 1060, Miss = 90, Miss_rate = 0.085, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 1096, Miss = 94, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 1120, Miss = 92, Miss_rate = 0.082, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 1228, Miss = 96, Miss_rate = 0.078, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 1228, Miss = 96, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 1108, Miss = 94, Miss_rate = 0.085, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 1167, Miss = 94, Miss_rate = 0.081, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 1082, Miss = 92, Miss_rate = 0.085, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 1080, Miss = 92, Miss_rate = 0.085, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 1060, Miss = 90, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 1096, Miss = 94, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 1096, Miss = 94, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 1060, Miss = 90, Miss_rate = 0.085, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 1124, Miss = 96, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 1172, Miss = 104, Miss_rate = 0.089, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 1164, Miss = 100, Miss_rate = 0.086, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 1136, Miss = 100, Miss_rate = 0.088, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 1116, Miss = 100, Miss_rate = 0.090, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 1160, Miss = 100, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 1188, Miss = 102, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 1160, Miss = 100, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 1188, Miss = 102, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 1004, Miss = 86, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 1160, Miss = 100, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 1032, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 1160, Miss = 100, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 1060, Miss = 90, Miss_rate = 0.085, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 1272, Miss = 108, Miss_rate = 0.085, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 976, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 1188, Miss = 102, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 68519
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0853
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48591
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=68519
icnt_total_pkts_simt_to_mem=68519
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68519
Req_Network_cycles = 25230
Req_Network_injected_packets_per_cycle =       2.7158 
Req_Network_conflicts_per_cycle =       2.3030
Req_Network_conflicts_per_cycle_util =      21.8683
Req_Bank_Level_Parallism =      25.7881
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5861
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0593

Reply_Network_injected_packets_num = 68519
Reply_Network_cycles = 25230
Reply_Network_injected_packets_per_cycle =        2.7158
Reply_Network_conflicts_per_cycle =        2.1941
Reply_Network_conflicts_per_cycle_util =      18.5447
Reply_Bank_Level_Parallism =      22.9544
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4163
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0339
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 30 sec (210 sec)
gpgpu_simulation_rate = 11975 (inst/sec)
gpgpu_simulation_rate = 120 (cycle/sec)
gpgpu_silicon_slowdown = 9433333x
Processing kernel ./traces/kernel-5.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 180 bind to kernel 5 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x245957b0, kernel=0x7c362710
thread block = 0,0,0
GPGPU-Sim uArch: Shader 188 bind to kernel 5 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x25d98770, kernel=0x7c362710
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5742
gpu_sim_insn = 8813
gpu_ipc =       1.5348
gpu_tot_sim_cycle = 30972
gpu_tot_sim_insn = 2523573
gpu_tot_ipc =      81.4792
gpu_tot_issued_cta = 344
gpu_occupancy = 5.3257% 
gpu_tot_occupancy = 10.9209% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0718
partiton_level_parallism_total  =       2.2256
partiton_level_parallism_util =       1.5846
partiton_level_parallism_util_total  =      23.5984
L2_BW  =       2.5991 GB/Sec
L2_BW_total  =      80.6198 GB/Sec
gpu_total_sim_rate=10216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1960, Miss = 907, Miss_rate = 0.463, Pending_hits = 893, Reservation_fails = 364
	L1D_cache_core[1]: Access = 1861, Miss = 809, Miss_rate = 0.435, Pending_hits = 892, Reservation_fails = 444
	L1D_cache_core[2]: Access = 2115, Miss = 799, Miss_rate = 0.378, Pending_hits = 1105, Reservation_fails = 375
	L1D_cache_core[3]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 397
	L1D_cache_core[4]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 491
	L1D_cache_core[5]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 423
	L1D_cache_core[6]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 442
	L1D_cache_core[7]: Access = 2115, Miss = 800, Miss_rate = 0.378, Pending_hits = 1104, Reservation_fails = 384
	L1D_cache_core[8]: Access = 2059, Miss = 778, Miss_rate = 0.378, Pending_hits = 1076, Reservation_fails = 467
	L1D_cache_core[9]: Access = 2082, Miss = 783, Miss_rate = 0.376, Pending_hits = 1104, Reservation_fails = 431
	L1D_cache_core[10]: Access = 2002, Miss = 752, Miss_rate = 0.376, Pending_hits = 1063, Reservation_fails = 404
	L1D_cache_core[11]: Access = 1950, Miss = 894, Miss_rate = 0.458, Pending_hits = 893, Reservation_fails = 436
	L1D_cache_core[12]: Access = 1825, Miss = 785, Miss_rate = 0.430, Pending_hits = 879, Reservation_fails = 394
	L1D_cache_core[13]: Access = 2171, Miss = 819, Miss_rate = 0.377, Pending_hits = 1122, Reservation_fails = 512
	L1D_cache_core[14]: Access = 2144, Miss = 810, Miss_rate = 0.378, Pending_hits = 1108, Reservation_fails = 490
	L1D_cache_core[15]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 526
	L1D_cache_core[16]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 455
	L1D_cache_core[17]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 432
	L1D_cache_core[18]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 497
	L1D_cache_core[19]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 391
	L1D_cache_core[20]: Access = 2148, Miss = 816, Miss_rate = 0.380, Pending_hits = 1121, Reservation_fails = 528
	L1D_cache_core[21]: Access = 2096, Miss = 796, Miss_rate = 0.380, Pending_hits = 1093, Reservation_fails = 573
	L1D_cache_core[22]: Access = 1983, Miss = 911, Miss_rate = 0.459, Pending_hits = 893, Reservation_fails = 534
	L1D_cache_core[23]: Access = 1824, Miss = 787, Miss_rate = 0.431, Pending_hits = 864, Reservation_fails = 380
	L1D_cache_core[24]: Access = 1723, Miss = 654, Miss_rate = 0.380, Pending_hits = 890, Reservation_fails = 403
	L1D_cache_core[25]: Access = 1639, Miss = 622, Miss_rate = 0.379, Pending_hits = 849, Reservation_fails = 319
	L1D_cache_core[26]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 461
	L1D_cache_core[27]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 388
	L1D_cache_core[28]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 426
	L1D_cache_core[29]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 400
	L1D_cache_core[30]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 350
	L1D_cache_core[31]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 314
	L1D_cache_core[32]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 393
	L1D_cache_core[33]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 359
	L1D_cache_core[34]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 383
	L1D_cache_core[35]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 431
	L1D_cache_core[36]: Access = 1644, Miss = 628, Miss_rate = 0.382, Pending_hits = 862, Reservation_fails = 290
	L1D_cache_core[37]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 427
	L1D_cache_core[38]: Access = 1620, Miss = 619, Miss_rate = 0.382, Pending_hits = 849, Reservation_fails = 288
	L1D_cache_core[39]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 376
	L1D_cache_core[40]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 300
	L1D_cache_core[41]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 375
	L1D_cache_core[42]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 418
	L1D_cache_core[43]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 316
	L1D_cache_core[44]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 357
	L1D_cache_core[45]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 313
	L1D_cache_core[46]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 374
	L1D_cache_core[47]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 889, Reservation_fails = 308
	L1D_cache_core[48]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 335
	L1D_cache_core[49]: Access = 1644, Miss = 628, Miss_rate = 0.382, Pending_hits = 862, Reservation_fails = 281
	L1D_cache_core[50]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 363
	L1D_cache_core[51]: Access = 1620, Miss = 619, Miss_rate = 0.382, Pending_hits = 849, Reservation_fails = 285
	L1D_cache_core[52]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 402
	L1D_cache_core[53]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 316
	L1D_cache_core[54]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 341
	L1D_cache_core[55]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 407
	L1D_cache_core[56]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 389
	L1D_cache_core[57]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 355
	L1D_cache_core[58]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 342
	L1D_cache_core[59]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 427
	L1D_cache_core[60]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 344
	L1D_cache_core[61]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 383
	L1D_cache_core[62]: Access = 1644, Miss = 628, Miss_rate = 0.382, Pending_hits = 862, Reservation_fails = 294
	L1D_cache_core[63]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 313
	L1D_cache_core[64]: Access = 1620, Miss = 619, Miss_rate = 0.382, Pending_hits = 849, Reservation_fails = 305
	L1D_cache_core[65]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 322
	L1D_cache_core[66]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 323
	L1D_cache_core[67]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 309
	L1D_cache_core[68]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 411
	L1D_cache_core[69]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 306
	L1D_cache_core[70]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 313
	L1D_cache_core[71]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 321
	L1D_cache_core[72]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 346
	L1D_cache_core[73]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 325
	L1D_cache_core[74]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 306
	L1D_cache_core[75]: Access = 1644, Miss = 628, Miss_rate = 0.382, Pending_hits = 862, Reservation_fails = 412
	L1D_cache_core[76]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 381
	L1D_cache_core[77]: Access = 1620, Miss = 619, Miss_rate = 0.382, Pending_hits = 849, Reservation_fails = 332
	L1D_cache_core[78]: Access = 1700, Miss = 650, Miss_rate = 0.382, Pending_hits = 890, Reservation_fails = 389
	L1D_cache_core[79]: Access = 1676, Miss = 641, Miss_rate = 0.382, Pending_hits = 877, Reservation_fails = 359
	L1D_total_cache_accesses = 144033
	L1D_total_cache_misses = 55645
	L1D_total_cache_miss_rate = 0.3863
	L1D_total_cache_pending_hits = 74688
	L1D_total_cache_reservation_fails = 30576
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74688
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 169925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48796

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1954
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28622
ctas_completed 344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 2816960
gpgpu_n_tot_w_icount = 88030
gpgpu_n_stall_shd_mem = 64891
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20135
gpgpu_n_mem_write_global = 48796
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259569
gpgpu_n_store_insn = 86729
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 60391
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59933	W0_Idle:702604	W0_Scoreboard:1013388	W1:148	W2:178	W3:0	W4:104	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:34	W14:62	W15:45	W16:468	W17:1	W18:1	W19:1	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:74335
single_issue_nums: WS0:22252	WS1:21992	WS2:21992	WS3:21794	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 161080 {8:20135,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1951840 {40:48796,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 805400 {40:20135,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 390368 {8:48796,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 356 
avg_icnt2mem_latency = 145 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19068 	41189 	8653 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3701 	13288 	18275 	23638 	9987 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22314 	14454 	14126 	12298 	5202 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9514      9597      4330      4223      4315      4074    none      none      none      none      none      none      none      none      none      none  
dram[1]:       8432      8412      4102      4162      3999      3952    none      none      none      none      none      none      none      none      none      none  
dram[2]:       7589      9465      4105      4137      4127      4131    none      none      none      none      none      none      none      none      none      none  
dram[3]:       8453      9566      4539      4172      4144      4072    none      none      none      none      none      none      none      none      none      none  
dram[4]:       9941      8998      4273      4518      4191      4140    none      none      none      none      none      none      none      none      none      none  
dram[5]:       8024     11611      4329      4423      4147      3990    none      none      none      none      none      none      none      none      none      none  
dram[6]:       8570      9165      4168      4881      3995      3994    none      none      none      none      none      none      none      none      none      none  
dram[7]:       9106      8287      4090      4835      4102      4031    none      none      none      none      none      none      none      none      none      none  
dram[8]:       9359      7372      4574      5188      4261      4336    none      none      none      none      none      none      none      none      none      none  
dram[9]:      10449     10001      4361      4859      4257      4366    none      none      none      none      none      none      none      none      none      none  
dram[10]:       9819      7382      4233      4959      4364      4121    none      none      none      none      none      none      none      none      none      none  
dram[11]:       8085      9505      4239      4843      4095      4152    none      none      none      none      none      none      none      none      none      none  
dram[12]:       9663      8560      4231      4257      4228      4145    none      none      none      none      none      none      none      none      none      none  
dram[13]:       8774      8622      4177      4073      4003      4030    none      none      none      none      none      none      none      none      none      none  
dram[14]:      10345     10374      4492      4405      4204      4265    none      none      none      none      none      none      none      none      none      none  
dram[15]:       8415      8143      3995      4329      4304      4016    none      none      none      none      none      none      none      none      none      none  
dram[16]:       9967      9136      4224      4217      4209      4073    none      none      none      none      none      none      none      none      none      none  
dram[17]:       9614      9903      4304      4376      4116      4149    none      none      none      none      none      none      none      none      none      none  
dram[18]:       8448      8488      4041      4143      4094      4074    none      none      none      none      none      none      none      none      none      none  
dram[19]:       9407      9568      4512      4169      4230      4162    none      none      none      none      none      none      none      none      none      none  
dram[20]:       8321     10499      4250      4109      3684      4178    none      none      none      none      none      none      none      none      none      none  
dram[21]:       9081      8742      4231      4331      4066      3986    none      none      none      none      none      none      none      none      none      none  
dram[22]:       8225      8434      4135      4106      3820      3877    none      none      none      none      none      none      none      none      none      none  
dram[23]:       9279     10409      4119      4188      3799      4187    none      none      none      none      none      none      none      none      none      none  
dram[24]:       8531     10100      4136      4151      4017      4017    none      none      none      none      none      none      none      none      none      none  
dram[25]:       8611      9397      4220      4174      4091      4236    none      none      none      none      none      none      none      none      none      none  
dram[26]:       8552      9837      4104      4234      3989      4100    none      none      none      none      none      none      none      none      none      none  
dram[27]:       8823      9850      4144      4165      4085      3924    none      none      none      none      none      none      none      none      none      none  
dram[28]:       9839      8220      4264      4187      4013      4058    none      none      none      none      none      none      none      none      none      none  
dram[29]:       8782      7925      4114      4110      3910      4017    none      none      none      none      none      none      none      none      none      none  
dram[30]:       9697     10579      4600      4359      4220      4270    none      none      none      none      none      none      none      none      none      none  
dram[31]:      11376      7730      4153      4348      4088      4245    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       394       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       643       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       395       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        364       478       639       643       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       682       660       674         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23074 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007568
n_activity=420 dram_eff=0.419
bk0: 3a 23244i bk1: 3a 23244i bk2: 41a 23231i bk3: 49a 23219i bk4: 40a 23207i bk5: 40a 23191i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.007568 
total_CMD = 23256 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 23008 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23074 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007568 
Either_Row_CoL_Bus_Util = 0.007826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0175869
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23078 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007396
n_activity=368 dram_eff=0.4674
bk0: 1a 23244i bk1: 3a 23244i bk2: 40a 23225i bk3: 48a 23212i bk4: 40a 23196i bk5: 40a 23193i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.007396 
total_CMD = 23256 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 23019 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23078 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007396 
Either_Row_CoL_Bus_Util = 0.007654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0154799
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23075 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007525
n_activity=403 dram_eff=0.4342
bk0: 3a 23243i bk1: 3a 23243i bk2: 40a 23223i bk3: 49a 23204i bk4: 40a 23214i bk5: 40a 23203i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.007525 
total_CMD = 23256 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 23011 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23075 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007525 
Either_Row_CoL_Bus_Util = 0.007783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0262298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23075 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007568
n_activity=384 dram_eff=0.4583
bk0: 2a 23244i bk1: 3a 23244i bk2: 43a 23231i bk3: 48a 23213i bk4: 40a 23198i bk5: 40a 23192i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.007568 
total_CMD = 23256 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 23014 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23075 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007568 
Either_Row_CoL_Bus_Util = 0.007783 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005525 
queue_avg = 0.020081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0200808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23077 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007482
n_activity=337 dram_eff=0.5163
bk0: 1a 23244i bk1: 4a 23243i bk2: 41a 23223i bk3: 48a 23209i bk4: 40a 23220i bk5: 40a 23181i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.007482 
total_CMD = 23256 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 23018 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23077 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007482 
Either_Row_CoL_Bus_Util = 0.007697 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005587 
queue_avg = 0.015050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0150499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23075 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007525
n_activity=346 dram_eff=0.5058
bk0: 2a 23243i bk1: 1a 23244i bk2: 42a 23235i bk3: 50a 23219i bk4: 40a 23217i bk5: 40a 23200i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.007525 
total_CMD = 23256 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 23019 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23075 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007525 
Either_Row_CoL_Bus_Util = 0.007783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0158239
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23076 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007482
n_activity=346 dram_eff=0.5029
bk0: 2a 23243i bk1: 2a 23244i bk2: 41a 23223i bk3: 49a 23206i bk4: 40a 23216i bk5: 40a 23188i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.007482 
total_CMD = 23256 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 23026 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23076 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007482 
Either_Row_CoL_Bus_Util = 0.007740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0159959
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23077 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007525
n_activity=359 dram_eff=0.4875
bk0: 5a 23243i bk1: 2a 23243i bk2: 40a 23231i bk3: 48a 23218i bk4: 40a 23209i bk5: 40a 23183i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.007525 
total_CMD = 23256 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 23007 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23077 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007525 
Either_Row_CoL_Bus_Util = 0.007697 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.011173 
queue_avg = 0.010707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0107069
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23076 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007525
n_activity=465 dram_eff=0.3763
bk0: 4a 23243i bk1: 1a 23244i bk2: 41a 23233i bk3: 49a 23224i bk4: 40a 23225i bk5: 40a 23214i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.007525 
total_CMD = 23256 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 23015 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23076 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007525 
Either_Row_CoL_Bus_Util = 0.007740 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005556 
queue_avg = 0.004902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00490196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23075 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007525
n_activity=414 dram_eff=0.4227
bk0: 1a 23244i bk1: 4a 23244i bk2: 42a 23227i bk3: 48a 23213i bk4: 40a 23210i bk5: 40a 23185i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.007525 
total_CMD = 23256 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 23012 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23075 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007525 
Either_Row_CoL_Bus_Util = 0.007783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0124269
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23076 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007482
n_activity=424 dram_eff=0.4104
bk0: 4a 23241i bk1: 1a 23244i bk2: 40a 23229i bk3: 49a 23224i bk4: 40a 23210i bk5: 40a 23196i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.007482 
total_CMD = 23256 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 23012 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23076 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007482 
Either_Row_CoL_Bus_Util = 0.007740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0123839
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23077 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007439
n_activity=444 dram_eff=0.3896
bk0: 1a 23244i bk1: 4a 23242i bk2: 40a 23227i bk3: 48a 23227i bk4: 40a 23223i bk5: 40a 23223i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.007439 
total_CMD = 23256 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 23007 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23077 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007439 
Either_Row_CoL_Bus_Util = 0.007697 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00632095
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23086 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007052
n_activity=362 dram_eff=0.453
bk0: 1a 23244i bk1: 2a 23244i bk2: 41a 23230i bk3: 40a 23222i bk4: 40a 23214i bk5: 40a 23186i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.007052 
total_CMD = 23256 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 23028 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23086 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007052 
Either_Row_CoL_Bus_Util = 0.007310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0192638
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23083 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007181
n_activity=303 dram_eff=0.5512
bk0: 4a 23242i bk1: 2a 23243i bk2: 41a 23227i bk3: 40a 23226i bk4: 40a 23215i bk5: 40a 23188i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.007181 
total_CMD = 23256 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 23032 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23083 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007181 
Either_Row_CoL_Bus_Util = 0.007439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0113089
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23081 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007267
n_activity=375 dram_eff=0.4507
bk0: 2a 23243i bk1: 4a 23243i bk2: 42a 23226i bk3: 41a 23228i bk4: 40a 23209i bk5: 40a 23190i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.007267 
total_CMD = 23256 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 23013 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23081 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007267 
Either_Row_CoL_Bus_Util = 0.007525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0160389
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23086 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007095
n_activity=370 dram_eff=0.4459
bk0: 2a 23244i bk1: 1a 23244i bk2: 40a 23224i bk3: 42a 23221i bk4: 40a 23209i bk5: 40a 23183i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.007095 
total_CMD = 23256 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 23016 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23086 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007095 
Either_Row_CoL_Bus_Util = 0.007310 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005882 
queue_avg = 0.012513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0125129
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23077 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007482
n_activity=391 dram_eff=0.445
bk0: 3a 23244i bk1: 2a 23244i bk2: 41a 23233i bk3: 48a 23219i bk4: 40a 23222i bk5: 40a 23196i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.007482 
total_CMD = 23256 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 23008 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23077 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007482 
Either_Row_CoL_Bus_Util = 0.007697 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005587 
queue_avg = 0.013330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0133299
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23075 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007568
n_activity=339 dram_eff=0.5192
bk0: 3a 23244i bk1: 3a 23244i bk2: 40a 23224i bk3: 50a 23218i bk4: 40a 23218i bk5: 40a 23179i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.007568 
total_CMD = 23256 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 23021 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23075 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007568 
Either_Row_CoL_Bus_Util = 0.007783 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005525 
queue_avg = 0.014663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0146629
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23077 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007482
n_activity=293 dram_eff=0.5939
bk0: 3a 23244i bk1: 2a 23243i bk2: 40a 23231i bk3: 49a 23207i bk4: 40a 23205i bk5: 40a 23191i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.007482 
total_CMD = 23256 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 23033 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23077 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007482 
Either_Row_CoL_Bus_Util = 0.007697 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005587 
queue_avg = 0.011610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0116099
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23073 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007611
n_activity=392 dram_eff=0.4515
bk0: 3a 23244i bk1: 3a 23243i bk2: 43a 23230i bk3: 48a 23222i bk4: 40a 23209i bk5: 40a 23166i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.007611 
total_CMD = 23256 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 23018 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23073 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007611 
Either_Row_CoL_Bus_Util = 0.007869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0431717
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23066 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007912
n_activity=446 dram_eff=0.4126
bk0: 2a 23243i bk1: 5a 23244i bk2: 41a 23223i bk3: 48a 23214i bk4: 48a 23209i bk5: 40a 23194i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.007912 
total_CMD = 23256 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 22994 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23066 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007912 
Either_Row_CoL_Bus_Util = 0.008170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0123839
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23072 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007654
n_activity=384 dram_eff=0.4635
bk0: 2a 23242i bk1: 2a 23244i bk2: 42a 23230i bk3: 50a 23213i bk4: 42a 23207i bk5: 40a 23182i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.007654 
total_CMD = 23256 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 23018 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23072 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007654 
Either_Row_CoL_Bus_Util = 0.007912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0167699
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23070 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00774
n_activity=413 dram_eff=0.4358
bk0: 1a 23244i bk1: 2a 23244i bk2: 41a 23234i bk3: 48a 23215i bk4: 48a 23201i bk5: 40a 23168i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.007740 
total_CMD = 23256 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 23005 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23070 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007740 
Either_Row_CoL_Bus_Util = 0.007998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0202528
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23069 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007783
n_activity=394 dram_eff=0.4594
bk0: 4a 23243i bk1: 1a 23244i bk2: 40a 23235i bk3: 48a 23218i bk4: 48a 23200i bk5: 40a 23172i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.007783 
total_CMD = 23256 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 23010 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23069 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007783 
Either_Row_CoL_Bus_Util = 0.008041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0277778
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23071 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007783
n_activity=349 dram_eff=0.5186
bk0: 2a 23244i bk1: 1a 23243i bk2: 41a 23228i bk3: 49a 23211i bk4: 48a 23205i bk5: 40a 23173i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.007783 
total_CMD = 23256 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 23019 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23071 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007783 
Either_Row_CoL_Bus_Util = 0.007955 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.010811 
queue_avg = 0.021973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0219728
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23067 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007869
n_activity=365 dram_eff=0.5014
bk0: 2a 23244i bk1: 4a 23242i bk2: 41a 23234i bk3: 48a 23217i bk4: 48a 23214i bk5: 40a 23168i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.007869 
total_CMD = 23256 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 22999 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23067 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007869 
Either_Row_CoL_Bus_Util = 0.008127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0244668
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23069 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007783
n_activity=341 dram_eff=0.5308
bk0: 2a 23244i bk1: 1a 23244i bk2: 41a 23231i bk3: 49a 23216i bk4: 48a 23202i bk5: 40a 23192i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.007783 
total_CMD = 23256 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 23006 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23069 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007783 
Either_Row_CoL_Bus_Util = 0.008041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0151359
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23068 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007826
n_activity=383 dram_eff=0.4752
bk0: 2a 23242i bk1: 4a 23243i bk2: 40a 23228i bk3: 48a 23211i bk4: 48a 23202i bk5: 40a 23204i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.007826 
total_CMD = 23256 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 23006 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23068 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007826 
Either_Row_CoL_Bus_Util = 0.008084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0108789
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23069 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007783
n_activity=367 dram_eff=0.4932
bk0: 1a 23244i bk1: 2a 23242i bk2: 41a 23223i bk3: 49a 23220i bk4: 48a 23212i bk5: 40a 23181i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.007783 
total_CMD = 23256 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 23001 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23069 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007783 
Either_Row_CoL_Bus_Util = 0.008041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0251118
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23068 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007826
n_activity=329 dram_eff=0.5532
bk0: 4a 23240i bk1: 1a 23242i bk2: 41a 23231i bk3: 48a 23218i bk4: 48a 23204i bk5: 40a 23178i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.007826 
total_CMD = 23256 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 23028 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23068 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007826 
Either_Row_CoL_Bus_Util = 0.008084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248968
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23064 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008041
n_activity=398 dram_eff=0.4698
bk0: 4a 23243i bk1: 5a 23241i bk2: 42a 23222i bk3: 48a 23217i bk4: 48a 23198i bk5: 40a 23184i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.008041 
total_CMD = 23256 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 22994 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23064 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.008041 
Either_Row_CoL_Bus_Util = 0.008256 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005208 
queue_avg = 0.040463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0404627
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23256 n_nop=23070 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007783
n_activity=396 dram_eff=0.4571
bk0: 1a 23244i bk1: 2a 23244i bk2: 40a 23216i bk3: 50a 23216i bk4: 48a 23206i bk5: 40a 23200i bk6: 0a 23256i bk7: 0a 23256i bk8: 0a 23256i bk9: 0a 23256i bk10: 0a 23256i bk11: 0a 23256i bk12: 0a 23256i bk13: 0a 23256i bk14: 0a 23256i bk15: 0a 23256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.007783 
total_CMD = 23256 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 23002 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23256 
n_nop = 23070 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.007783 
Either_Row_CoL_Bus_Util = 0.007998 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005376 
queue_avg = 0.015867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0158669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1040, Miss = 88, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 1129, Miss = 96, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 981, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 1073, Miss = 92, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 995, Miss = 86, Miss_rate = 0.086, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 1132, Miss = 96, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 1067, Miss = 90, Miss_rate = 0.084, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 1104, Miss = 94, Miss_rate = 0.085, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 1128, Miss = 92, Miss_rate = 0.082, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 1129, Miss = 96, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 982, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 1236, Miss = 96, Miss_rate = 0.078, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 1009, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 1235, Miss = 96, Miss_rate = 0.078, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 1115, Miss = 94, Miss_rate = 0.084, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 1041, Miss = 88, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 1175, Miss = 94, Miss_rate = 0.080, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 1086, Miss = 92, Miss_rate = 0.085, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 1085, Miss = 92, Miss_rate = 0.085, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 981, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 982, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 1038, Miss = 88, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 1009, Miss = 86, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 1038, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 1068, Miss = 90, Miss_rate = 0.084, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 982, Miss = 84, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 1009, Miss = 86, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 1011, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 1102, Miss = 94, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 1037, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 1131, Miss = 96, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 1011, Miss = 86, Miss_rate = 0.085, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 1103, Miss = 94, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 1067, Miss = 90, Miss_rate = 0.084, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 1130, Miss = 96, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 1180, Miss = 104, Miss_rate = 0.088, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 1173, Miss = 100, Miss_rate = 0.085, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 982, Miss = 84, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 1141, Miss = 100, Miss_rate = 0.088, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 1122, Miss = 100, Miss_rate = 0.089, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 1009, Miss = 86, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 1166, Miss = 100, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 1196, Miss = 102, Miss_rate = 0.085, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 1166, Miss = 100, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 1194, Miss = 102, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 1010, Miss = 86, Miss_rate = 0.085, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 1165, Miss = 100, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 1039, Miss = 88, Miss_rate = 0.085, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 1165, Miss = 100, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 1067, Miss = 90, Miss_rate = 0.084, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 1280, Miss = 108, Miss_rate = 0.084, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 984, Miss = 84, Miss_rate = 0.085, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 1196, Miss = 102, Miss_rate = 0.085, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 68931
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0848
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48796
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=68931
icnt_total_pkts_simt_to_mem=68931
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68931
Req_Network_cycles = 30972
Req_Network_injected_packets_per_cycle =       2.2256 
Req_Network_conflicts_per_cycle =       1.8762
Req_Network_conflicts_per_cycle_util =      19.9208
Req_Bank_Level_Parallism =      23.6308
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9213
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0485

Reply_Network_injected_packets_num = 68931
Reply_Network_cycles = 30972
Reply_Network_injected_packets_per_cycle =        2.2256
Reply_Network_conflicts_per_cycle =        1.7938
Reply_Network_conflicts_per_cycle_util =      17.1103
Reply_Bank_Level_Parallism =      21.2291
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3392
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0278
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 7 sec (247 sec)
gpgpu_simulation_rate = 10216 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 9056000x
Processing kernel ./traces/kernel-6.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 6
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 196 bind to kernel 6 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x2759b730, kernel=0x7cd00130
thread block = 0,0,0
GPGPU-Sim uArch: Shader 204 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x28d9e6f0, kernel=0x7cd00130
thread block = 1,0,0
GPGPU-Sim uArch: Shader 212 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a5a16b0, kernel=0x7cd00130
thread block = 2,0,0
GPGPU-Sim uArch: Shader 220 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2bda4670, kernel=0x7cd00130
thread block = 3,0,0
GPGPU-Sim uArch: Shader 228 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d5a7630, kernel=0x7cd00130
thread block = 4,0,0
GPGPU-Sim uArch: Shader 236 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2edaa5f0, kernel=0x7cd00130
thread block = 5,0,0
GPGPU-Sim uArch: Shader 244 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x305ad5b0, kernel=0x7cd00130
thread block = 6,0,0
GPGPU-Sim uArch: Shader 252 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31db0570, kernel=0x7cd00130
thread block = 7,0,0
GPGPU-Sim uArch: Shader 260 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x335b3530, kernel=0x7cd00130
thread block = 8,0,0
GPGPU-Sim uArch: Shader 268 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34db64f0, kernel=0x7cd00130
thread block = 9,0,0
GPGPU-Sim uArch: Shader 276 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x365b94b0, kernel=0x7cd00130
thread block = 10,0,0
GPGPU-Sim uArch: Shader 284 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x37dbc470, kernel=0x7cd00130
thread block = 11,0,0
GPGPU-Sim uArch: Shader 292 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x395bf430, kernel=0x7cd00130
thread block = 12,0,0
GPGPU-Sim uArch: Shader 300 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3adc23f0, kernel=0x7cd00130
thread block = 0,1,0
GPGPU-Sim uArch: Shader 308 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c5c53b0, kernel=0x7cd00130
thread block = 1,1,0
GPGPU-Sim uArch: Shader 316 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3ddc8370, kernel=0x7cd00130
thread block = 2,1,0
GPGPU-Sim uArch: Shader 324 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f5cb330, kernel=0x7cd00130
thread block = 3,1,0
GPGPU-Sim uArch: Shader 332 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40dce2f0, kernel=0x7cd00130
thread block = 4,1,0
GPGPU-Sim uArch: Shader 340 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x425d12b0, kernel=0x7cd00130
thread block = 5,1,0
GPGPU-Sim uArch: Shader 348 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43dd4270, kernel=0x7cd00130
thread block = 6,1,0
GPGPU-Sim uArch: Shader 356 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x455d7230, kernel=0x7cd00130
thread block = 7,1,0
GPGPU-Sim uArch: Shader 364 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46dda1f0, kernel=0x7cd00130
thread block = 8,1,0
GPGPU-Sim uArch: Shader 372 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x485dd1b0, kernel=0x7cd00130
thread block = 9,1,0
GPGPU-Sim uArch: Shader 380 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x49de0170, kernel=0x7cd00130
thread block = 10,1,0
GPGPU-Sim uArch: Shader 388 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b5e3130, kernel=0x7cd00130
thread block = 11,1,0
GPGPU-Sim uArch: Shader 396 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4cde60f0, kernel=0x7cd00130
thread block = 12,1,0
GPGPU-Sim uArch: Shader 404 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e5e90b0, kernel=0x7cd00130
thread block = 0,2,0
GPGPU-Sim uArch: Shader 412 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4fdec070, kernel=0x7cd00130
thread block = 1,2,0
GPGPU-Sim uArch: Shader 420 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x515ef030, kernel=0x7cd00130
thread block = 2,2,0
GPGPU-Sim uArch: Shader 428 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x52df1ff0, kernel=0x7cd00130
thread block = 3,2,0
GPGPU-Sim uArch: Shader 436 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x545f4fb0, kernel=0x7cd00130
thread block = 4,2,0
GPGPU-Sim uArch: Shader 444 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55df7f70, kernel=0x7cd00130
thread block = 5,2,0
GPGPU-Sim uArch: Shader 452 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x575faf30, kernel=0x7cd00130
thread block = 6,2,0
GPGPU-Sim uArch: Shader 460 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x58dfdef0, kernel=0x7cd00130
thread block = 7,2,0
GPGPU-Sim uArch: Shader 468 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a600eb0, kernel=0x7cd00130
thread block = 8,2,0
GPGPU-Sim uArch: Shader 476 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5be03e70, kernel=0x7cd00130
thread block = 9,2,0
GPGPU-Sim uArch: Shader 484 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d606e30, kernel=0x7cd00130
thread block = 10,2,0
GPGPU-Sim uArch: Shader 492 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ee09df0, kernel=0x7cd00130
thread block = 11,2,0
GPGPU-Sim uArch: Shader 500 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6060cdb0, kernel=0x7cd00130
thread block = 12,2,0
GPGPU-Sim uArch: Shader 508 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x61e0fd70, kernel=0x7cd00130
thread block = 0,3,0
GPGPU-Sim uArch: Shader 516 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63612d30, kernel=0x7cd00130
thread block = 1,3,0
GPGPU-Sim uArch: Shader 524 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64e15cf0, kernel=0x7cd00130
thread block = 2,3,0
GPGPU-Sim uArch: Shader 532 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66618cb0, kernel=0x7cd00130
thread block = 3,3,0
GPGPU-Sim uArch: Shader 540 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67e1bc70, kernel=0x7cd00130
thread block = 4,3,0
GPGPU-Sim uArch: Shader 548 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6961ec30, kernel=0x7cd00130
thread block = 5,3,0
GPGPU-Sim uArch: Shader 556 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ae21bf0, kernel=0x7cd00130
thread block = 6,3,0
GPGPU-Sim uArch: Shader 564 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c624bb0, kernel=0x7cd00130
thread block = 7,3,0
GPGPU-Sim uArch: Shader 572 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6de27b70, kernel=0x7cd00130
thread block = 8,3,0
GPGPU-Sim uArch: Shader 580 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f62ab30, kernel=0x7cd00130
thread block = 9,3,0
GPGPU-Sim uArch: Shader 588 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x70e2daf0, kernel=0x7cd00130
thread block = 10,3,0
GPGPU-Sim uArch: Shader 596 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72630ab0, kernel=0x7cd00130
thread block = 11,3,0
GPGPU-Sim uArch: Shader 604 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73e33a70, kernel=0x7cd00130
thread block = 12,3,0
GPGPU-Sim uArch: Shader 612 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75636a30, kernel=0x7cd00130
thread block = 0,4,0
GPGPU-Sim uArch: Shader 620 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76e399f0, kernel=0x7cd00130
thread block = 1,4,0
GPGPU-Sim uArch: Shader 628 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7863c9b0, kernel=0x7cd00130
thread block = 2,4,0
GPGPU-Sim uArch: Shader 636 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x79e3f970, kernel=0x7cd00130
thread block = 3,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3854310, kernel=0x7cd00130
thread block = 4,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50572d0, kernel=0x7cd00130
thread block = 5,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x685a290, kernel=0x7cd00130
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x805d250, kernel=0x7cd00130
thread block = 7,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9860210, kernel=0x7cd00130
thread block = 8,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb0631d0, kernel=0x7cd00130
thread block = 9,4,0
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc866190, kernel=0x7cd00130
thread block = 10,4,0
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe069150, kernel=0x7cd00130
thread block = 11,4,0
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf86c110, kernel=0x7cd00130
thread block = 12,4,0
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1106f0d0, kernel=0x7cd00130
thread block = 0,5,0
GPGPU-Sim uArch: Shader 85 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12872090, kernel=0x7cd00130
thread block = 1,5,0
GPGPU-Sim uArch: Shader 93 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14075050, kernel=0x7cd00130
thread block = 2,5,0
GPGPU-Sim uArch: Shader 101 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15878010, kernel=0x7cd00130
thread block = 3,5,0
GPGPU-Sim uArch: Shader 109 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1707afd0, kernel=0x7cd00130
thread block = 4,5,0
GPGPU-Sim uArch: Shader 117 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1887df90, kernel=0x7cd00130
thread block = 5,5,0
GPGPU-Sim uArch: Shader 125 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a080f50, kernel=0x7cd00130
thread block = 6,5,0
GPGPU-Sim uArch: Shader 133 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b883f10, kernel=0x7cd00130
thread block = 7,5,0
GPGPU-Sim uArch: Shader 141 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d086ed0, kernel=0x7cd00130
thread block = 8,5,0
GPGPU-Sim uArch: Shader 149 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e889e90, kernel=0x7cd00130
thread block = 9,5,0
GPGPU-Sim uArch: Shader 157 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2008ce50, kernel=0x7cd00130
thread block = 10,5,0
GPGPU-Sim uArch: Shader 165 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2188fe10, kernel=0x7cd00130
thread block = 11,5,0
GPGPU-Sim uArch: Shader 173 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23092dd0, kernel=0x7cd00130
thread block = 12,5,0
GPGPU-Sim uArch: Shader 181 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24895d90, kernel=0x7cd00130
thread block = 0,6,0
GPGPU-Sim uArch: Shader 189 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26098d50, kernel=0x7cd00130
thread block = 1,6,0
GPGPU-Sim uArch: Shader 197 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2789bd10, kernel=0x7cd00130
thread block = 2,6,0
GPGPU-Sim uArch: Shader 205 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2909ecd0, kernel=0x7cd00130
thread block = 3,6,0
GPGPU-Sim uArch: Shader 213 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a8a1c90, kernel=0x7cd00130
thread block = 4,6,0
GPGPU-Sim uArch: Shader 221 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c0a4c50, kernel=0x7cd00130
thread block = 5,6,0
GPGPU-Sim uArch: Shader 229 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d8a7c10, kernel=0x7cd00130
thread block = 6,6,0
GPGPU-Sim uArch: Shader 237 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f0aabd0, kernel=0x7cd00130
thread block = 7,6,0
GPGPU-Sim uArch: Shader 245 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x308adb90, kernel=0x7cd00130
thread block = 8,6,0
GPGPU-Sim uArch: Shader 253 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x320b0b50, kernel=0x7cd00130
thread block = 9,6,0
GPGPU-Sim uArch: Shader 261 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x338b3b10, kernel=0x7cd00130
thread block = 10,6,0
GPGPU-Sim uArch: Shader 269 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x350b6ad0, kernel=0x7cd00130
thread block = 11,6,0
GPGPU-Sim uArch: Shader 277 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x368b9a90, kernel=0x7cd00130
thread block = 12,6,0
GPGPU-Sim uArch: Shader 285 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x380bca50, kernel=0x7cd00130
thread block = 0,7,0
GPGPU-Sim uArch: Shader 293 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x398bfa10, kernel=0x7cd00130
thread block = 1,7,0
GPGPU-Sim uArch: Shader 301 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b0c29d0, kernel=0x7cd00130
thread block = 2,7,0
GPGPU-Sim uArch: Shader 309 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c8c5990, kernel=0x7cd00130
thread block = 3,7,0
GPGPU-Sim uArch: Shader 317 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e0c8950, kernel=0x7cd00130
thread block = 4,7,0
GPGPU-Sim uArch: Shader 325 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f8cb910, kernel=0x7cd00130
thread block = 5,7,0
GPGPU-Sim uArch: Shader 333 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x410ce8d0, kernel=0x7cd00130
thread block = 6,7,0
GPGPU-Sim uArch: Shader 341 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x428d1890, kernel=0x7cd00130
thread block = 7,7,0
GPGPU-Sim uArch: Shader 349 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x440d4850, kernel=0x7cd00130
thread block = 8,7,0
GPGPU-Sim uArch: Shader 357 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x458d7810, kernel=0x7cd00130
thread block = 9,7,0
GPGPU-Sim uArch: Shader 365 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x470da7d0, kernel=0x7cd00130
thread block = 10,7,0
GPGPU-Sim uArch: Shader 373 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x488dd790, kernel=0x7cd00130
thread block = 11,7,0
GPGPU-Sim uArch: Shader 381 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a0e0750, kernel=0x7cd00130
thread block = 12,7,0
GPGPU-Sim uArch: Shader 389 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b8e3710, kernel=0x7cd00130
thread block = 0,8,0
GPGPU-Sim uArch: Shader 397 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d0e66d0, kernel=0x7cd00130
thread block = 1,8,0
GPGPU-Sim uArch: Shader 405 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e8e9690, kernel=0x7cd00130
thread block = 2,8,0
GPGPU-Sim uArch: Shader 413 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x500ec650, kernel=0x7cd00130
thread block = 3,8,0
GPGPU-Sim uArch: Shader 421 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x518ef610, kernel=0x7cd00130
thread block = 4,8,0
GPGPU-Sim uArch: Shader 429 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x530f25d0, kernel=0x7cd00130
thread block = 5,8,0
GPGPU-Sim uArch: Shader 437 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x548f5590, kernel=0x7cd00130
thread block = 6,8,0
GPGPU-Sim uArch: Shader 445 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x560f8550, kernel=0x7cd00130
thread block = 7,8,0
GPGPU-Sim uArch: Shader 453 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x578fb510, kernel=0x7cd00130
thread block = 8,8,0
GPGPU-Sim uArch: Shader 461 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x590fe4d0, kernel=0x7cd00130
thread block = 9,8,0
GPGPU-Sim uArch: Shader 469 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a901490, kernel=0x7cd00130
thread block = 10,8,0
GPGPU-Sim uArch: Shader 477 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c104450, kernel=0x7cd00130
thread block = 11,8,0
GPGPU-Sim uArch: Shader 485 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d907410, kernel=0x7cd00130
thread block = 12,8,0
GPGPU-Sim uArch: Shader 493 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f10a3d0, kernel=0x7cd00130
thread block = 0,9,0
GPGPU-Sim uArch: Shader 501 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6090d390, kernel=0x7cd00130
thread block = 1,9,0
GPGPU-Sim uArch: Shader 509 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62110350, kernel=0x7cd00130
thread block = 2,9,0
GPGPU-Sim uArch: Shader 517 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63913310, kernel=0x7cd00130
thread block = 3,9,0
GPGPU-Sim uArch: Shader 525 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x651162d0, kernel=0x7cd00130
thread block = 4,9,0
GPGPU-Sim uArch: Shader 533 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66919290, kernel=0x7cd00130
thread block = 5,9,0
GPGPU-Sim uArch: Shader 541 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6811c250, kernel=0x7cd00130
thread block = 6,9,0
GPGPU-Sim uArch: Shader 549 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6991f210, kernel=0x7cd00130
thread block = 7,9,0
GPGPU-Sim uArch: Shader 557 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b1221d0, kernel=0x7cd00130
thread block = 8,9,0
GPGPU-Sim uArch: Shader 565 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c925190, kernel=0x7cd00130
thread block = 9,9,0
GPGPU-Sim uArch: Shader 573 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e128150, kernel=0x7cd00130
thread block = 10,9,0
GPGPU-Sim uArch: Shader 581 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f92b110, kernel=0x7cd00130
thread block = 11,9,0
GPGPU-Sim uArch: Shader 589 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7112e0d0, kernel=0x7cd00130
thread block = 12,9,0
GPGPU-Sim uArch: Shader 597 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72931090, kernel=0x7cd00130
thread block = 0,10,0
GPGPU-Sim uArch: Shader 605 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74134050, kernel=0x7cd00130
thread block = 1,10,0
GPGPU-Sim uArch: Shader 613 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75937010, kernel=0x7cd00130
thread block = 2,10,0
GPGPU-Sim uArch: Shader 621 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77139fd0, kernel=0x7cd00130
thread block = 3,10,0
GPGPU-Sim uArch: Shader 629 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7893cf90, kernel=0x7cd00130
thread block = 4,10,0
GPGPU-Sim uArch: Shader 637 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a13ff50, kernel=0x7cd00130
thread block = 5,10,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b548f0, kernel=0x7cd00130
thread block = 6,10,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53578b0, kernel=0x7cd00130
thread block = 7,10,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b5a870, kernel=0x7cd00130
thread block = 8,10,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x835d830, kernel=0x7cd00130
thread block = 9,10,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9b607f0, kernel=0x7cd00130
thread block = 10,10,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb3637b0, kernel=0x7cd00130
thread block = 11,10,0
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xcb66770, kernel=0x7cd00130
thread block = 12,10,0
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe369730, kernel=0x7cd00130
thread block = 0,11,0
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfb6c6f0, kernel=0x7cd00130
thread block = 1,11,0
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1136f6b0, kernel=0x7cd00130
thread block = 2,11,0
GPGPU-Sim uArch: Shader 86 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12b72670, kernel=0x7cd00130
thread block = 3,11,0
GPGPU-Sim uArch: Shader 94 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14375630, kernel=0x7cd00130
thread block = 4,11,0
GPGPU-Sim uArch: Shader 102 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15b785f0, kernel=0x7cd00130
thread block = 5,11,0
GPGPU-Sim uArch: Shader 110 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1737b5b0, kernel=0x7cd00130
thread block = 6,11,0
GPGPU-Sim uArch: Shader 118 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18b7e570, kernel=0x7cd00130
thread block = 7,11,0
GPGPU-Sim uArch: Shader 126 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a381530, kernel=0x7cd00130
thread block = 8,11,0
GPGPU-Sim uArch: Shader 134 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1bb844f0, kernel=0x7cd00130
thread block = 9,11,0
GPGPU-Sim uArch: Shader 142 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d3874b0, kernel=0x7cd00130
thread block = 10,11,0
GPGPU-Sim uArch: Shader 150 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1eb8a470, kernel=0x7cd00130
thread block = 11,11,0
GPGPU-Sim uArch: Shader 158 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2038d430, kernel=0x7cd00130
thread block = 12,11,0
GPGPU-Sim uArch: Shader 166 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21b903f0, kernel=0x7cd00130
thread block = 0,12,0
GPGPU-Sim uArch: Shader 174 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x233933b0, kernel=0x7cd00130
thread block = 1,12,0
GPGPU-Sim uArch: Shader 182 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24b96370, kernel=0x7cd00130
thread block = 2,12,0
GPGPU-Sim uArch: Shader 190 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26399330, kernel=0x7cd00130
thread block = 3,12,0
GPGPU-Sim uArch: Shader 198 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x27b9c2f0, kernel=0x7cd00130
thread block = 4,12,0
GPGPU-Sim uArch: Shader 206 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2939f2b0, kernel=0x7cd00130
thread block = 5,12,0
GPGPU-Sim uArch: Shader 214 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2aba2270, kernel=0x7cd00130
thread block = 6,12,0
GPGPU-Sim uArch: Shader 222 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c3a5230, kernel=0x7cd00130
thread block = 7,12,0
GPGPU-Sim uArch: Shader 230 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2dba81f0, kernel=0x7cd00130
thread block = 8,12,0
GPGPU-Sim uArch: Shader 238 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f3ab1b0, kernel=0x7cd00130
thread block = 9,12,0
GPGPU-Sim uArch: Shader 246 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30bae170, kernel=0x7cd00130
thread block = 10,12,0
GPGPU-Sim uArch: Shader 254 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x323b1130, kernel=0x7cd00130
thread block = 11,12,0
GPGPU-Sim uArch: Shader 262 bind to kernel 6 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33bb40f0, kernel=0x7cd00130
thread block = 12,12,0
Destroy streams for kernel 6: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 6438
gpu_sim_insn = 1237247
gpu_ipc =     192.1788
gpu_tot_sim_cycle = 37410
gpu_tot_sim_insn = 3760820
gpu_tot_ipc =     100.5298
gpu_tot_issued_cta = 513
gpu_occupancy = 10.7877% 
gpu_tot_occupancy = 10.8830% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9941
partiton_level_parallism_total  =       2.7020
partiton_level_parallism_util =      34.0593
partiton_level_parallism_util_total  =      26.1534
L2_BW  =     180.9062 GB/Sec
L2_BW_total  =      97.8784 GB/Sec
gpu_total_sim_rate=12494

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2744, Miss = 1201, Miss_rate = 0.438, Pending_hits = 1287, Reservation_fails = 461
	L1D_cache_core[1]: Access = 2645, Miss = 1103, Miss_rate = 0.417, Pending_hits = 1286, Reservation_fails = 507
	L1D_cache_core[2]: Access = 2899, Miss = 1093, Miss_rate = 0.377, Pending_hits = 1499, Reservation_fails = 460
	L1D_cache_core[3]: Access = 2899, Miss = 1094, Miss_rate = 0.377, Pending_hits = 1498, Reservation_fails = 500
	L1D_cache_core[4]: Access = 2899, Miss = 1094, Miss_rate = 0.377, Pending_hits = 1498, Reservation_fails = 634
	L1D_cache_core[5]: Access = 2899, Miss = 1094, Miss_rate = 0.377, Pending_hits = 1498, Reservation_fails = 525
	L1D_cache_core[6]: Access = 2827, Miss = 1067, Miss_rate = 0.377, Pending_hits = 1462, Reservation_fails = 492
	L1D_cache_core[7]: Access = 2899, Miss = 1094, Miss_rate = 0.377, Pending_hits = 1498, Reservation_fails = 467
	L1D_cache_core[8]: Access = 2771, Miss = 1045, Miss_rate = 0.377, Pending_hits = 1434, Reservation_fails = 529
	L1D_cache_core[9]: Access = 2866, Miss = 1077, Miss_rate = 0.376, Pending_hits = 1498, Reservation_fails = 641
	L1D_cache_core[10]: Access = 2786, Miss = 1046, Miss_rate = 0.375, Pending_hits = 1457, Reservation_fails = 504
	L1D_cache_core[11]: Access = 2734, Miss = 1188, Miss_rate = 0.435, Pending_hits = 1287, Reservation_fails = 505
	L1D_cache_core[12]: Access = 2609, Miss = 1079, Miss_rate = 0.414, Pending_hits = 1273, Reservation_fails = 505
	L1D_cache_core[13]: Access = 2955, Miss = 1113, Miss_rate = 0.377, Pending_hits = 1516, Reservation_fails = 617
	L1D_cache_core[14]: Access = 2928, Miss = 1104, Miss_rate = 0.377, Pending_hits = 1502, Reservation_fails = 574
	L1D_cache_core[15]: Access = 2932, Miss = 1110, Miss_rate = 0.379, Pending_hits = 1515, Reservation_fails = 586
	L1D_cache_core[16]: Access = 2932, Miss = 1110, Miss_rate = 0.379, Pending_hits = 1515, Reservation_fails = 559
	L1D_cache_core[17]: Access = 2932, Miss = 1110, Miss_rate = 0.379, Pending_hits = 1515, Reservation_fails = 582
	L1D_cache_core[18]: Access = 2932, Miss = 1110, Miss_rate = 0.379, Pending_hits = 1515, Reservation_fails = 598
	L1D_cache_core[19]: Access = 2860, Miss = 1083, Miss_rate = 0.379, Pending_hits = 1479, Reservation_fails = 434
	L1D_cache_core[20]: Access = 2883, Miss = 1093, Miss_rate = 0.379, Pending_hits = 1499, Reservation_fails = 649
	L1D_cache_core[21]: Access = 2759, Miss = 1046, Miss_rate = 0.379, Pending_hits = 1435, Reservation_fails = 621
	L1D_cache_core[22]: Access = 2718, Miss = 1188, Miss_rate = 0.437, Pending_hits = 1271, Reservation_fails = 656
	L1D_cache_core[23]: Access = 2559, Miss = 1064, Miss_rate = 0.416, Pending_hits = 1242, Reservation_fails = 458
	L1D_cache_core[24]: Access = 2873, Miss = 1081, Miss_rate = 0.376, Pending_hits = 1466, Reservation_fails = 609
	L1D_cache_core[25]: Access = 2789, Miss = 1050, Miss_rate = 0.376, Pending_hits = 1424, Reservation_fails = 474
	L1D_cache_core[26]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 682
	L1D_cache_core[27]: Access = 2826, Miss = 1069, Miss_rate = 0.378, Pending_hits = 1452, Reservation_fails = 601
	L1D_cache_core[28]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 586
	L1D_cache_core[29]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 511
	L1D_cache_core[30]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 530
	L1D_cache_core[31]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 492
	L1D_cache_core[32]: Access = 2787, Miss = 1054, Miss_rate = 0.378, Pending_hits = 1432, Reservation_fails = 594
	L1D_cache_core[33]: Access = 2507, Miss = 948, Miss_rate = 0.378, Pending_hits = 1284, Reservation_fails = 532
	L1D_cache_core[34]: Access = 2435, Miss = 921, Miss_rate = 0.378, Pending_hits = 1248, Reservation_fails = 429
	L1D_cache_core[35]: Access = 2507, Miss = 948, Miss_rate = 0.378, Pending_hits = 1284, Reservation_fails = 514
	L1D_cache_core[36]: Access = 2374, Miss = 898, Miss_rate = 0.378, Pending_hits = 1220, Reservation_fails = 429
	L1D_cache_core[37]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 481
	L1D_cache_core[38]: Access = 2404, Miss = 913, Miss_rate = 0.380, Pending_hits = 1243, Reservation_fails = 401
	L1D_cache_core[39]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 456
	L1D_cache_core[40]: Access = 2460, Miss = 935, Miss_rate = 0.380, Pending_hits = 1271, Reservation_fails = 411
	L1D_cache_core[41]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 471
	L1D_cache_core[42]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 568
	L1D_cache_core[43]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1281, Reservation_fails = 490
	L1D_cache_core[44]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 508
	L1D_cache_core[45]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 474
	L1D_cache_core[46]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 582
	L1D_cache_core[47]: Access = 2412, Miss = 917, Miss_rate = 0.380, Pending_hits = 1247, Reservation_fails = 350
	L1D_cache_core[48]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 413
	L1D_cache_core[49]: Access = 2356, Miss = 895, Miss_rate = 0.380, Pending_hits = 1220, Reservation_fails = 404
	L1D_cache_core[50]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 419
	L1D_cache_core[51]: Access = 2404, Miss = 913, Miss_rate = 0.380, Pending_hits = 1243, Reservation_fails = 410
	L1D_cache_core[52]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 470
	L1D_cache_core[53]: Access = 2460, Miss = 935, Miss_rate = 0.380, Pending_hits = 1271, Reservation_fails = 429
	L1D_cache_core[54]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 399
	L1D_cache_core[55]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 462
	L1D_cache_core[56]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 556
	L1D_cache_core[57]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 443
	L1D_cache_core[58]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 427
	L1D_cache_core[59]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 489
	L1D_cache_core[60]: Access = 2412, Miss = 917, Miss_rate = 0.380, Pending_hits = 1248, Reservation_fails = 406
	L1D_cache_core[61]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 464
	L1D_cache_core[62]: Access = 2356, Miss = 895, Miss_rate = 0.380, Pending_hits = 1220, Reservation_fails = 358
	L1D_cache_core[63]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 372
	L1D_cache_core[64]: Access = 2404, Miss = 913, Miss_rate = 0.380, Pending_hits = 1243, Reservation_fails = 392
	L1D_cache_core[65]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 376
	L1D_cache_core[66]: Access = 2460, Miss = 935, Miss_rate = 0.380, Pending_hits = 1271, Reservation_fails = 425
	L1D_cache_core[67]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 405
	L1D_cache_core[68]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 473
	L1D_cache_core[69]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 382
	L1D_cache_core[70]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 413
	L1D_cache_core[71]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 425
	L1D_cache_core[72]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 447
	L1D_cache_core[73]: Access = 2412, Miss = 917, Miss_rate = 0.380, Pending_hits = 1248, Reservation_fails = 375
	L1D_cache_core[74]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 393
	L1D_cache_core[75]: Access = 2356, Miss = 895, Miss_rate = 0.380, Pending_hits = 1220, Reservation_fails = 509
	L1D_cache_core[76]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 443
	L1D_cache_core[77]: Access = 2404, Miss = 913, Miss_rate = 0.380, Pending_hits = 1243, Reservation_fails = 414
	L1D_cache_core[78]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 467
	L1D_cache_core[79]: Access = 2460, Miss = 935, Miss_rate = 0.380, Pending_hits = 1271, Reservation_fails = 463
	L1D_total_cache_accesses = 209011
	L1D_total_cache_misses = 79969
	L1D_total_cache_miss_rate = 0.3826
	L1D_total_cache_pending_hits = 107306
	L1D_total_cache_reservation_fails = 38962
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 107306
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 246368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 69949

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2391
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 36571
ctas_completed 513, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 4198912
gpgpu_n_tot_w_icount = 131216
gpgpu_n_stall_shd_mem = 93938
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31134
gpgpu_n_mem_write_global = 69949
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 386874
gpgpu_n_store_insn = 129164
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89438
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86162	W0_Idle:1033291	W0_Scoreboard:1353513	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:45	W14:62	W15:45	W16:600	W17:1	W18:1	W19:1	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:111063
single_issue_nums: WS0:33198	WS1:32808	WS2:32808	WS3:32402	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 249072 {8:31134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2797960 {40:69949,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1245360 {40:31134,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 559592 {8:69949,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 339 
avg_icnt2mem_latency = 153 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 12 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28193 	63811 	9058 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5469 	18164 	26440 	37265 	13703 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30767 	22359 	21833 	18009 	7365 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12363     12487      6183      6012      6124      5887    none      none      none      none      none      none      none      none      none      none  
dram[1]:      11595     11277      5888      5944      5703      5724    none      none      none      none      none      none      none      none      none      none  
dram[2]:       9654     12253      5868      6641      5900      5993    none      none      none      none      none      none      none      none      none      none  
dram[3]:      11527     12538      6399      6508      5981      5753    none      none      none      none      none      none      none      none      none      none  
dram[4]:      13199     11765      6127      6466      6098      5953    none      none      none      none      none      none      none      none      none      none  
dram[5]:      11399     14907      6187      6930      5906      5776    none      none      none      none      none      none      none      none      none      none  
dram[6]:      11727     12004      5938      6375      5763      5707    none      none      none      none      none      none      none      none      none      none  
dram[7]:      11595     11205      5870      6280      6007      5832    none      none      none      none      none      none      none      none      none      none  
dram[8]:      12410     10013      6386      6703      5949      6027    none      none      none      none      none      none      none      none      none      none  
dram[9]:      13322     13181      6160      6390      6130      6095    none      none      none      none      none      none      none      none      none      none  
dram[10]:      12787      9945      6034      6463      6194      5869    none      none      none      none      none      none      none      none      none      none  
dram[11]:      10840     12332      6018      6305      5815      5889    none      none      none      none      none      none      none      none      none      none  
dram[12]:      12762     11273      5988      6034      6061      5939    none      none      none      none      none      none      none      none      none      none  
dram[13]:      11689     12333      5968      5811      5774      5804    none      none      none      none      none      none      none      none      none      none  
dram[14]:      13531     13232      6273      6196      5960      6000    none      none      none      none      none      none      none      none      none      none  
dram[15]:      11272     11045      5795      6202      6069      5763    none      none      none      none      none      none      none      none      none      none  
dram[16]:      12771     12224      6060      5976      6041      5838    none      none      none      none      none      none      none      none      none      none  
dram[17]:      12531     12849      6094      6204      5893      5921    none      none      none      none      none      none      none      none      none      none  
dram[18]:      11231     11958      5829      5918      5807      5880    none      none      none      none      none      none      none      none      none      none  
dram[19]:      12367     12539      6352      5891      6001      5924    none      none      none      none      none      none      none      none      none      none  
dram[20]:      11282     13612      6061      5858      5305      5921    none      none      none      none      none      none      none      none      none      none  
dram[21]:      11815     11672      6125      6197      5809      5755    none      none      none      none      none      none      none      none      none      none  
dram[22]:      11274     11015      5934      5842      5526      5562    none      none      none      none      none      none      none      none      none      none  
dram[23]:      12097     14581      5878      5971      5478      6012    none      none      none      none      none      none      none      none      none      none  
dram[24]:      11368     13303      5988      6024      5778      5784    none      none      none      none      none      none      none      none      none      none  
dram[25]:      11445     12465      6003      5893      5911      6034    none      none      none      none      none      none      none      none      none      none  
dram[26]:      11615     12819      5903      6034      5739      5907    none      none      none      none      none      none      none      none      none      none  
dram[27]:      11707     12681      5917      5905      5723      5619    none      none      none      none      none      none      none      none      none      none  
dram[28]:      12772     11047      6169      5992      5800      5898    none      none      none      none      none      none      none      none      none      none  
dram[29]:      11505     10835      5891      5901      5629      5780    none      none      none      none      none      none      none      none      none      none  
dram[30]:      12594     13753      6419      6181      6028      6053    none      none      none      none      none      none      none      none      none      none  
dram[31]:      13896     10509      5974      6208      5810      6033    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       643       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       405       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        364       478       639       643       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       682       660       674         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27908 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006266
n_activity=420 dram_eff=0.419
bk0: 3a 28078i bk1: 3a 28078i bk2: 41a 28065i bk3: 49a 28053i bk4: 40a 28041i bk5: 40a 28025i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.006266 
total_CMD = 28090 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 27842 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27908 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006266 
Either_Row_CoL_Bus_Util = 0.006479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27912 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006123
n_activity=368 dram_eff=0.4674
bk0: 1a 28078i bk1: 3a 28078i bk2: 40a 28059i bk3: 48a 28046i bk4: 40a 28030i bk5: 40a 28027i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.006123 
total_CMD = 28090 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 27853 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27912 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006123 
Either_Row_CoL_Bus_Util = 0.006337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0128159
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27909 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00623
n_activity=403 dram_eff=0.4342
bk0: 3a 28077i bk1: 3a 28077i bk2: 40a 28057i bk3: 49a 28038i bk4: 40a 28048i bk5: 40a 28037i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.006230 
total_CMD = 28090 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 27845 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27909 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006230 
Either_Row_CoL_Bus_Util = 0.006444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0217159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27909 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006266
n_activity=384 dram_eff=0.4583
bk0: 2a 28078i bk1: 3a 28078i bk2: 43a 28065i bk3: 48a 28047i bk4: 40a 28032i bk5: 40a 28026i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.006266 
total_CMD = 28090 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 27848 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27909 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006266 
Either_Row_CoL_Bus_Util = 0.006444 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005525 
queue_avg = 0.016625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0166251
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27911 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006194
n_activity=337 dram_eff=0.5163
bk0: 1a 28078i bk1: 4a 28077i bk2: 41a 28057i bk3: 48a 28043i bk4: 40a 28054i bk5: 40a 28015i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.006194 
total_CMD = 28090 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 27852 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27911 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.006372 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005587 
queue_avg = 0.012460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.01246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27909 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00623
n_activity=346 dram_eff=0.5058
bk0: 2a 28077i bk1: 1a 28078i bk2: 42a 28069i bk3: 50a 28053i bk4: 40a 28051i bk5: 40a 28034i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.006230 
total_CMD = 28090 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 27853 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27909 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006230 
Either_Row_CoL_Bus_Util = 0.006444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0131007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27910 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006194
n_activity=346 dram_eff=0.5029
bk0: 2a 28077i bk1: 2a 28078i bk2: 41a 28057i bk3: 49a 28040i bk4: 40a 28050i bk5: 40a 28022i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.006194 
total_CMD = 28090 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 27860 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27910 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.006408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0132431
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27911 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00623
n_activity=359 dram_eff=0.4875
bk0: 5a 28077i bk1: 2a 28077i bk2: 40a 28065i bk3: 48a 28052i bk4: 40a 28043i bk5: 40a 28017i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.006230 
total_CMD = 28090 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 27841 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27911 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006230 
Either_Row_CoL_Bus_Util = 0.006372 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.011173 
queue_avg = 0.008864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00886436
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27910 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00623
n_activity=465 dram_eff=0.3763
bk0: 4a 28077i bk1: 1a 28078i bk2: 41a 28067i bk3: 49a 28058i bk4: 40a 28059i bk5: 40a 28048i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.006230 
total_CMD = 28090 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 27849 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27910 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006230 
Either_Row_CoL_Bus_Util = 0.006408 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005556 
queue_avg = 0.004058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00405838
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27909 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00623
n_activity=414 dram_eff=0.4227
bk0: 1a 28078i bk1: 4a 28078i bk2: 42a 28061i bk3: 48a 28047i bk4: 40a 28044i bk5: 40a 28019i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.006230 
total_CMD = 28090 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 27846 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27909 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006230 
Either_Row_CoL_Bus_Util = 0.006444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0102884
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27910 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006194
n_activity=424 dram_eff=0.4104
bk0: 4a 28075i bk1: 1a 28078i bk2: 40a 28063i bk3: 49a 28058i bk4: 40a 28044i bk5: 40a 28030i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.006194 
total_CMD = 28090 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 27846 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27910 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.006408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0102528
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27911 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006159
n_activity=444 dram_eff=0.3896
bk0: 1a 28078i bk1: 4a 28076i bk2: 40a 28061i bk3: 48a 28061i bk4: 40a 28057i bk5: 40a 28057i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.006159 
total_CMD = 28090 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 27841 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27911 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006159 
Either_Row_CoL_Bus_Util = 0.006372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00523318
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27920 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005838
n_activity=362 dram_eff=0.453
bk0: 1a 28078i bk1: 2a 28078i bk2: 41a 28064i bk3: 40a 28056i bk4: 40a 28048i bk5: 40a 28020i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.005838 
total_CMD = 28090 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 27862 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27920 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.005838 
Either_Row_CoL_Bus_Util = 0.006052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0159487
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27917 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005945
n_activity=303 dram_eff=0.5512
bk0: 4a 28076i bk1: 2a 28077i bk2: 41a 28061i bk3: 40a 28060i bk4: 40a 28049i bk5: 40a 28022i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.005945 
total_CMD = 28090 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 27866 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27917 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.005945 
Either_Row_CoL_Bus_Util = 0.006159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00936276
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27915 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006016
n_activity=375 dram_eff=0.4507
bk0: 2a 28077i bk1: 4a 28077i bk2: 42a 28060i bk3: 41a 28062i bk4: 40a 28043i bk5: 40a 28024i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.006016 
total_CMD = 28090 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 27847 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27915 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006016 
Either_Row_CoL_Bus_Util = 0.006230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0132787
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27920 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005874
n_activity=370 dram_eff=0.4459
bk0: 2a 28078i bk1: 1a 28078i bk2: 40a 28058i bk3: 42a 28055i bk4: 40a 28043i bk5: 40a 28017i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.005874 
total_CMD = 28090 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 27850 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27920 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.005874 
Either_Row_CoL_Bus_Util = 0.006052 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005882 
queue_avg = 0.010360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0103596
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27911 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006194
n_activity=391 dram_eff=0.445
bk0: 3a 28078i bk1: 2a 28078i bk2: 41a 28067i bk3: 48a 28053i bk4: 40a 28056i bk5: 40a 28030i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.006194 
total_CMD = 28090 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 27842 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27911 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.006372 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005587 
queue_avg = 0.011036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.011036
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27909 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006266
n_activity=339 dram_eff=0.5192
bk0: 3a 28078i bk1: 3a 28078i bk2: 40a 28058i bk3: 50a 28052i bk4: 40a 28052i bk5: 40a 28013i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.006266 
total_CMD = 28090 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 27855 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27909 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006266 
Either_Row_CoL_Bus_Util = 0.006444 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005525 
queue_avg = 0.012140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0121396
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27911 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006194
n_activity=293 dram_eff=0.5939
bk0: 3a 28078i bk1: 2a 28077i bk2: 40a 28065i bk3: 49a 28041i bk4: 40a 28039i bk5: 40a 28025i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.006194 
total_CMD = 28090 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 27867 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27911 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.006372 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005587 
queue_avg = 0.009612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00961196
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27907 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006301
n_activity=392 dram_eff=0.4515
bk0: 3a 28078i bk1: 3a 28077i bk2: 43a 28064i bk3: 48a 28056i bk4: 40a 28043i bk5: 40a 28000i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.006301 
total_CMD = 28090 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 27852 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27907 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006301 
Either_Row_CoL_Bus_Util = 0.006515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0357423
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27900 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00655
n_activity=446 dram_eff=0.4126
bk0: 2a 28077i bk1: 5a 28078i bk2: 41a 28057i bk3: 48a 28048i bk4: 48a 28043i bk5: 40a 28028i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.006550 
total_CMD = 28090 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 27828 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27900 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006550 
Either_Row_CoL_Bus_Util = 0.006764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0102528
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27906 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006337
n_activity=384 dram_eff=0.4635
bk0: 2a 28076i bk1: 2a 28078i bk2: 42a 28064i bk3: 50a 28047i bk4: 42a 28041i bk5: 40a 28016i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.006337 
total_CMD = 28090 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 27852 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27906 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006337 
Either_Row_CoL_Bus_Util = 0.006550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0138839
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27904 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006408
n_activity=413 dram_eff=0.4358
bk0: 1a 28078i bk1: 2a 28078i bk2: 41a 28068i bk3: 48a 28049i bk4: 48a 28035i bk5: 40a 28002i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.006408 
total_CMD = 28090 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 27839 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27904 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006408 
Either_Row_CoL_Bus_Util = 0.006622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0167675
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27903 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006444
n_activity=394 dram_eff=0.4594
bk0: 4a 28077i bk1: 1a 28078i bk2: 40a 28069i bk3: 48a 28052i bk4: 48a 28034i bk5: 40a 28006i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.006444 
total_CMD = 28090 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 27844 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27903 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006444 
Either_Row_CoL_Bus_Util = 0.006657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0229975
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27905 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006444
n_activity=349 dram_eff=0.5186
bk0: 2a 28078i bk1: 1a 28077i bk2: 41a 28062i bk3: 49a 28045i bk4: 48a 28039i bk5: 40a 28007i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.006444 
total_CMD = 28090 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 27853 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27905 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006444 
Either_Row_CoL_Bus_Util = 0.006586 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.010811 
queue_avg = 0.018192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0181915
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27901 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006515
n_activity=365 dram_eff=0.5014
bk0: 2a 28078i bk1: 4a 28076i bk2: 41a 28068i bk3: 48a 28051i bk4: 48a 28048i bk5: 40a 28002i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.006515 
total_CMD = 28090 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 27833 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27901 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006515 
Either_Row_CoL_Bus_Util = 0.006728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0202563
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27903 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006444
n_activity=341 dram_eff=0.5308
bk0: 2a 28078i bk1: 1a 28078i bk2: 41a 28065i bk3: 49a 28050i bk4: 48a 28036i bk5: 40a 28026i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.006444 
total_CMD = 28090 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 27840 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27903 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006444 
Either_Row_CoL_Bus_Util = 0.006657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0125312
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27902 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006479
n_activity=383 dram_eff=0.4752
bk0: 2a 28076i bk1: 4a 28077i bk2: 40a 28062i bk3: 48a 28045i bk4: 48a 28036i bk5: 40a 28038i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.006479 
total_CMD = 28090 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 27840 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27902 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006479 
Either_Row_CoL_Bus_Util = 0.006693 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00900676
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27903 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006444
n_activity=367 dram_eff=0.4932
bk0: 1a 28078i bk1: 2a 28076i bk2: 41a 28057i bk3: 49a 28054i bk4: 48a 28046i bk5: 40a 28015i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.006444 
total_CMD = 28090 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 27835 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27903 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006444 
Either_Row_CoL_Bus_Util = 0.006657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0207903
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27902 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006479
n_activity=329 dram_eff=0.5532
bk0: 4a 28074i bk1: 1a 28076i bk2: 41a 28065i bk3: 48a 28052i bk4: 48a 28038i bk5: 40a 28012i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.006479 
total_CMD = 28090 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 27862 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27902 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006479 
Either_Row_CoL_Bus_Util = 0.006693 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0206123
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27898 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006657
n_activity=398 dram_eff=0.4698
bk0: 4a 28077i bk1: 5a 28075i bk2: 42a 28056i bk3: 48a 28051i bk4: 48a 28032i bk5: 40a 28018i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.006657 
total_CMD = 28090 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 27828 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27898 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006657 
Either_Row_CoL_Bus_Util = 0.006835 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005208 
queue_avg = 0.033499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0334995
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28090 n_nop=27904 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006444
n_activity=396 dram_eff=0.4571
bk0: 1a 28078i bk1: 2a 28078i bk2: 40a 28050i bk3: 50a 28050i bk4: 48a 28040i bk5: 40a 28034i bk6: 0a 28090i bk7: 0a 28090i bk8: 0a 28090i bk9: 0a 28090i bk10: 0a 28090i bk11: 0a 28090i bk12: 0a 28090i bk13: 0a 28090i bk14: 0a 28090i bk15: 0a 28090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.006444 
total_CMD = 28090 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 27836 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28090 
n_nop = 27904 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000214 
CoL_Bus_Util = 0.006444 
Either_Row_CoL_Bus_Util = 0.006622 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005376 
queue_avg = 0.013136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0131363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1524, Miss = 88, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 1663, Miss = 96, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 1441, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 1577, Miss = 92, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 1455, Miss = 86, Miss_rate = 0.059, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 1772, Miss = 96, Miss_rate = 0.054, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 1568, Miss = 90, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 1701, Miss = 94, Miss_rate = 0.055, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 1651, Miss = 92, Miss_rate = 0.056, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 1775, Miss = 96, Miss_rate = 0.054, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 1440, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 1720, Miss = 96, Miss_rate = 0.056, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 1469, Miss = 86, Miss_rate = 0.059, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 1721, Miss = 96, Miss_rate = 0.056, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 1586, Miss = 94, Miss_rate = 0.059, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 1523, Miss = 88, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 1644, Miss = 94, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 1548, Miss = 92, Miss_rate = 0.059, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 1545, Miss = 92, Miss_rate = 0.060, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 1441, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 1440, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 1526, Miss = 88, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 1484, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 1526, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 1567, Miss = 90, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 1440, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 1484, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 1482, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 1619, Miss = 94, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 1527, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 1661, Miss = 96, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 1482, Miss = 86, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 1618, Miss = 94, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 1568, Miss = 90, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 1662, Miss = 96, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 1732, Miss = 104, Miss_rate = 0.060, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 1720, Miss = 100, Miss_rate = 0.058, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 1440, Miss = 84, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 1679, Miss = 100, Miss_rate = 0.060, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 1648, Miss = 100, Miss_rate = 0.061, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 1484, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 1712, Miss = 100, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 1753, Miss = 102, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 1712, Miss = 100, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 1755, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 1483, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 1713, Miss = 100, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 1525, Miss = 88, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 1713, Miss = 100, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 1568, Miss = 90, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 1882, Miss = 108, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 1438, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 1753, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 101083
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0579
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24885
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 69949
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=101083
icnt_total_pkts_simt_to_mem=101083
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 101083
Req_Network_cycles = 37410
Req_Network_injected_packets_per_cycle =       2.7020 
Req_Network_conflicts_per_cycle =       2.3386
Req_Network_conflicts_per_cycle_util =      22.6592
Req_Bank_Level_Parallism =      26.1805
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5940
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0536

Reply_Network_injected_packets_num = 101083
Reply_Network_cycles = 37410
Reply_Network_injected_packets_per_cycle =        2.7020
Reply_Network_conflicts_per_cycle =        2.2578
Reply_Network_conflicts_per_cycle_util =      19.8508
Reply_Bank_Level_Parallism =      23.7563
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4115
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0338
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 1 sec (301 sec)
gpgpu_simulation_rate = 12494 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 9129032x
Processing kernel ./traces/kernel-7.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 7
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 270 bind to kernel 7 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x353b70b0, kernel=0x80fe9160
thread block = 0,0,0
GPGPU-Sim uArch: Shader 278 bind to kernel 7 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x36bba070, kernel=0x80fe9160
thread block = 1,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5736
gpu_sim_insn = 8780
gpu_ipc =       1.5307
gpu_tot_sim_cycle = 43146
gpu_tot_sim_insn = 3769600
gpu_tot_ipc =      87.3685
gpu_tot_issued_cta = 515
gpu_occupancy = 5.2719% 
gpu_tot_occupancy = 10.8708% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0715
partiton_level_parallism_total  =       2.3523
partiton_level_parallism_util =       1.5953
partiton_level_parallism_util_total  =      24.6223
L2_BW  =       2.5892 GB/Sec
L2_BW_total  =      85.2103 GB/Sec
gpu_total_sim_rate=11185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2744, Miss = 1201, Miss_rate = 0.438, Pending_hits = 1287, Reservation_fails = 461
	L1D_cache_core[1]: Access = 2645, Miss = 1103, Miss_rate = 0.417, Pending_hits = 1286, Reservation_fails = 507
	L1D_cache_core[2]: Access = 2899, Miss = 1093, Miss_rate = 0.377, Pending_hits = 1499, Reservation_fails = 460
	L1D_cache_core[3]: Access = 2899, Miss = 1094, Miss_rate = 0.377, Pending_hits = 1498, Reservation_fails = 500
	L1D_cache_core[4]: Access = 2899, Miss = 1094, Miss_rate = 0.377, Pending_hits = 1498, Reservation_fails = 634
	L1D_cache_core[5]: Access = 2899, Miss = 1094, Miss_rate = 0.377, Pending_hits = 1498, Reservation_fails = 525
	L1D_cache_core[6]: Access = 2827, Miss = 1067, Miss_rate = 0.377, Pending_hits = 1462, Reservation_fails = 492
	L1D_cache_core[7]: Access = 2899, Miss = 1094, Miss_rate = 0.377, Pending_hits = 1498, Reservation_fails = 467
	L1D_cache_core[8]: Access = 2771, Miss = 1045, Miss_rate = 0.377, Pending_hits = 1434, Reservation_fails = 529
	L1D_cache_core[9]: Access = 2866, Miss = 1077, Miss_rate = 0.376, Pending_hits = 1498, Reservation_fails = 641
	L1D_cache_core[10]: Access = 2786, Miss = 1046, Miss_rate = 0.375, Pending_hits = 1457, Reservation_fails = 504
	L1D_cache_core[11]: Access = 2734, Miss = 1188, Miss_rate = 0.435, Pending_hits = 1287, Reservation_fails = 505
	L1D_cache_core[12]: Access = 2609, Miss = 1079, Miss_rate = 0.414, Pending_hits = 1273, Reservation_fails = 505
	L1D_cache_core[13]: Access = 2955, Miss = 1113, Miss_rate = 0.377, Pending_hits = 1516, Reservation_fails = 617
	L1D_cache_core[14]: Access = 2928, Miss = 1104, Miss_rate = 0.377, Pending_hits = 1502, Reservation_fails = 574
	L1D_cache_core[15]: Access = 2932, Miss = 1110, Miss_rate = 0.379, Pending_hits = 1515, Reservation_fails = 586
	L1D_cache_core[16]: Access = 2932, Miss = 1110, Miss_rate = 0.379, Pending_hits = 1515, Reservation_fails = 559
	L1D_cache_core[17]: Access = 2932, Miss = 1110, Miss_rate = 0.379, Pending_hits = 1515, Reservation_fails = 582
	L1D_cache_core[18]: Access = 2932, Miss = 1110, Miss_rate = 0.379, Pending_hits = 1515, Reservation_fails = 598
	L1D_cache_core[19]: Access = 2860, Miss = 1083, Miss_rate = 0.379, Pending_hits = 1479, Reservation_fails = 434
	L1D_cache_core[20]: Access = 2883, Miss = 1093, Miss_rate = 0.379, Pending_hits = 1499, Reservation_fails = 649
	L1D_cache_core[21]: Access = 2759, Miss = 1046, Miss_rate = 0.379, Pending_hits = 1435, Reservation_fails = 621
	L1D_cache_core[22]: Access = 2718, Miss = 1188, Miss_rate = 0.437, Pending_hits = 1271, Reservation_fails = 656
	L1D_cache_core[23]: Access = 2559, Miss = 1064, Miss_rate = 0.416, Pending_hits = 1242, Reservation_fails = 458
	L1D_cache_core[24]: Access = 2873, Miss = 1081, Miss_rate = 0.376, Pending_hits = 1466, Reservation_fails = 609
	L1D_cache_core[25]: Access = 2789, Miss = 1050, Miss_rate = 0.376, Pending_hits = 1424, Reservation_fails = 474
	L1D_cache_core[26]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 682
	L1D_cache_core[27]: Access = 2826, Miss = 1069, Miss_rate = 0.378, Pending_hits = 1452, Reservation_fails = 601
	L1D_cache_core[28]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 586
	L1D_cache_core[29]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 511
	L1D_cache_core[30]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 530
	L1D_cache_core[31]: Access = 2850, Miss = 1078, Miss_rate = 0.378, Pending_hits = 1465, Reservation_fails = 492
	L1D_cache_core[32]: Access = 2787, Miss = 1054, Miss_rate = 0.378, Pending_hits = 1432, Reservation_fails = 594
	L1D_cache_core[33]: Access = 2767, Miss = 1205, Miss_rate = 0.435, Pending_hits = 1287, Reservation_fails = 619
	L1D_cache_core[34]: Access = 2590, Miss = 1074, Miss_rate = 0.415, Pending_hits = 1250, Reservation_fails = 474
	L1D_cache_core[35]: Access = 2507, Miss = 948, Miss_rate = 0.378, Pending_hits = 1284, Reservation_fails = 514
	L1D_cache_core[36]: Access = 2374, Miss = 898, Miss_rate = 0.378, Pending_hits = 1220, Reservation_fails = 429
	L1D_cache_core[37]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 481
	L1D_cache_core[38]: Access = 2404, Miss = 913, Miss_rate = 0.380, Pending_hits = 1243, Reservation_fails = 401
	L1D_cache_core[39]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 456
	L1D_cache_core[40]: Access = 2460, Miss = 935, Miss_rate = 0.380, Pending_hits = 1271, Reservation_fails = 411
	L1D_cache_core[41]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 471
	L1D_cache_core[42]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 568
	L1D_cache_core[43]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1281, Reservation_fails = 490
	L1D_cache_core[44]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 508
	L1D_cache_core[45]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 474
	L1D_cache_core[46]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 582
	L1D_cache_core[47]: Access = 2412, Miss = 917, Miss_rate = 0.380, Pending_hits = 1247, Reservation_fails = 350
	L1D_cache_core[48]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 413
	L1D_cache_core[49]: Access = 2356, Miss = 895, Miss_rate = 0.380, Pending_hits = 1220, Reservation_fails = 404
	L1D_cache_core[50]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 419
	L1D_cache_core[51]: Access = 2404, Miss = 913, Miss_rate = 0.380, Pending_hits = 1243, Reservation_fails = 410
	L1D_cache_core[52]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 470
	L1D_cache_core[53]: Access = 2460, Miss = 935, Miss_rate = 0.380, Pending_hits = 1271, Reservation_fails = 429
	L1D_cache_core[54]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 399
	L1D_cache_core[55]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 462
	L1D_cache_core[56]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 556
	L1D_cache_core[57]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 443
	L1D_cache_core[58]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 427
	L1D_cache_core[59]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 489
	L1D_cache_core[60]: Access = 2412, Miss = 917, Miss_rate = 0.380, Pending_hits = 1248, Reservation_fails = 406
	L1D_cache_core[61]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 464
	L1D_cache_core[62]: Access = 2356, Miss = 895, Miss_rate = 0.380, Pending_hits = 1220, Reservation_fails = 358
	L1D_cache_core[63]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 372
	L1D_cache_core[64]: Access = 2404, Miss = 913, Miss_rate = 0.380, Pending_hits = 1243, Reservation_fails = 392
	L1D_cache_core[65]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 376
	L1D_cache_core[66]: Access = 2460, Miss = 935, Miss_rate = 0.380, Pending_hits = 1271, Reservation_fails = 425
	L1D_cache_core[67]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 405
	L1D_cache_core[68]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 473
	L1D_cache_core[69]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 382
	L1D_cache_core[70]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 413
	L1D_cache_core[71]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 425
	L1D_cache_core[72]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 447
	L1D_cache_core[73]: Access = 2412, Miss = 917, Miss_rate = 0.380, Pending_hits = 1248, Reservation_fails = 375
	L1D_cache_core[74]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 393
	L1D_cache_core[75]: Access = 2356, Miss = 895, Miss_rate = 0.380, Pending_hits = 1220, Reservation_fails = 509
	L1D_cache_core[76]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 443
	L1D_cache_core[77]: Access = 2404, Miss = 913, Miss_rate = 0.380, Pending_hits = 1243, Reservation_fails = 414
	L1D_cache_core[78]: Access = 2484, Miss = 944, Miss_rate = 0.380, Pending_hits = 1284, Reservation_fails = 467
	L1D_cache_core[79]: Access = 2460, Miss = 935, Miss_rate = 0.380, Pending_hits = 1271, Reservation_fails = 463
	L1D_total_cache_accesses = 209426
	L1D_total_cache_misses = 80379
	L1D_total_cache_miss_rate = 0.3838
	L1D_total_cache_pending_hits = 107311
	L1D_total_cache_reservation_fails = 39094
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 107311
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 36630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 246584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70153

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 36630
ctas_completed 515, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 
distro:
90, 90, 90, 45, 
gpgpu_n_tot_thrd_icount = 4209280
gpgpu_n_tot_w_icount = 131540
gpgpu_n_stall_shd_mem = 94187
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31340
gpgpu_n_mem_write_global = 70153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 387282
gpgpu_n_store_insn = 129368
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89687
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86190	W0_Idle:1035812	W0_Scoreboard:1356344	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:0	W9:0	W10:0	W11:0	W12:34	W13:45	W14:62	W15:45	W16:600	W17:1	W18:1	W19:1	W20:1	W21:0	W22:0	W23:0	W24:0	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:111324
single_issue_nums: WS0:33288	WS1:32898	WS2:32898	WS3:32456	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250720 {8:31340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2806120 {40:70153,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1253600 {40:31340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 561224 {8:70153,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 343 
avg_icnt2mem_latency = 144 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28603 	63811 	9058 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5536 	18507 	26440 	37265 	13703 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31118 	22418 	21833 	18009 	7365 	750 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12566     12693      6188      6028      6129      5892    none      none      none      none      none      none      none      none      none      none  
dram[1]:      11797     11486      5898      5949      5709      5735    none      none      none      none      none      none      none      none      none      none  
dram[2]:       9789     12458      5879      6650      5921      5993    none      none      none      none      none      none      none      none      none      none  
dram[3]:      11730     12747      6423      6521      5981      5769    none      none      none      none      none      none      none      none      none      none  
dram[4]:      13411     11968      6142      6474      6103      5963    none      none      none      none      none      none      none      none      none      none  
dram[5]:      11596     15124      6196      6942      5916      5781    none      none      none      none      none      none      none      none      none      none  
dram[6]:      11946     12214      5952      6387      5768      5723    none      none      none      none      none      none      none      none      none      none  
dram[7]:      11760     11403      5880      6292      6012      5832    none      none      none      none      none      none      none      none      none      none  
dram[8]:      12566     10211      6397      6707      5964      6042    none      none      none      none      none      none      none      none      none      none  
dram[9]:      13522     13392      6185      6403      6140      6105    none      none      none      none      none      none      none      none      none      none  
dram[10]:      12993     10147      6039      6475      6199      5875    none      none      none      none      none      none      none      none      none      none  
dram[11]:      11055     12534      6028      6309      5820      5899    none      none      none      none      none      none      none      none      none      none  
dram[12]:      12964     11476      6008      6045      6067      5945    none      none      none      none      none      none      none      none      none      none  
dram[13]:      11894     12531      5973      5821      5779      5808    none      none      none      none      none      none      none      none      none      none  
dram[14]:      13740     13438      6293      6207      5960      6010    none      none      none      none      none      none      none      none      none      none  
dram[15]:      11479     11269      5800      6212      6089      5769    none      none      none      none      none      none      none      none      none      none  
dram[16]:      12969     12429      6069      5997      6046      5838    none      none      none      none      none      none      none      none      none      none  
dram[17]:      12737     13053      6104      6212      5898      5926    none      none      none      none      none      none      none      none      none      none  
dram[18]:      11440     12180      5834      5927      5827      5891    none      none      none      none      none      none      none      none      none      none  
dram[19]:      12573     12751      6370      5896      6001      5934    none      none      none      none      none      none      none      none      none      none  
dram[20]:      11485     13820      6077      5868      5314      5926    none      none      none      none      none      none      none      none      none      none  
dram[21]:      12020     11874      6139      6208      5824      5766    none      none      none      none      none      none      none      none      none      none  
dram[22]:      11477     11223      5950      5851      5526      5578    none      none      none      none      none      none      none      none      none      none  
dram[23]:      12301     14784      5893      5983      5482      6012    none      none      none      none      none      none      none      none      none      none  
dram[24]:      11581     13507      5993      6033      5787      5800    none      none      none      none      none      none      none      none      none      none  
dram[25]:      11647     12677      6022      5901      5916      6045    none      none      none      none      none      none      none      none      none      none  
dram[26]:      11809     13033      5913      6050      5748      5912    none      none      none      none      none      none      none      none      none      none  
dram[27]:      11908     12886      5928      5910      5728      5629    none      none      none      none      none      none      none      none      none      none  
dram[28]:      12984     11264      6189      5996      5808      5903    none      none      none      none      none      none      none      none      none      none  
dram[29]:      11714     11027      5896      5918      5633      5785    none      none      none      none      none      none      none      none      none      none  
dram[30]:      12794     13954      6439      6185      6028      6058    none      none      none      none      none      none      none      none      none      none  
dram[31]:      14100     10711      5979      6224      5831      6049    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       643       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       405       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        364       478       639       643       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       682       660       674         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32215 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005433
n_activity=420 dram_eff=0.419
bk0: 3a 32385i bk1: 3a 32385i bk2: 41a 32372i bk3: 49a 32360i bk4: 40a 32348i bk5: 40a 32332i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.005433 
total_CMD = 32397 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 32149 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32215 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005433 
Either_Row_CoL_Bus_Util = 0.005618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0126246
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32219 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005309
n_activity=368 dram_eff=0.4674
bk0: 1a 32385i bk1: 3a 32385i bk2: 40a 32366i bk3: 48a 32353i bk4: 40a 32337i bk5: 40a 32334i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.005309 
total_CMD = 32397 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 32160 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32219 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005309 
Either_Row_CoL_Bus_Util = 0.005494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0111121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32216 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005402
n_activity=403 dram_eff=0.4342
bk0: 3a 32384i bk1: 3a 32384i bk2: 40a 32364i bk3: 49a 32345i bk4: 40a 32355i bk5: 40a 32344i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.005402 
total_CMD = 32397 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 32152 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32216 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005402 
Either_Row_CoL_Bus_Util = 0.005587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0188289
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32216 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005433
n_activity=384 dram_eff=0.4583
bk0: 2a 32385i bk1: 3a 32385i bk2: 43a 32372i bk3: 48a 32354i bk4: 40a 32339i bk5: 40a 32333i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.005433 
total_CMD = 32397 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 32155 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32216 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005433 
Either_Row_CoL_Bus_Util = 0.005587 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005525 
queue_avg = 0.014415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0144149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32218 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005371
n_activity=337 dram_eff=0.5163
bk0: 1a 32385i bk1: 4a 32384i bk2: 41a 32364i bk3: 48a 32350i bk4: 40a 32361i bk5: 40a 32322i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.005371 
total_CMD = 32397 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 32159 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32218 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005371 
Either_Row_CoL_Bus_Util = 0.005525 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005587 
queue_avg = 0.010803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0108035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32216 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005402
n_activity=346 dram_eff=0.5058
bk0: 2a 32384i bk1: 1a 32385i bk2: 42a 32376i bk3: 50a 32360i bk4: 40a 32358i bk5: 40a 32341i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.005402 
total_CMD = 32397 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 32160 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32216 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005402 
Either_Row_CoL_Bus_Util = 0.005587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0113591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32217 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005371
n_activity=346 dram_eff=0.5029
bk0: 2a 32384i bk1: 2a 32385i bk2: 41a 32364i bk3: 49a 32347i bk4: 40a 32357i bk5: 40a 32329i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.005371 
total_CMD = 32397 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 32167 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32217 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005371 
Either_Row_CoL_Bus_Util = 0.005556 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0114825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32218 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005402
n_activity=359 dram_eff=0.4875
bk0: 5a 32384i bk1: 2a 32384i bk2: 40a 32372i bk3: 48a 32359i bk4: 40a 32350i bk5: 40a 32324i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.005402 
total_CMD = 32397 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 32148 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32218 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005402 
Either_Row_CoL_Bus_Util = 0.005525 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.011173 
queue_avg = 0.007686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0076859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32217 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005402
n_activity=465 dram_eff=0.3763
bk0: 4a 32384i bk1: 1a 32385i bk2: 41a 32374i bk3: 49a 32365i bk4: 40a 32366i bk5: 40a 32355i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.005402 
total_CMD = 32397 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 32156 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32217 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005402 
Either_Row_CoL_Bus_Util = 0.005556 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005556 
queue_avg = 0.003519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00351884
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32216 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005402
n_activity=414 dram_eff=0.4227
bk0: 1a 32385i bk1: 4a 32385i bk2: 42a 32368i bk3: 48a 32354i bk4: 40a 32351i bk5: 40a 32326i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.005402 
total_CMD = 32397 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 32153 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32216 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005402 
Either_Row_CoL_Bus_Util = 0.005587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00892058
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32217 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005371
n_activity=424 dram_eff=0.4104
bk0: 4a 32382i bk1: 1a 32385i bk2: 40a 32370i bk3: 49a 32365i bk4: 40a 32351i bk5: 40a 32337i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.005371 
total_CMD = 32397 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 32153 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32217 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005371 
Either_Row_CoL_Bus_Util = 0.005556 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00888971
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32218 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00534
n_activity=444 dram_eff=0.3896
bk0: 1a 32385i bk1: 4a 32383i bk2: 40a 32368i bk3: 48a 32368i bk4: 40a 32364i bk5: 40a 32364i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.005340 
total_CMD = 32397 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 32148 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32218 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005340 
Either_Row_CoL_Bus_Util = 0.005525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00453746
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32227 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005062
n_activity=362 dram_eff=0.453
bk0: 1a 32385i bk1: 2a 32385i bk2: 41a 32371i bk3: 40a 32363i bk4: 40a 32355i bk5: 40a 32327i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.005062 
total_CMD = 32397 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 32169 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32227 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005062 
Either_Row_CoL_Bus_Util = 0.005247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0138284
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32224 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005155
n_activity=303 dram_eff=0.5512
bk0: 4a 32383i bk1: 2a 32384i bk2: 41a 32368i bk3: 40a 32367i bk4: 40a 32356i bk5: 40a 32329i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.005155 
total_CMD = 32397 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 32173 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32224 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005155 
Either_Row_CoL_Bus_Util = 0.005340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00811804
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32222 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005217
n_activity=375 dram_eff=0.4507
bk0: 2a 32384i bk1: 4a 32384i bk2: 42a 32367i bk3: 41a 32369i bk4: 40a 32350i bk5: 40a 32331i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.005217 
total_CMD = 32397 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 32154 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32222 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005217 
Either_Row_CoL_Bus_Util = 0.005402 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0115134
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32227 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005093
n_activity=370 dram_eff=0.4459
bk0: 2a 32385i bk1: 1a 32385i bk2: 40a 32365i bk3: 42a 32362i bk4: 40a 32350i bk5: 40a 32324i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.005093 
total_CMD = 32397 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 32157 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32227 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005093 
Either_Row_CoL_Bus_Util = 0.005247 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005882 
queue_avg = 0.008982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00898231
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32218 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005371
n_activity=391 dram_eff=0.445
bk0: 3a 32385i bk1: 2a 32385i bk2: 41a 32374i bk3: 48a 32360i bk4: 40a 32363i bk5: 40a 32337i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.005371 
total_CMD = 32397 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 32149 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32218 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005371 
Either_Row_CoL_Bus_Util = 0.005525 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005587 
queue_avg = 0.009569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00956879
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32216 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005433
n_activity=339 dram_eff=0.5192
bk0: 3a 32385i bk1: 3a 32385i bk2: 40a 32365i bk3: 50a 32359i bk4: 40a 32359i bk5: 40a 32320i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.005433 
total_CMD = 32397 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 32162 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32216 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005433 
Either_Row_CoL_Bus_Util = 0.005587 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005525 
queue_avg = 0.010526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0105257
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32218 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005371
n_activity=293 dram_eff=0.5939
bk0: 3a 32385i bk1: 2a 32384i bk2: 40a 32372i bk3: 49a 32348i bk4: 40a 32346i bk5: 40a 32332i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.005371 
total_CMD = 32397 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32218 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005371 
Either_Row_CoL_Bus_Util = 0.005525 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005587 
queue_avg = 0.008334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0083341
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32214 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005463
n_activity=392 dram_eff=0.4515
bk0: 3a 32385i bk1: 3a 32384i bk2: 43a 32371i bk3: 48a 32363i bk4: 40a 32350i bk5: 40a 32307i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.005463 
total_CMD = 32397 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 32159 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32214 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005463 
Either_Row_CoL_Bus_Util = 0.005649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0309905
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32207 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00568
n_activity=446 dram_eff=0.4126
bk0: 2a 32384i bk1: 5a 32385i bk2: 41a 32364i bk3: 48a 32355i bk4: 48a 32350i bk5: 40a 32335i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.005680 
total_CMD = 32397 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 32135 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32207 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005680 
Either_Row_CoL_Bus_Util = 0.005865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00888971
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32213 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005494
n_activity=384 dram_eff=0.4635
bk0: 2a 32383i bk1: 2a 32385i bk2: 42a 32371i bk3: 50a 32354i bk4: 42a 32348i bk5: 40a 32323i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.005494 
total_CMD = 32397 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 32159 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32213 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005494 
Either_Row_CoL_Bus_Util = 0.005680 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0120382
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32211 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005556
n_activity=413 dram_eff=0.4358
bk0: 1a 32385i bk1: 2a 32385i bk2: 41a 32375i bk3: 48a 32356i bk4: 48a 32342i bk5: 40a 32309i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.005556 
total_CMD = 32397 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 32146 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32211 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005556 
Either_Row_CoL_Bus_Util = 0.005741 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0145384
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32210 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005587
n_activity=394 dram_eff=0.4594
bk0: 4a 32384i bk1: 1a 32385i bk2: 40a 32376i bk3: 48a 32359i bk4: 48a 32341i bk5: 40a 32313i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.005587 
total_CMD = 32397 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 32151 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32210 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005587 
Either_Row_CoL_Bus_Util = 0.005772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0199401
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32212 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005587
n_activity=349 dram_eff=0.5186
bk0: 2a 32385i bk1: 1a 32384i bk2: 41a 32369i bk3: 49a 32352i bk4: 48a 32346i bk5: 40a 32314i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.005587 
total_CMD = 32397 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 32160 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32212 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005587 
Either_Row_CoL_Bus_Util = 0.005710 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.010811 
queue_avg = 0.015773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0157731
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32208 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005649
n_activity=365 dram_eff=0.5014
bk0: 2a 32385i bk1: 4a 32383i bk2: 41a 32375i bk3: 48a 32358i bk4: 48a 32355i bk5: 40a 32309i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.005649 
total_CMD = 32397 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 32140 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32208 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005649 
Either_Row_CoL_Bus_Util = 0.005834 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0175634
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32210 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005587
n_activity=341 dram_eff=0.5308
bk0: 2a 32385i bk1: 1a 32385i bk2: 41a 32372i bk3: 49a 32357i bk4: 48a 32343i bk5: 40a 32333i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.005587 
total_CMD = 32397 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 32147 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32210 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005587 
Either_Row_CoL_Bus_Util = 0.005772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0108652
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32209 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005618
n_activity=383 dram_eff=0.4752
bk0: 2a 32383i bk1: 4a 32384i bk2: 40a 32369i bk3: 48a 32352i bk4: 48a 32343i bk5: 40a 32345i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.005618 
total_CMD = 32397 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 32147 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32209 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005618 
Either_Row_CoL_Bus_Util = 0.005803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00780937
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32210 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005587
n_activity=367 dram_eff=0.4932
bk0: 1a 32385i bk1: 2a 32383i bk2: 41a 32364i bk3: 49a 32361i bk4: 48a 32353i bk5: 40a 32322i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.005587 
total_CMD = 32397 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 32142 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32210 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005587 
Either_Row_CoL_Bus_Util = 0.005772 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0180264
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32209 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005618
n_activity=329 dram_eff=0.5532
bk0: 4a 32381i bk1: 1a 32383i bk2: 41a 32372i bk3: 48a 32359i bk4: 48a 32345i bk5: 40a 32319i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.005618 
total_CMD = 32397 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 32169 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32209 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005618 
Either_Row_CoL_Bus_Util = 0.005803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.017872
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32205 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005772
n_activity=398 dram_eff=0.4698
bk0: 4a 32384i bk1: 5a 32382i bk2: 42a 32363i bk3: 48a 32358i bk4: 48a 32339i bk5: 40a 32325i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.005772 
total_CMD = 32397 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 32135 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32205 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005772 
Either_Row_CoL_Bus_Util = 0.005926 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005208 
queue_avg = 0.029046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0290459
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32397 n_nop=32211 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005587
n_activity=396 dram_eff=0.4571
bk0: 1a 32385i bk1: 2a 32385i bk2: 40a 32357i bk3: 50a 32357i bk4: 48a 32347i bk5: 40a 32341i bk6: 0a 32397i bk7: 0a 32397i bk8: 0a 32397i bk9: 0a 32397i bk10: 0a 32397i bk11: 0a 32397i bk12: 0a 32397i bk13: 0a 32397i bk14: 0a 32397i bk15: 0a 32397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.005587 
total_CMD = 32397 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 32143 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32397 
n_nop = 32211 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.005587 
Either_Row_CoL_Bus_Util = 0.005741 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005376 
queue_avg = 0.011390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0113899

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 1668, Miss = 96, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 1582, Miss = 92, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 1460, Miss = 86, Miss_rate = 0.059, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 1780, Miss = 96, Miss_rate = 0.054, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 1575, Miss = 90, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 1710, Miss = 94, Miss_rate = 0.055, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 1657, Miss = 92, Miss_rate = 0.056, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 1780, Miss = 96, Miss_rate = 0.054, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 1728, Miss = 96, Miss_rate = 0.056, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 1474, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 1728, Miss = 96, Miss_rate = 0.056, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 1531, Miss = 88, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 1593, Miss = 94, Miss_rate = 0.059, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 1652, Miss = 94, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 1552, Miss = 92, Miss_rate = 0.059, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 1550, Miss = 92, Miss_rate = 0.059, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 1575, Miss = 90, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 1625, Miss = 94, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 1668, Miss = 96, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 1625, Miss = 94, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 1575, Miss = 90, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 1668, Miss = 96, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 1740, Miss = 104, Miss_rate = 0.060, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 1729, Miss = 100, Miss_rate = 0.058, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 1684, Miss = 100, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 1654, Miss = 100, Miss_rate = 0.060, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 1718, Miss = 100, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 1718, Miss = 100, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 1489, Miss = 86, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 1718, Miss = 100, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 1532, Miss = 88, Miss_rate = 0.057, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 1718, Miss = 100, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 1575, Miss = 90, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 1890, Miss = 108, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 1446, Miss = 84, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 101493
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0576
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31948
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70153
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=101493
icnt_total_pkts_simt_to_mem=101493
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 101493
Req_Network_cycles = 43146
Req_Network_injected_packets_per_cycle =       2.3523 
Req_Network_conflicts_per_cycle =       2.0278
Req_Network_conflicts_per_cycle_util =      21.2465
Req_Bank_Level_Parallism =      24.6462
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.1162
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0466

Reply_Network_injected_packets_num = 101493
Reply_Network_cycles = 43146
Reply_Network_injected_packets_per_cycle =        2.3523
Reply_Network_conflicts_per_cycle =        1.9632
Reply_Network_conflicts_per_cycle_util =      18.7645
Reply_Bank_Level_Parallism =      22.4840
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3569
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0294
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 37 sec (337 sec)
gpgpu_simulation_rate = 11185 (inst/sec)
gpgpu_simulation_rate = 128 (cycle/sec)
gpgpu_silicon_slowdown = 8843750x
Processing kernel ./traces/kernel-8.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 8
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-8.traceg
GPGPU-Sim uArch: Shader 286 bind to kernel 8 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x383bd030, kernel=0x7c614680
thread block = 0,0,0
GPGPU-Sim uArch: Shader 294 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x39bbfff0, kernel=0x7c614680
thread block = 1,0,0
GPGPU-Sim uArch: Shader 302 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b3c2fb0, kernel=0x7c614680
thread block = 2,0,0
GPGPU-Sim uArch: Shader 310 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3cbc5f70, kernel=0x7c614680
thread block = 3,0,0
GPGPU-Sim uArch: Shader 318 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e3c8f30, kernel=0x7c614680
thread block = 4,0,0
GPGPU-Sim uArch: Shader 326 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fbcbef0, kernel=0x7c614680
thread block = 5,0,0
GPGPU-Sim uArch: Shader 334 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x413ceeb0, kernel=0x7c614680
thread block = 6,0,0
GPGPU-Sim uArch: Shader 342 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42bd1e70, kernel=0x7c614680
thread block = 7,0,0
GPGPU-Sim uArch: Shader 350 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x443d4e30, kernel=0x7c614680
thread block = 8,0,0
GPGPU-Sim uArch: Shader 358 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45bd7df0, kernel=0x7c614680
thread block = 9,0,0
GPGPU-Sim uArch: Shader 366 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x473dadb0, kernel=0x7c614680
thread block = 10,0,0
GPGPU-Sim uArch: Shader 374 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x48bddd70, kernel=0x7c614680
thread block = 11,0,0
GPGPU-Sim uArch: Shader 382 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a3e0d30, kernel=0x7c614680
thread block = 12,0,0
GPGPU-Sim uArch: Shader 390 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4bbe3cf0, kernel=0x7c614680
thread block = 0,1,0
GPGPU-Sim uArch: Shader 398 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d3e6cb0, kernel=0x7c614680
thread block = 1,1,0
GPGPU-Sim uArch: Shader 406 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ebe9c70, kernel=0x7c614680
thread block = 2,1,0
GPGPU-Sim uArch: Shader 414 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x503ecc30, kernel=0x7c614680
thread block = 3,1,0
GPGPU-Sim uArch: Shader 422 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x51befbf0, kernel=0x7c614680
thread block = 4,1,0
GPGPU-Sim uArch: Shader 430 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x533f2bb0, kernel=0x7c614680
thread block = 5,1,0
GPGPU-Sim uArch: Shader 438 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54bf5b70, kernel=0x7c614680
thread block = 6,1,0
GPGPU-Sim uArch: Shader 446 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x563f8b30, kernel=0x7c614680
thread block = 7,1,0
GPGPU-Sim uArch: Shader 454 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57bfbaf0, kernel=0x7c614680
thread block = 8,1,0
GPGPU-Sim uArch: Shader 462 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x593feab0, kernel=0x7c614680
thread block = 9,1,0
GPGPU-Sim uArch: Shader 470 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ac01a70, kernel=0x7c614680
thread block = 10,1,0
GPGPU-Sim uArch: Shader 478 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c404a30, kernel=0x7c614680
thread block = 11,1,0
GPGPU-Sim uArch: Shader 486 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5dc079f0, kernel=0x7c614680
thread block = 12,1,0
GPGPU-Sim uArch: Shader 494 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f40a9b0, kernel=0x7c614680
thread block = 0,2,0
GPGPU-Sim uArch: Shader 502 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x60c0d970, kernel=0x7c614680
thread block = 1,2,0
GPGPU-Sim uArch: Shader 510 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62410930, kernel=0x7c614680
thread block = 2,2,0
GPGPU-Sim uArch: Shader 518 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63c138f0, kernel=0x7c614680
thread block = 3,2,0
GPGPU-Sim uArch: Shader 526 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x654168b0, kernel=0x7c614680
thread block = 4,2,0
GPGPU-Sim uArch: Shader 534 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66c19870, kernel=0x7c614680
thread block = 5,2,0
GPGPU-Sim uArch: Shader 542 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6841c830, kernel=0x7c614680
thread block = 6,2,0
GPGPU-Sim uArch: Shader 550 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x69c1f7f0, kernel=0x7c614680
thread block = 7,2,0
GPGPU-Sim uArch: Shader 558 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b4227b0, kernel=0x7c614680
thread block = 8,2,0
GPGPU-Sim uArch: Shader 566 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6cc25770, kernel=0x7c614680
thread block = 9,2,0
GPGPU-Sim uArch: Shader 574 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e428730, kernel=0x7c614680
thread block = 10,2,0
GPGPU-Sim uArch: Shader 582 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6fc2b6f0, kernel=0x7c614680
thread block = 11,2,0
GPGPU-Sim uArch: Shader 590 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7142e6b0, kernel=0x7c614680
thread block = 12,2,0
GPGPU-Sim uArch: Shader 598 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72c31670, kernel=0x7c614680
thread block = 0,3,0
GPGPU-Sim uArch: Shader 606 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74434630, kernel=0x7c614680
thread block = 1,3,0
GPGPU-Sim uArch: Shader 614 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75c375f0, kernel=0x7c614680
thread block = 2,3,0
GPGPU-Sim uArch: Shader 622 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7743a5b0, kernel=0x7c614680
thread block = 3,3,0
GPGPU-Sim uArch: Shader 630 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x78c3d570, kernel=0x7c614680
thread block = 4,3,0
GPGPU-Sim uArch: Shader 638 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a440530, kernel=0x7c614680
thread block = 5,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e54ed0, kernel=0x7c614680
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5657e90, kernel=0x7c614680
thread block = 7,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e5ae50, kernel=0x7c614680
thread block = 8,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x865de10, kernel=0x7c614680
thread block = 9,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9e60dd0, kernel=0x7c614680
thread block = 10,3,0
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb663d90, kernel=0x7c614680
thread block = 11,3,0
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xce66d50, kernel=0x7c614680
thread block = 12,3,0
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe669d10, kernel=0x7c614680
thread block = 0,4,0
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfe6ccd0, kernel=0x7c614680
thread block = 1,4,0
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1166fc90, kernel=0x7c614680
thread block = 2,4,0
GPGPU-Sim uArch: Shader 87 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12e72c50, kernel=0x7c614680
thread block = 3,4,0
GPGPU-Sim uArch: Shader 95 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14675c10, kernel=0x7c614680
thread block = 4,4,0
GPGPU-Sim uArch: Shader 103 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15e78bd0, kernel=0x7c614680
thread block = 5,4,0
GPGPU-Sim uArch: Shader 111 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1767bb90, kernel=0x7c614680
thread block = 6,4,0
GPGPU-Sim uArch: Shader 119 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18e7eb50, kernel=0x7c614680
thread block = 7,4,0
GPGPU-Sim uArch: Shader 127 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a681b10, kernel=0x7c614680
thread block = 8,4,0
GPGPU-Sim uArch: Shader 135 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1be84ad0, kernel=0x7c614680
thread block = 9,4,0
GPGPU-Sim uArch: Shader 143 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d687a90, kernel=0x7c614680
thread block = 10,4,0
GPGPU-Sim uArch: Shader 151 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ee8aa50, kernel=0x7c614680
thread block = 11,4,0
GPGPU-Sim uArch: Shader 159 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2068da10, kernel=0x7c614680
thread block = 12,4,0
GPGPU-Sim uArch: Shader 167 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21e909d0, kernel=0x7c614680
thread block = 0,5,0
GPGPU-Sim uArch: Shader 175 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23693990, kernel=0x7c614680
thread block = 1,5,0
GPGPU-Sim uArch: Shader 183 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24e96950, kernel=0x7c614680
thread block = 2,5,0
GPGPU-Sim uArch: Shader 191 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26699910, kernel=0x7c614680
thread block = 3,5,0
GPGPU-Sim uArch: Shader 199 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x27e9c8d0, kernel=0x7c614680
thread block = 4,5,0
GPGPU-Sim uArch: Shader 207 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2969f890, kernel=0x7c614680
thread block = 5,5,0
GPGPU-Sim uArch: Shader 215 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2aea2850, kernel=0x7c614680
thread block = 6,5,0
GPGPU-Sim uArch: Shader 223 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c6a5810, kernel=0x7c614680
thread block = 7,5,0
GPGPU-Sim uArch: Shader 231 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2dea87d0, kernel=0x7c614680
thread block = 8,5,0
GPGPU-Sim uArch: Shader 239 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f6ab790, kernel=0x7c614680
thread block = 9,5,0
GPGPU-Sim uArch: Shader 247 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30eae750, kernel=0x7c614680
thread block = 10,5,0
GPGPU-Sim uArch: Shader 255 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x326b1710, kernel=0x7c614680
thread block = 11,5,0
GPGPU-Sim uArch: Shader 263 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33eb46d0, kernel=0x7c614680
thread block = 12,5,0
GPGPU-Sim uArch: Shader 271 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x356b7690, kernel=0x7c614680
thread block = 0,6,0
GPGPU-Sim uArch: Shader 279 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36eba650, kernel=0x7c614680
thread block = 1,6,0
GPGPU-Sim uArch: Shader 287 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x386bd610, kernel=0x7c614680
thread block = 2,6,0
GPGPU-Sim uArch: Shader 295 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x39ec05d0, kernel=0x7c614680
thread block = 3,6,0
GPGPU-Sim uArch: Shader 303 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b6c3590, kernel=0x7c614680
thread block = 4,6,0
GPGPU-Sim uArch: Shader 311 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3cec6550, kernel=0x7c614680
thread block = 5,6,0
GPGPU-Sim uArch: Shader 319 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e6c9510, kernel=0x7c614680
thread block = 6,6,0
GPGPU-Sim uArch: Shader 327 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fecc4d0, kernel=0x7c614680
thread block = 7,6,0
GPGPU-Sim uArch: Shader 335 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x416cf490, kernel=0x7c614680
thread block = 8,6,0
GPGPU-Sim uArch: Shader 343 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42ed2450, kernel=0x7c614680
thread block = 9,6,0
GPGPU-Sim uArch: Shader 351 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x446d5410, kernel=0x7c614680
thread block = 10,6,0
GPGPU-Sim uArch: Shader 359 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45ed83d0, kernel=0x7c614680
thread block = 11,6,0
GPGPU-Sim uArch: Shader 367 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x476db390, kernel=0x7c614680
thread block = 12,6,0
GPGPU-Sim uArch: Shader 375 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x48ede350, kernel=0x7c614680
thread block = 0,7,0
GPGPU-Sim uArch: Shader 383 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a6e1310, kernel=0x7c614680
thread block = 1,7,0
GPGPU-Sim uArch: Shader 391 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4bee42d0, kernel=0x7c614680
thread block = 2,7,0
GPGPU-Sim uArch: Shader 399 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d6e7290, kernel=0x7c614680
thread block = 3,7,0
GPGPU-Sim uArch: Shader 407 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4eeea250, kernel=0x7c614680
thread block = 4,7,0
GPGPU-Sim uArch: Shader 415 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x506ed210, kernel=0x7c614680
thread block = 5,7,0
GPGPU-Sim uArch: Shader 423 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x51ef01d0, kernel=0x7c614680
thread block = 6,7,0
GPGPU-Sim uArch: Shader 431 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x536f3190, kernel=0x7c614680
thread block = 7,7,0
GPGPU-Sim uArch: Shader 439 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54ef6150, kernel=0x7c614680
thread block = 8,7,0
GPGPU-Sim uArch: Shader 447 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x566f9110, kernel=0x7c614680
thread block = 9,7,0
GPGPU-Sim uArch: Shader 455 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57efc0d0, kernel=0x7c614680
thread block = 10,7,0
GPGPU-Sim uArch: Shader 463 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x596ff090, kernel=0x7c614680
thread block = 11,7,0
GPGPU-Sim uArch: Shader 471 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5af02050, kernel=0x7c614680
thread block = 12,7,0
GPGPU-Sim uArch: Shader 479 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c705010, kernel=0x7c614680
thread block = 0,8,0
GPGPU-Sim uArch: Shader 487 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5df07fd0, kernel=0x7c614680
thread block = 1,8,0
GPGPU-Sim uArch: Shader 495 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f70af90, kernel=0x7c614680
thread block = 2,8,0
GPGPU-Sim uArch: Shader 503 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x60f0df50, kernel=0x7c614680
thread block = 3,8,0
GPGPU-Sim uArch: Shader 511 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62710f10, kernel=0x7c614680
thread block = 4,8,0
GPGPU-Sim uArch: Shader 519 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63f13ed0, kernel=0x7c614680
thread block = 5,8,0
GPGPU-Sim uArch: Shader 527 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65716e90, kernel=0x7c614680
thread block = 6,8,0
GPGPU-Sim uArch: Shader 535 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66f19e50, kernel=0x7c614680
thread block = 7,8,0
GPGPU-Sim uArch: Shader 543 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6871ce10, kernel=0x7c614680
thread block = 8,8,0
GPGPU-Sim uArch: Shader 551 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x69f1fdd0, kernel=0x7c614680
thread block = 9,8,0
GPGPU-Sim uArch: Shader 559 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b722d90, kernel=0x7c614680
thread block = 10,8,0
GPGPU-Sim uArch: Shader 567 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6cf25d50, kernel=0x7c614680
thread block = 11,8,0
GPGPU-Sim uArch: Shader 575 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e728d10, kernel=0x7c614680
thread block = 12,8,0
GPGPU-Sim uArch: Shader 583 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ff2bcd0, kernel=0x7c614680
thread block = 0,9,0
GPGPU-Sim uArch: Shader 591 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7172ec90, kernel=0x7c614680
thread block = 1,9,0
GPGPU-Sim uArch: Shader 599 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72f31c50, kernel=0x7c614680
thread block = 2,9,0
GPGPU-Sim uArch: Shader 607 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74734c10, kernel=0x7c614680
thread block = 3,9,0
GPGPU-Sim uArch: Shader 615 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75f37bd0, kernel=0x7c614680
thread block = 4,9,0
GPGPU-Sim uArch: Shader 623 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7773ab90, kernel=0x7c614680
thread block = 5,9,0
GPGPU-Sim uArch: Shader 631 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x78f3db50, kernel=0x7c614680
thread block = 6,9,0
GPGPU-Sim uArch: Shader 639 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a740b10, kernel=0x7c614680
thread block = 7,9,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2952370, kernel=0x7c614680
thread block = 8,9,0
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41554b0, kernel=0x7c614680
thread block = 9,9,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5958470, kernel=0x7c614680
thread block = 10,9,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x715b430, kernel=0x7c614680
thread block = 11,9,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x895e3f0, kernel=0x7c614680
thread block = 12,9,0
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa1613b0, kernel=0x7c614680
thread block = 0,10,0
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb964370, kernel=0x7c614680
thread block = 1,10,0
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd167330, kernel=0x7c614680
thread block = 2,10,0
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe96a2f0, kernel=0x7c614680
thread block = 3,10,0
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1016d2b0, kernel=0x7c614680
thread block = 4,10,0
GPGPU-Sim uArch: Shader 80 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11970270, kernel=0x7c614680
thread block = 5,10,0
GPGPU-Sim uArch: Shader 88 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13173230, kernel=0x7c614680
thread block = 6,10,0
GPGPU-Sim uArch: Shader 96 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x149761f0, kernel=0x7c614680
thread block = 7,10,0
GPGPU-Sim uArch: Shader 104 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x161791b0, kernel=0x7c614680
thread block = 8,10,0
GPGPU-Sim uArch: Shader 112 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1797c170, kernel=0x7c614680
thread block = 9,10,0
GPGPU-Sim uArch: Shader 120 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1917f130, kernel=0x7c614680
thread block = 10,10,0
GPGPU-Sim uArch: Shader 128 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a9820f0, kernel=0x7c614680
thread block = 11,10,0
GPGPU-Sim uArch: Shader 136 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c1850b0, kernel=0x7c614680
thread block = 12,10,0
GPGPU-Sim uArch: Shader 144 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d988070, kernel=0x7c614680
thread block = 0,11,0
GPGPU-Sim uArch: Shader 152 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f18b030, kernel=0x7c614680
thread block = 1,11,0
GPGPU-Sim uArch: Shader 160 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2098dff0, kernel=0x7c614680
thread block = 2,11,0
GPGPU-Sim uArch: Shader 168 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22190fb0, kernel=0x7c614680
thread block = 3,11,0
GPGPU-Sim uArch: Shader 176 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23993f70, kernel=0x7c614680
thread block = 4,11,0
GPGPU-Sim uArch: Shader 184 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25196f30, kernel=0x7c614680
thread block = 5,11,0
GPGPU-Sim uArch: Shader 192 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26999ef0, kernel=0x7c614680
thread block = 6,11,0
GPGPU-Sim uArch: Shader 200 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2819ceb0, kernel=0x7c614680
thread block = 7,11,0
GPGPU-Sim uArch: Shader 208 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2999fe70, kernel=0x7c614680
thread block = 8,11,0
GPGPU-Sim uArch: Shader 216 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b1a2e30, kernel=0x7c614680
thread block = 9,11,0
GPGPU-Sim uArch: Shader 224 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c9a5df0, kernel=0x7c614680
thread block = 10,11,0
GPGPU-Sim uArch: Shader 232 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e1a8db0, kernel=0x7c614680
thread block = 11,11,0
GPGPU-Sim uArch: Shader 240 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f9abd70, kernel=0x7c614680
thread block = 12,11,0
GPGPU-Sim uArch: Shader 248 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x311aed30, kernel=0x7c614680
thread block = 0,12,0
GPGPU-Sim uArch: Shader 256 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x329b1cf0, kernel=0x7c614680
thread block = 1,12,0
GPGPU-Sim uArch: Shader 264 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x341b4cb0, kernel=0x7c614680
thread block = 2,12,0
GPGPU-Sim uArch: Shader 272 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x359b7c70, kernel=0x7c614680
thread block = 3,12,0
GPGPU-Sim uArch: Shader 280 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x371bac30, kernel=0x7c614680
thread block = 4,12,0
GPGPU-Sim uArch: Shader 288 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x389bdbf0, kernel=0x7c614680
thread block = 5,12,0
GPGPU-Sim uArch: Shader 296 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a1c0bb0, kernel=0x7c614680
thread block = 6,12,0
GPGPU-Sim uArch: Shader 304 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b9c3b70, kernel=0x7c614680
thread block = 7,12,0
GPGPU-Sim uArch: Shader 312 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d1c6b30, kernel=0x7c614680
thread block = 8,12,0
GPGPU-Sim uArch: Shader 320 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e9c9af0, kernel=0x7c614680
thread block = 9,12,0
GPGPU-Sim uArch: Shader 328 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x401ccab0, kernel=0x7c614680
thread block = 10,12,0
GPGPU-Sim uArch: Shader 336 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x419cfa70, kernel=0x7c614680
thread block = 11,12,0
GPGPU-Sim uArch: Shader 344 bind to kernel 8 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x431d2a30, kernel=0x7c614680
thread block = 12,12,0
Destroy streams for kernel 8: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 6609
gpu_sim_insn = 1229840
gpu_ipc =     186.0856
gpu_tot_sim_cycle = 49755
gpu_tot_sim_insn = 4999440
gpu_tot_ipc =     100.4812
gpu_tot_issued_cta = 684
gpu_occupancy = 10.5013% 
gpu_tot_occupancy = 10.7811% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6133
partiton_level_parallism_total  =       2.7855
partiton_level_parallism_util =      33.3016
partiton_level_parallism_util_total  =      26.4689
L2_BW  =     203.3345 GB/Sec
L2_BW_total  =     100.9008 GB/Sec
gpu_total_sim_rate=12593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3660, Miss = 1559, Miss_rate = 0.426, Pending_hits = 1749, Reservation_fails = 705
	L1D_cache_core[1]: Access = 3561, Miss = 1461, Miss_rate = 0.410, Pending_hits = 1748, Reservation_fails = 825
	L1D_cache_core[2]: Access = 3815, Miss = 1451, Miss_rate = 0.380, Pending_hits = 1961, Reservation_fails = 749
	L1D_cache_core[3]: Access = 3815, Miss = 1452, Miss_rate = 0.381, Pending_hits = 1960, Reservation_fails = 748
	L1D_cache_core[4]: Access = 3703, Miss = 1408, Miss_rate = 0.380, Pending_hits = 1904, Reservation_fails = 869
	L1D_cache_core[5]: Access = 3815, Miss = 1452, Miss_rate = 0.381, Pending_hits = 1960, Reservation_fails = 812
	L1D_cache_core[6]: Access = 3631, Miss = 1381, Miss_rate = 0.380, Pending_hits = 1868, Reservation_fails = 706
	L1D_cache_core[7]: Access = 3815, Miss = 1452, Miss_rate = 0.381, Pending_hits = 1960, Reservation_fails = 725
	L1D_cache_core[8]: Access = 3687, Miss = 1403, Miss_rate = 0.381, Pending_hits = 1896, Reservation_fails = 825
	L1D_cache_core[9]: Access = 3782, Miss = 1435, Miss_rate = 0.379, Pending_hits = 1960, Reservation_fails = 997
	L1D_cache_core[10]: Access = 3702, Miss = 1404, Miss_rate = 0.379, Pending_hits = 1919, Reservation_fails = 758
	L1D_cache_core[11]: Access = 3650, Miss = 1546, Miss_rate = 0.424, Pending_hits = 1749, Reservation_fails = 881
	L1D_cache_core[12]: Access = 3525, Miss = 1437, Miss_rate = 0.408, Pending_hits = 1735, Reservation_fails = 782
	L1D_cache_core[13]: Access = 3871, Miss = 1471, Miss_rate = 0.380, Pending_hits = 1978, Reservation_fails = 948
	L1D_cache_core[14]: Access = 3844, Miss = 1462, Miss_rate = 0.380, Pending_hits = 1964, Reservation_fails = 849
	L1D_cache_core[15]: Access = 3848, Miss = 1468, Miss_rate = 0.381, Pending_hits = 1977, Reservation_fails = 912
	L1D_cache_core[16]: Access = 3848, Miss = 1468, Miss_rate = 0.381, Pending_hits = 1977, Reservation_fails = 901
	L1D_cache_core[17]: Access = 3736, Miss = 1424, Miss_rate = 0.381, Pending_hits = 1921, Reservation_fails = 808
	L1D_cache_core[18]: Access = 3848, Miss = 1468, Miss_rate = 0.381, Pending_hits = 1977, Reservation_fails = 880
	L1D_cache_core[19]: Access = 3664, Miss = 1397, Miss_rate = 0.381, Pending_hits = 1885, Reservation_fails = 715
	L1D_cache_core[20]: Access = 3799, Miss = 1451, Miss_rate = 0.382, Pending_hits = 1961, Reservation_fails = 930
	L1D_cache_core[21]: Access = 3675, Miss = 1404, Miss_rate = 0.382, Pending_hits = 1897, Reservation_fails = 924
	L1D_cache_core[22]: Access = 3634, Miss = 1546, Miss_rate = 0.425, Pending_hits = 1733, Reservation_fails = 950
	L1D_cache_core[23]: Access = 3475, Miss = 1422, Miss_rate = 0.409, Pending_hits = 1704, Reservation_fails = 763
	L1D_cache_core[24]: Access = 3789, Miss = 1439, Miss_rate = 0.380, Pending_hits = 1928, Reservation_fails = 872
	L1D_cache_core[25]: Access = 3705, Miss = 1408, Miss_rate = 0.380, Pending_hits = 1886, Reservation_fails = 740
	L1D_cache_core[26]: Access = 3766, Miss = 1436, Miss_rate = 0.381, Pending_hits = 1927, Reservation_fails = 963
	L1D_cache_core[27]: Access = 3742, Miss = 1427, Miss_rate = 0.381, Pending_hits = 1914, Reservation_fails = 937
	L1D_cache_core[28]: Access = 3766, Miss = 1436, Miss_rate = 0.381, Pending_hits = 1927, Reservation_fails = 868
	L1D_cache_core[29]: Access = 3766, Miss = 1436, Miss_rate = 0.381, Pending_hits = 1927, Reservation_fails = 820
	L1D_cache_core[30]: Access = 3654, Miss = 1392, Miss_rate = 0.381, Pending_hits = 1871, Reservation_fails = 776
	L1D_cache_core[31]: Access = 3684, Miss = 1403, Miss_rate = 0.381, Pending_hits = 1894, Reservation_fails = 713
	L1D_cache_core[32]: Access = 3509, Miss = 1335, Miss_rate = 0.380, Pending_hits = 1805, Reservation_fails = 788
	L1D_cache_core[33]: Access = 3601, Miss = 1530, Miss_rate = 0.425, Pending_hits = 1716, Reservation_fails = 883
	L1D_cache_core[34]: Access = 3424, Miss = 1399, Miss_rate = 0.409, Pending_hits = 1679, Reservation_fails = 706
	L1D_cache_core[35]: Access = 3822, Miss = 1455, Miss_rate = 0.381, Pending_hits = 1945, Reservation_fails = 987
	L1D_cache_core[36]: Access = 3689, Miss = 1406, Miss_rate = 0.381, Pending_hits = 1880, Reservation_fails = 858
	L1D_cache_core[37]: Access = 3799, Miss = 1452, Miss_rate = 0.382, Pending_hits = 1944, Reservation_fails = 927
	L1D_cache_core[38]: Access = 3719, Miss = 1421, Miss_rate = 0.382, Pending_hits = 1903, Reservation_fails = 730
	L1D_cache_core[39]: Access = 3799, Miss = 1452, Miss_rate = 0.382, Pending_hits = 1944, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3775, Miss = 1443, Miss_rate = 0.382, Pending_hits = 1931, Reservation_fails = 838
	L1D_cache_core[41]: Access = 3799, Miss = 1452, Miss_rate = 0.382, Pending_hits = 1944, Reservation_fails = 881
	L1D_cache_core[42]: Access = 3799, Miss = 1452, Miss_rate = 0.382, Pending_hits = 1944, Reservation_fails = 1037
	L1D_cache_core[43]: Access = 3707, Miss = 1416, Miss_rate = 0.382, Pending_hits = 1893, Reservation_fails = 887
	L1D_cache_core[44]: Access = 3423, Miss = 1306, Miss_rate = 0.382, Pending_hits = 1746, Reservation_fails = 838
	L1D_cache_core[45]: Access = 3311, Miss = 1262, Miss_rate = 0.381, Pending_hits = 1690, Reservation_fails = 837
	L1D_cache_core[46]: Access = 3423, Miss = 1306, Miss_rate = 0.382, Pending_hits = 1746, Reservation_fails = 913
	L1D_cache_core[47]: Access = 3233, Miss = 1234, Miss_rate = 0.382, Pending_hits = 1653, Reservation_fails = 624
	L1D_cache_core[48]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 716
	L1D_cache_core[49]: Access = 3272, Miss = 1253, Miss_rate = 0.383, Pending_hits = 1682, Reservation_fails = 697
	L1D_cache_core[50]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 720
	L1D_cache_core[51]: Access = 3320, Miss = 1271, Miss_rate = 0.383, Pending_hits = 1705, Reservation_fails = 676
	L1D_cache_core[52]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 764
	L1D_cache_core[53]: Access = 3376, Miss = 1293, Miss_rate = 0.383, Pending_hits = 1733, Reservation_fails = 763
	L1D_cache_core[54]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 722
	L1D_cache_core[55]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 776
	L1D_cache_core[56]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 882
	L1D_cache_core[57]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 793
	L1D_cache_core[58]: Access = 3288, Miss = 1258, Miss_rate = 0.383, Pending_hits = 1690, Reservation_fails = 724
	L1D_cache_core[59]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1737, Reservation_fails = 835
	L1D_cache_core[60]: Access = 3216, Miss = 1231, Miss_rate = 0.383, Pending_hits = 1654, Reservation_fails = 639
	L1D_cache_core[61]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 699
	L1D_cache_core[62]: Access = 3272, Miss = 1253, Miss_rate = 0.383, Pending_hits = 1682, Reservation_fails = 672
	L1D_cache_core[63]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 759
	L1D_cache_core[64]: Access = 3320, Miss = 1271, Miss_rate = 0.383, Pending_hits = 1705, Reservation_fails = 644
	L1D_cache_core[65]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 710
	L1D_cache_core[66]: Access = 3376, Miss = 1293, Miss_rate = 0.383, Pending_hits = 1733, Reservation_fails = 774
	L1D_cache_core[67]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 730
	L1D_cache_core[68]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1732, Reservation_fails = 753
	L1D_cache_core[69]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 654
	L1D_cache_core[70]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 742
	L1D_cache_core[71]: Access = 3288, Miss = 1258, Miss_rate = 0.383, Pending_hits = 1690, Reservation_fails = 637
	L1D_cache_core[72]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 790
	L1D_cache_core[73]: Access = 3216, Miss = 1231, Miss_rate = 0.383, Pending_hits = 1654, Reservation_fails = 637
	L1D_cache_core[74]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 708
	L1D_cache_core[75]: Access = 3272, Miss = 1253, Miss_rate = 0.383, Pending_hits = 1682, Reservation_fails = 816
	L1D_cache_core[76]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 774
	L1D_cache_core[77]: Access = 3320, Miss = 1271, Miss_rate = 0.383, Pending_hits = 1705, Reservation_fails = 693
	L1D_cache_core[78]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 749
	L1D_cache_core[79]: Access = 3376, Miss = 1293, Miss_rate = 0.383, Pending_hits = 1733, Reservation_fails = 794
	L1D_total_cache_accesses = 284619
	L1D_total_cache_misses = 109687
	L1D_total_cache_miss_rate = 0.3854
	L1D_total_cache_pending_hits = 145179
	L1D_total_cache_reservation_fails = 63702
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 145179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 145179
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 37405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 333495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96303

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4692
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59010
ctas_completed 684, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 5591232
gpgpu_n_tot_w_icount = 174726
gpgpu_n_stall_shd_mem = 127370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42288
gpgpu_n_mem_write_global = 96303
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 513354
gpgpu_n_store_insn = 171392
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 118420
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112014	W0_Idle:1425929	W0_Scoreboard:1733443	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:0	W11:0	W12:62	W13:45	W14:62	W15:45	W16:936	W17:1	W18:1	W19:1	W20:1	W21:0	W22:0	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:147860
single_issue_nums: WS0:44234	WS1:43714	WS2:43714	WS3:43064	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 338304 {8:42288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3852120 {40:96303,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1691520 {40:42288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 770424 {8:96303,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 344 
avg_icnt2mem_latency = 152 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 12 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38483 	88474 	11613 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	7690 	24127 	32763 	50883 	23086 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	41196 	31312 	29690 	24550 	10620 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15371     15597      8457      8884      8408      8199    none      none      none      none      none      none      none      none      none      none  
dram[1]:      15207     14454      8293      8941      7964      7982    none      none      none      none      none      none      none      none      none      none  
dram[2]:      11780     15316      8093      8724      8176      8182    none      none      none      none      none      none      none      none      none      none  
dram[3]:      14932     15915      8761      8704      8332      8083    none      none      none      none      none      none      none      none      none      none  
dram[4]:      16802     14846      8512      8382      8442      8240    none      none      none      none      none      none      none      none      none      none  
dram[5]:      14480     18304      8548      8978      8173      8055    none      none      none      none      none      none      none      none      none      none  
dram[6]:      15054     15192      8243      8330      8198      7973    none      none      none      none      none      none      none      none      none      none  
dram[7]:      14094     14046      8077      8125      8306      8077    none      none      none      none      none      none      none      none      none      none  
dram[8]:      14890     12814      8611      8744      8262      8191    none      none      none      none      none      none      none      none      none      none  
dram[9]:      16468     16504      8437      8298      8447      8424    none      none      none      none      none      none      none      none      none      none  
dram[10]:      15837     12797      8358      8325      8522      8177    none      none      none      none      none      none      none      none      none      none  
dram[11]:      14131     15466      8363      8212      8058      8127    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     14287      8368      8194      8427      8227    none      none      none      none      none      none      none      none      none      none  
dram[13]:      14892     15385      8145      8014      8074      7978    none      none      none      none      none      none      none      none      none      none  
dram[14]:      17196     16397      8597      8435      8229      8260    none      none      none      none      none      none      none      none      none      none  
dram[15]:      14318     14370      8100      8583      8421      8090    none      none      none      none      none      none      none      none      none      none  
dram[16]:      15891     15521      8389      8251      8372      8122    none      none      none      none      none      none      none      none      none      none  
dram[17]:      15791     15778      8442      8525      8300      8116    none      none      none      none      none      none      none      none      none      none  
dram[18]:      14334     15494      8198      8262      8102      8108    none      none      none      none      none      none      none      none      none      none  
dram[19]:      15767     15550      8554      8147      8278      8151    none      none      none      none      none      none      none      none      none      none  
dram[20]:      14709     16871      8406      8103      7393      8247    none      none      none      none      none      none      none      none      none      none  
dram[21]:      14738     14774      8517      8589      8122      8048    none      none      none      none      none      none      none      none      none      none  
dram[22]:      14922     13922      8278      8152      7748      7843    none      none      none      none      none      none      none      none      none      none  
dram[23]:      15302     18384      8106      8251      7617      8250    none      none      none      none      none      none      none      none      none      none  
dram[24]:      14268     16750      8222      8475      8059      8012    none      none      none      none      none      none      none      none      none      none  
dram[25]:      14662     15692      8221      8145      8139      8310    none      none      none      none      none      none      none      none      none      none  
dram[26]:      14520     16387      8258      8298      7993      8299    none      none      none      none      none      none      none      none      none      none  
dram[27]:      14796     15768      8276      8200      8026      7914    none      none      none      none      none      none      none      none      none      none  
dram[28]:      16116     13883      8420      8281      8132      8211    none      none      none      none      none      none      none      none      none      none  
dram[29]:      14752     14050      8046      8191      7856      8014    none      none      none      none      none      none      none      none      none      none  
dram[30]:      15884     17002      8737      9240      8264      8290    none      none      none      none      none      none      none      none      none      none  
dram[31]:      16643     13649      8306      8583      8069      8441    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       682       660       674         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37178 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004711
n_activity=420 dram_eff=0.419
bk0: 3a 37348i bk1: 3a 37348i bk2: 41a 37335i bk3: 49a 37323i bk4: 40a 37311i bk5: 40a 37295i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.004711 
total_CMD = 37360 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 37112 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37178 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004711 
Either_Row_CoL_Bus_Util = 0.004872 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0109475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37182 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004604
n_activity=368 dram_eff=0.4674
bk0: 1a 37348i bk1: 3a 37348i bk2: 40a 37329i bk3: 48a 37316i bk4: 40a 37300i bk5: 40a 37297i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.004604 
total_CMD = 37360 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 37123 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37182 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004604 
Either_Row_CoL_Bus_Util = 0.004764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00963597
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37179 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004684
n_activity=403 dram_eff=0.4342
bk0: 3a 37347i bk1: 3a 37347i bk2: 40a 37327i bk3: 49a 37308i bk4: 40a 37318i bk5: 40a 37307i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.004684 
total_CMD = 37360 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 37115 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37179 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004684 
Either_Row_CoL_Bus_Util = 0.004845 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0163276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37179 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004711
n_activity=384 dram_eff=0.4583
bk0: 2a 37348i bk1: 3a 37348i bk2: 43a 37335i bk3: 48a 37317i bk4: 40a 37302i bk5: 40a 37296i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.004711 
total_CMD = 37360 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 37118 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37179 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004711 
Either_Row_CoL_Bus_Util = 0.004845 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005525 
queue_avg = 0.012500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37181 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004657
n_activity=337 dram_eff=0.5163
bk0: 1a 37348i bk1: 4a 37347i bk2: 41a 37327i bk3: 48a 37313i bk4: 40a 37324i bk5: 40a 37285i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.004657 
total_CMD = 37360 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 37122 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37181 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004657 
Either_Row_CoL_Bus_Util = 0.004791 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005587 
queue_avg = 0.009368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00936831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37179 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004684
n_activity=346 dram_eff=0.5058
bk0: 2a 37347i bk1: 1a 37348i bk2: 42a 37339i bk3: 50a 37323i bk4: 40a 37321i bk5: 40a 37304i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.004684 
total_CMD = 37360 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 37123 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37179 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004684 
Either_Row_CoL_Bus_Util = 0.004845 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00985011
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37180 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004657
n_activity=346 dram_eff=0.5029
bk0: 2a 37347i bk1: 2a 37348i bk2: 41a 37327i bk3: 49a 37310i bk4: 40a 37320i bk5: 40a 37292i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.004657 
total_CMD = 37360 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 37130 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37180 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004657 
Either_Row_CoL_Bus_Util = 0.004818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00995717
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37181 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004684
n_activity=359 dram_eff=0.4875
bk0: 5a 37347i bk1: 2a 37347i bk2: 40a 37335i bk3: 48a 37322i bk4: 40a 37313i bk5: 40a 37287i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.004684 
total_CMD = 37360 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 37111 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37181 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004684 
Either_Row_CoL_Bus_Util = 0.004791 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.011173 
queue_avg = 0.006665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00666488
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37180 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004684
n_activity=465 dram_eff=0.3763
bk0: 4a 37347i bk1: 1a 37348i bk2: 41a 37337i bk3: 49a 37328i bk4: 40a 37329i bk5: 40a 37318i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.004684 
total_CMD = 37360 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 37119 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37180 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004684 
Either_Row_CoL_Bus_Util = 0.004818 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005556 
queue_avg = 0.003051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00305139
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37179 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004684
n_activity=414 dram_eff=0.4227
bk0: 1a 37348i bk1: 4a 37348i bk2: 42a 37331i bk3: 48a 37317i bk4: 40a 37314i bk5: 40a 37289i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.004684 
total_CMD = 37360 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 37116 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37179 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004684 
Either_Row_CoL_Bus_Util = 0.004845 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00773555
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37180 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004657
n_activity=424 dram_eff=0.4104
bk0: 4a 37345i bk1: 1a 37348i bk2: 40a 37333i bk3: 49a 37328i bk4: 40a 37314i bk5: 40a 37300i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.004657 
total_CMD = 37360 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 37116 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37180 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004657 
Either_Row_CoL_Bus_Util = 0.004818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00770878
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37181 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004631
n_activity=444 dram_eff=0.3896
bk0: 1a 37348i bk1: 4a 37346i bk2: 40a 37331i bk3: 48a 37331i bk4: 40a 37327i bk5: 40a 37327i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.004631 
total_CMD = 37360 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 37111 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37181 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004631 
Either_Row_CoL_Bus_Util = 0.004791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00393469
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37190 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00439
n_activity=362 dram_eff=0.453
bk0: 1a 37348i bk1: 2a 37348i bk2: 41a 37334i bk3: 40a 37326i bk4: 40a 37318i bk5: 40a 37290i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.004390 
total_CMD = 37360 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 37132 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37190 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004390 
Either_Row_CoL_Bus_Util = 0.004550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0119914
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37187 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00447
n_activity=303 dram_eff=0.5512
bk0: 4a 37346i bk1: 2a 37347i bk2: 41a 37331i bk3: 40a 37330i bk4: 40a 37319i bk5: 40a 37292i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.004470 
total_CMD = 37360 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 37136 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37187 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004470 
Either_Row_CoL_Bus_Util = 0.004631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00703961
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37185 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004524
n_activity=375 dram_eff=0.4507
bk0: 2a 37347i bk1: 4a 37347i bk2: 42a 37330i bk3: 41a 37332i bk4: 40a 37313i bk5: 40a 37294i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.004524 
total_CMD = 37360 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 37117 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37185 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004524 
Either_Row_CoL_Bus_Util = 0.004684 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00998394
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37190 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004416
n_activity=370 dram_eff=0.4459
bk0: 2a 37348i bk1: 1a 37348i bk2: 40a 37328i bk3: 42a 37325i bk4: 40a 37313i bk5: 40a 37287i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.004416 
total_CMD = 37360 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 37120 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37190 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004416 
Either_Row_CoL_Bus_Util = 0.004550 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005882 
queue_avg = 0.007789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00778908
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37181 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004657
n_activity=391 dram_eff=0.445
bk0: 3a 37348i bk1: 2a 37348i bk2: 41a 37337i bk3: 48a 37323i bk4: 40a 37326i bk5: 40a 37300i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.004657 
total_CMD = 37360 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 37112 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37181 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004657 
Either_Row_CoL_Bus_Util = 0.004791 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005587 
queue_avg = 0.008298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00829764
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37179 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004711
n_activity=339 dram_eff=0.5192
bk0: 3a 37348i bk1: 3a 37348i bk2: 40a 37328i bk3: 50a 37322i bk4: 40a 37322i bk5: 40a 37283i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.004711 
total_CMD = 37360 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 37125 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37179 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004711 
Either_Row_CoL_Bus_Util = 0.004845 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005525 
queue_avg = 0.009127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00912741
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37181 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004657
n_activity=293 dram_eff=0.5939
bk0: 3a 37348i bk1: 2a 37347i bk2: 40a 37335i bk3: 49a 37311i bk4: 40a 37309i bk5: 40a 37295i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.004657 
total_CMD = 37360 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 37137 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37181 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004657 
Either_Row_CoL_Bus_Util = 0.004791 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005587 
queue_avg = 0.007227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00722698
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37177 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004738
n_activity=392 dram_eff=0.4515
bk0: 3a 37348i bk1: 3a 37347i bk2: 43a 37334i bk3: 48a 37326i bk4: 40a 37313i bk5: 40a 37270i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.004738 
total_CMD = 37360 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 37122 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37177 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004738 
Either_Row_CoL_Bus_Util = 0.004898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0268737
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37170 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004925
n_activity=446 dram_eff=0.4126
bk0: 2a 37347i bk1: 5a 37348i bk2: 41a 37327i bk3: 48a 37318i bk4: 48a 37313i bk5: 40a 37298i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.004925 
total_CMD = 37360 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 37098 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37170 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004925 
Either_Row_CoL_Bus_Util = 0.005086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00770878
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37176 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004764
n_activity=384 dram_eff=0.4635
bk0: 2a 37346i bk1: 2a 37348i bk2: 42a 37334i bk3: 50a 37317i bk4: 42a 37311i bk5: 40a 37286i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.004764 
total_CMD = 37360 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 37122 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37176 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004764 
Either_Row_CoL_Bus_Util = 0.004925 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.010439
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37174 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004818
n_activity=413 dram_eff=0.4358
bk0: 1a 37348i bk1: 2a 37348i bk2: 41a 37338i bk3: 48a 37319i bk4: 48a 37305i bk5: 40a 37272i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.004818 
total_CMD = 37360 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 37109 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37174 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004818 
Either_Row_CoL_Bus_Util = 0.004979 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0126071
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37173 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004845
n_activity=394 dram_eff=0.4594
bk0: 4a 37347i bk1: 1a 37348i bk2: 40a 37339i bk3: 48a 37322i bk4: 48a 37304i bk5: 40a 37276i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.004845 
total_CMD = 37360 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 37114 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37173 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004845 
Either_Row_CoL_Bus_Util = 0.005005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0172912
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37175 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004845
n_activity=349 dram_eff=0.5186
bk0: 2a 37348i bk1: 1a 37347i bk2: 41a 37332i bk3: 49a 37315i bk4: 48a 37309i bk5: 40a 37277i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.004845 
total_CMD = 37360 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 37123 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37175 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004845 
Either_Row_CoL_Bus_Util = 0.004952 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.010811 
queue_avg = 0.013678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0136777
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37171 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004898
n_activity=365 dram_eff=0.5014
bk0: 2a 37348i bk1: 4a 37346i bk2: 41a 37338i bk3: 48a 37321i bk4: 48a 37318i bk5: 40a 37272i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.004898 
total_CMD = 37360 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 37103 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37171 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004898 
Either_Row_CoL_Bus_Util = 0.005059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0152302
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37173 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004845
n_activity=341 dram_eff=0.5308
bk0: 2a 37348i bk1: 1a 37348i bk2: 41a 37335i bk3: 49a 37320i bk4: 48a 37306i bk5: 40a 37296i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.004845 
total_CMD = 37360 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 37110 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37173 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004845 
Either_Row_CoL_Bus_Util = 0.005005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00942184
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37172 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004872
n_activity=383 dram_eff=0.4752
bk0: 2a 37346i bk1: 4a 37347i bk2: 40a 37332i bk3: 48a 37315i bk4: 48a 37306i bk5: 40a 37308i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.004872 
total_CMD = 37360 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 37110 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37172 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004872 
Either_Row_CoL_Bus_Util = 0.005032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00677195
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37173 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004845
n_activity=367 dram_eff=0.4932
bk0: 1a 37348i bk1: 2a 37346i bk2: 41a 37327i bk3: 49a 37324i bk4: 48a 37316i bk5: 40a 37285i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.004845 
total_CMD = 37360 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 37105 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37173 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004845 
Either_Row_CoL_Bus_Util = 0.005005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0156317
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37172 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004872
n_activity=329 dram_eff=0.5532
bk0: 4a 37344i bk1: 1a 37346i bk2: 41a 37335i bk3: 48a 37322i bk4: 48a 37308i bk5: 40a 37282i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.004872 
total_CMD = 37360 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 37132 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37172 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004872 
Either_Row_CoL_Bus_Util = 0.005032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0154979
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37168 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005005
n_activity=398 dram_eff=0.4698
bk0: 4a 37347i bk1: 5a 37345i bk2: 42a 37326i bk3: 48a 37321i bk4: 48a 37302i bk5: 40a 37288i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.005005 
total_CMD = 37360 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 37098 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37168 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.005005 
Either_Row_CoL_Bus_Util = 0.005139 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005208 
queue_avg = 0.025187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0251874
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37360 n_nop=37174 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004845
n_activity=396 dram_eff=0.4571
bk0: 1a 37348i bk1: 2a 37348i bk2: 40a 37320i bk3: 50a 37320i bk4: 48a 37310i bk5: 40a 37304i bk6: 0a 37360i bk7: 0a 37360i bk8: 0a 37360i bk9: 0a 37360i bk10: 0a 37360i bk11: 0a 37360i bk12: 0a 37360i bk13: 0a 37360i bk14: 0a 37360i bk15: 0a 37360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.004845 
total_CMD = 37360 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 37106 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37360 
n_nop = 37174 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000161 
CoL_Bus_Util = 0.004845 
Either_Row_CoL_Bus_Util = 0.004979 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.005376 
queue_avg = 0.009877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00987687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2092, Miss = 88, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 2393, Miss = 96, Miss_rate = 0.040, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 1983, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 2275, Miss = 92, Miss_rate = 0.040, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 1997, Miss = 86, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 2340, Miss = 96, Miss_rate = 0.041, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 2154, Miss = 90, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 2283, Miss = 94, Miss_rate = 0.041, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 2191, Miss = 92, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 2349, Miss = 96, Miss_rate = 0.041, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 1980, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 2288, Miss = 96, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 2011, Miss = 86, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 2291, Miss = 96, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 2081, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 2140, Miss = 94, Miss_rate = 0.044, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 2089, Miss = 88, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 2196, Miss = 94, Miss_rate = 0.043, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 2092, Miss = 92, Miss_rate = 0.044, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 2087, Miss = 92, Miss_rate = 0.044, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 1983, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 1980, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 2098, Miss = 88, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 2042, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 2098, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 2151, Miss = 90, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 1980, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 2042, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 2036, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 2227, Miss = 94, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 2101, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 2283, Miss = 96, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 2036, Miss = 86, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 2224, Miss = 94, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 2154, Miss = 90, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 2286, Miss = 96, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 2376, Miss = 104, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 2360, Miss = 100, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 1980, Miss = 84, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 2307, Miss = 100, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 2264, Miss = 100, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 2042, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 2356, Miss = 100, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 2409, Miss = 102, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 2356, Miss = 100, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 2415, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 2039, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 2359, Miss = 100, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 2095, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 2359, Miss = 100, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 2154, Miss = 90, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 2690, Miss = 108, Miss_rate = 0.040, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 1974, Miss = 84, Miss_rate = 0.043, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 2409, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 138591
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0422
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96303
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=138591
icnt_total_pkts_simt_to_mem=138591
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 138591
Req_Network_cycles = 49755
Req_Network_injected_packets_per_cycle =       2.7855 
Req_Network_conflicts_per_cycle =       2.4715
Req_Network_conflicts_per_cycle_util =      23.5033
Req_Bank_Level_Parallism =      26.4891
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.9269
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0521

Reply_Network_injected_packets_num = 138591
Reply_Network_cycles = 49755
Reply_Network_injected_packets_per_cycle =        2.7855
Reply_Network_conflicts_per_cycle =        2.4127
Reply_Network_conflicts_per_cycle_util =      21.0533
Reply_Bank_Level_Parallism =      24.3057
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4365
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0348
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 37 sec (397 sec)
gpgpu_simulation_rate = 12593 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 9056000x
Processing kernel ./traces/kernel-9.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 9
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-9.traceg
GPGPU-Sim uArch: Shader 352 bind to kernel 9 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x449d59f0, kernel=0x81357a80
thread block = 0,0,0
GPGPU-Sim uArch: Shader 360 bind to kernel 9 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x461d89b0, kernel=0x81357a80
thread block = 1,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5742
gpu_sim_insn = 8747
gpu_ipc =       1.5233
gpu_tot_sim_cycle = 55497
gpu_tot_sim_insn = 5008187
gpu_tot_ipc =      90.2425
gpu_tot_issued_cta = 686
gpu_occupancy = 5.2943% 
gpu_tot_occupancy = 10.7720% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0711
partiton_level_parallism_total  =       2.5046
partiton_level_parallism_util =       1.5632
partiton_level_parallism_util_total  =      25.2863
L2_BW  =       2.5739 GB/Sec
L2_BW_total  =      90.7274 GB/Sec
gpu_total_sim_rate=11486

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3660, Miss = 1559, Miss_rate = 0.426, Pending_hits = 1749, Reservation_fails = 705
	L1D_cache_core[1]: Access = 3561, Miss = 1461, Miss_rate = 0.410, Pending_hits = 1748, Reservation_fails = 825
	L1D_cache_core[2]: Access = 3815, Miss = 1451, Miss_rate = 0.380, Pending_hits = 1961, Reservation_fails = 749
	L1D_cache_core[3]: Access = 3815, Miss = 1452, Miss_rate = 0.381, Pending_hits = 1960, Reservation_fails = 748
	L1D_cache_core[4]: Access = 3703, Miss = 1408, Miss_rate = 0.380, Pending_hits = 1904, Reservation_fails = 869
	L1D_cache_core[5]: Access = 3815, Miss = 1452, Miss_rate = 0.381, Pending_hits = 1960, Reservation_fails = 812
	L1D_cache_core[6]: Access = 3631, Miss = 1381, Miss_rate = 0.380, Pending_hits = 1868, Reservation_fails = 706
	L1D_cache_core[7]: Access = 3815, Miss = 1452, Miss_rate = 0.381, Pending_hits = 1960, Reservation_fails = 725
	L1D_cache_core[8]: Access = 3687, Miss = 1403, Miss_rate = 0.381, Pending_hits = 1896, Reservation_fails = 825
	L1D_cache_core[9]: Access = 3782, Miss = 1435, Miss_rate = 0.379, Pending_hits = 1960, Reservation_fails = 997
	L1D_cache_core[10]: Access = 3702, Miss = 1404, Miss_rate = 0.379, Pending_hits = 1919, Reservation_fails = 758
	L1D_cache_core[11]: Access = 3650, Miss = 1546, Miss_rate = 0.424, Pending_hits = 1749, Reservation_fails = 881
	L1D_cache_core[12]: Access = 3525, Miss = 1437, Miss_rate = 0.408, Pending_hits = 1735, Reservation_fails = 782
	L1D_cache_core[13]: Access = 3871, Miss = 1471, Miss_rate = 0.380, Pending_hits = 1978, Reservation_fails = 948
	L1D_cache_core[14]: Access = 3844, Miss = 1462, Miss_rate = 0.380, Pending_hits = 1964, Reservation_fails = 849
	L1D_cache_core[15]: Access = 3848, Miss = 1468, Miss_rate = 0.381, Pending_hits = 1977, Reservation_fails = 912
	L1D_cache_core[16]: Access = 3848, Miss = 1468, Miss_rate = 0.381, Pending_hits = 1977, Reservation_fails = 901
	L1D_cache_core[17]: Access = 3736, Miss = 1424, Miss_rate = 0.381, Pending_hits = 1921, Reservation_fails = 808
	L1D_cache_core[18]: Access = 3848, Miss = 1468, Miss_rate = 0.381, Pending_hits = 1977, Reservation_fails = 880
	L1D_cache_core[19]: Access = 3664, Miss = 1397, Miss_rate = 0.381, Pending_hits = 1885, Reservation_fails = 715
	L1D_cache_core[20]: Access = 3799, Miss = 1451, Miss_rate = 0.382, Pending_hits = 1961, Reservation_fails = 930
	L1D_cache_core[21]: Access = 3675, Miss = 1404, Miss_rate = 0.382, Pending_hits = 1897, Reservation_fails = 924
	L1D_cache_core[22]: Access = 3634, Miss = 1546, Miss_rate = 0.425, Pending_hits = 1733, Reservation_fails = 950
	L1D_cache_core[23]: Access = 3475, Miss = 1422, Miss_rate = 0.409, Pending_hits = 1704, Reservation_fails = 763
	L1D_cache_core[24]: Access = 3789, Miss = 1439, Miss_rate = 0.380, Pending_hits = 1928, Reservation_fails = 872
	L1D_cache_core[25]: Access = 3705, Miss = 1408, Miss_rate = 0.380, Pending_hits = 1886, Reservation_fails = 740
	L1D_cache_core[26]: Access = 3766, Miss = 1436, Miss_rate = 0.381, Pending_hits = 1927, Reservation_fails = 963
	L1D_cache_core[27]: Access = 3742, Miss = 1427, Miss_rate = 0.381, Pending_hits = 1914, Reservation_fails = 937
	L1D_cache_core[28]: Access = 3766, Miss = 1436, Miss_rate = 0.381, Pending_hits = 1927, Reservation_fails = 868
	L1D_cache_core[29]: Access = 3766, Miss = 1436, Miss_rate = 0.381, Pending_hits = 1927, Reservation_fails = 820
	L1D_cache_core[30]: Access = 3654, Miss = 1392, Miss_rate = 0.381, Pending_hits = 1871, Reservation_fails = 776
	L1D_cache_core[31]: Access = 3684, Miss = 1403, Miss_rate = 0.381, Pending_hits = 1894, Reservation_fails = 713
	L1D_cache_core[32]: Access = 3509, Miss = 1335, Miss_rate = 0.380, Pending_hits = 1805, Reservation_fails = 788
	L1D_cache_core[33]: Access = 3601, Miss = 1530, Miss_rate = 0.425, Pending_hits = 1716, Reservation_fails = 883
	L1D_cache_core[34]: Access = 3424, Miss = 1399, Miss_rate = 0.409, Pending_hits = 1679, Reservation_fails = 706
	L1D_cache_core[35]: Access = 3822, Miss = 1455, Miss_rate = 0.381, Pending_hits = 1945, Reservation_fails = 987
	L1D_cache_core[36]: Access = 3689, Miss = 1406, Miss_rate = 0.381, Pending_hits = 1880, Reservation_fails = 858
	L1D_cache_core[37]: Access = 3799, Miss = 1452, Miss_rate = 0.382, Pending_hits = 1944, Reservation_fails = 927
	L1D_cache_core[38]: Access = 3719, Miss = 1421, Miss_rate = 0.382, Pending_hits = 1903, Reservation_fails = 730
	L1D_cache_core[39]: Access = 3799, Miss = 1452, Miss_rate = 0.382, Pending_hits = 1944, Reservation_fails = 875
	L1D_cache_core[40]: Access = 3775, Miss = 1443, Miss_rate = 0.382, Pending_hits = 1931, Reservation_fails = 838
	L1D_cache_core[41]: Access = 3799, Miss = 1452, Miss_rate = 0.382, Pending_hits = 1944, Reservation_fails = 881
	L1D_cache_core[42]: Access = 3799, Miss = 1452, Miss_rate = 0.382, Pending_hits = 1944, Reservation_fails = 1037
	L1D_cache_core[43]: Access = 3707, Miss = 1416, Miss_rate = 0.382, Pending_hits = 1893, Reservation_fails = 887
	L1D_cache_core[44]: Access = 3683, Miss = 1563, Miss_rate = 0.424, Pending_hits = 1749, Reservation_fails = 932
	L1D_cache_core[45]: Access = 3464, Miss = 1413, Miss_rate = 0.408, Pending_hits = 1692, Reservation_fails = 882
	L1D_cache_core[46]: Access = 3423, Miss = 1306, Miss_rate = 0.382, Pending_hits = 1746, Reservation_fails = 913
	L1D_cache_core[47]: Access = 3233, Miss = 1234, Miss_rate = 0.382, Pending_hits = 1653, Reservation_fails = 624
	L1D_cache_core[48]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 716
	L1D_cache_core[49]: Access = 3272, Miss = 1253, Miss_rate = 0.383, Pending_hits = 1682, Reservation_fails = 697
	L1D_cache_core[50]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 720
	L1D_cache_core[51]: Access = 3320, Miss = 1271, Miss_rate = 0.383, Pending_hits = 1705, Reservation_fails = 676
	L1D_cache_core[52]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 764
	L1D_cache_core[53]: Access = 3376, Miss = 1293, Miss_rate = 0.383, Pending_hits = 1733, Reservation_fails = 763
	L1D_cache_core[54]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 722
	L1D_cache_core[55]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 776
	L1D_cache_core[56]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 882
	L1D_cache_core[57]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 793
	L1D_cache_core[58]: Access = 3288, Miss = 1258, Miss_rate = 0.383, Pending_hits = 1690, Reservation_fails = 724
	L1D_cache_core[59]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1737, Reservation_fails = 835
	L1D_cache_core[60]: Access = 3216, Miss = 1231, Miss_rate = 0.383, Pending_hits = 1654, Reservation_fails = 639
	L1D_cache_core[61]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 699
	L1D_cache_core[62]: Access = 3272, Miss = 1253, Miss_rate = 0.383, Pending_hits = 1682, Reservation_fails = 672
	L1D_cache_core[63]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 759
	L1D_cache_core[64]: Access = 3320, Miss = 1271, Miss_rate = 0.383, Pending_hits = 1705, Reservation_fails = 644
	L1D_cache_core[65]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 710
	L1D_cache_core[66]: Access = 3376, Miss = 1293, Miss_rate = 0.383, Pending_hits = 1733, Reservation_fails = 774
	L1D_cache_core[67]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 730
	L1D_cache_core[68]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1732, Reservation_fails = 753
	L1D_cache_core[69]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 654
	L1D_cache_core[70]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 742
	L1D_cache_core[71]: Access = 3288, Miss = 1258, Miss_rate = 0.383, Pending_hits = 1690, Reservation_fails = 637
	L1D_cache_core[72]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 790
	L1D_cache_core[73]: Access = 3216, Miss = 1231, Miss_rate = 0.383, Pending_hits = 1654, Reservation_fails = 637
	L1D_cache_core[74]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 708
	L1D_cache_core[75]: Access = 3272, Miss = 1253, Miss_rate = 0.383, Pending_hits = 1682, Reservation_fails = 816
	L1D_cache_core[76]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 774
	L1D_cache_core[77]: Access = 3320, Miss = 1271, Miss_rate = 0.383, Pending_hits = 1705, Reservation_fails = 693
	L1D_cache_core[78]: Access = 3400, Miss = 1302, Miss_rate = 0.383, Pending_hits = 1746, Reservation_fails = 749
	L1D_cache_core[79]: Access = 3376, Miss = 1293, Miss_rate = 0.383, Pending_hits = 1733, Reservation_fails = 794
	L1D_total_cache_accesses = 285032
	L1D_total_cache_misses = 110095
	L1D_total_cache_miss_rate = 0.3863
	L1D_total_cache_pending_hits = 145184
	L1D_total_cache_reservation_fails = 63841
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 145184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 145184
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 37405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 333710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96506

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4767
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 59074
ctas_completed 686, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 5601600
gpgpu_n_tot_w_icount = 175050
gpgpu_n_stall_shd_mem = 127644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42493
gpgpu_n_mem_write_global = 96506
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 513760
gpgpu_n_store_insn = 171595
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 118694
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112042	W0_Idle:1428454	W0_Scoreboard:1736298	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:0	W11:34	W12:62	W13:45	W14:62	W15:45	W16:936	W17:1	W18:1	W19:1	W20:1	W21:1	W22:0	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:148121
single_issue_nums: WS0:44324	WS1:43804	WS2:43804	WS3:43118	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 339944 {8:42493,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3860240 {40:96506,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1699720 {40:42493,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 772048 {8:96506,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 344 
avg_icnt2mem_latency = 152 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 12 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38891 	88474 	11613 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	7758 	24466 	32764 	50883 	23086 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	41572 	31344 	29690 	24550 	10620 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15571     15795      8462      8901      8413      8204    none      none      none      none      none      none      none      none      none      none  
dram[1]:      15409     14654      8303      8946      7969      7993    none      none      none      none      none      none      none      none      none      none  
dram[2]:      11914     15521      8103      8733      8197      8182    none      none      none      none      none      none      none      none      none      none  
dram[3]:      15124     16114      8786      8708      8332      8098    none      none      none      none      none      none      none      none      none      none  
dram[4]:      17020     15054      8528      8391      8447      8250    none      none      none      none      none      none      none      none      none      none  
dram[5]:      14680     18506      8557      8990      8183      8060    none      none      none      none      none      none      none      none      none      none  
dram[6]:      15265     15389      8257      8343      8203      7989    none      none      none      none      none      none      none      none      none      none  
dram[7]:      14256     14263      8087      8138      8311      8077    none      none      none      none      none      none      none      none      none      none  
dram[8]:      15045     13016      8622      8748      8277      8206    none      none      none      none      none      none      none      none      none      none  
dram[9]:      16691     16708      8462      8312      8457      8434    none      none      none      none      none      none      none      none      none      none  
dram[10]:      16040     12999      8363      8338      8527      8183    none      none      none      none      none      none      none      none      none      none  
dram[11]:      14353     15673      8372      8216      8063      8137    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     14484      8387      8204      8432      8232    none      none      none      none      none      none      none      none      none      none  
dram[13]:      15098     15597      8150      8024      8079      7984    none      none      none      none      none      none      none      none      none      none  
dram[14]:      17406     16605      8617      8446      8229      8270    none      none      none      none      none      none      none      none      none      none  
dram[15]:      14517     14564      8105      8592      8441      8095    none      none      none      none      none      none      none      none      none      none  
dram[16]:      16092     15727      8398      8272      8377      8122    none      none      none      none      none      none      none      none      none      none  
dram[17]:      16002     15987      8452      8533      8305      8121    none      none      none      none      none      none      none      none      none      none  
dram[18]:      14541     15691      8203      8270      8123      8118    none      none      none      none      none      none      none      none      none      none  
dram[19]:      15971     15754      8574      8151      8278      8161    none      none      none      none      none      none      none      none      none      none  
dram[20]:      14911     17071      8422      8112      7402      8252    none      none      none      none      none      none      none      none      none      none  
dram[21]:      14936     14976      8532      8601      8137      8058    none      none      none      none      none      none      none      none      none      none  
dram[22]:      15117     14126      8292      8161      7748      7858    none      none      none      none      none      none      none      none      none      none  
dram[23]:      15512     18586      8122      8264      7621      8250    none      none      none      none      none      none      none      none      none      none  
dram[24]:      14477     16978      8226      8483      8068      8027    none      none      none      none      none      none      none      none      none      none  
dram[25]:      14860     15889      8241      8154      8143      8321    none      none      none      none      none      none      none      none      none      none  
dram[26]:      14725     16609      8268      8315      8002      8305    none      none      none      none      none      none      none      none      none      none  
dram[27]:      14998     15967      8287      8204      8030      7924    none      none      none      none      none      none      none      none      none      none  
dram[28]:      16334     14086      8439      8285      8140      8216    none      none      none      none      none      none      none      none      none      none  
dram[29]:      14959     14251      8051      8209      7860      8019    none      none      none      none      none      none      none      none      none      none  
dram[30]:      16089     17204      8757      9244      8264      8295    none      none      none      none      none      none      none      none      none      none  
dram[31]:      16839     13845      8312      8604      8091      8457    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       682       660       674         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41490 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004223
n_activity=420 dram_eff=0.419
bk0: 3a 41660i bk1: 3a 41660i bk2: 41a 41647i bk3: 49a 41635i bk4: 40a 41623i bk5: 40a 41607i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.004223 
total_CMD = 41672 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 41424 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41490 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004223 
Either_Row_CoL_Bus_Util = 0.004367 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00981474
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41494 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004127
n_activity=368 dram_eff=0.4674
bk0: 1a 41660i bk1: 3a 41660i bk2: 40a 41641i bk3: 48a 41628i bk4: 40a 41612i bk5: 40a 41609i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.004127 
total_CMD = 41672 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 41435 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41494 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004127 
Either_Row_CoL_Bus_Util = 0.004271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00863889
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41491 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004199
n_activity=403 dram_eff=0.4342
bk0: 3a 41659i bk1: 3a 41659i bk2: 40a 41639i bk3: 49a 41620i bk4: 40a 41630i bk5: 40a 41619i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.004199 
total_CMD = 41672 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 41427 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41491 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004199 
Either_Row_CoL_Bus_Util = 0.004343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0146381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41491 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004223
n_activity=384 dram_eff=0.4583
bk0: 2a 41660i bk1: 3a 41660i bk2: 43a 41647i bk3: 48a 41629i bk4: 40a 41614i bk5: 40a 41608i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.004223 
total_CMD = 41672 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 41430 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41491 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004223 
Either_Row_CoL_Bus_Util = 0.004343 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005525 
queue_avg = 0.011207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0112066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41493 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004175
n_activity=337 dram_eff=0.5163
bk0: 1a 41660i bk1: 4a 41659i bk2: 41a 41639i bk3: 48a 41625i bk4: 40a 41636i bk5: 40a 41597i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.004175 
total_CMD = 41672 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 41434 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41493 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004175 
Either_Row_CoL_Bus_Util = 0.004295 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005587 
queue_avg = 0.008399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00839892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41491 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004199
n_activity=346 dram_eff=0.5058
bk0: 2a 41659i bk1: 1a 41660i bk2: 42a 41651i bk3: 50a 41635i bk4: 40a 41633i bk5: 40a 41616i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.004199 
total_CMD = 41672 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 41435 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41491 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004199 
Either_Row_CoL_Bus_Util = 0.004343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00883087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41492 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004175
n_activity=346 dram_eff=0.5029
bk0: 2a 41659i bk1: 2a 41660i bk2: 41a 41639i bk3: 49a 41622i bk4: 40a 41632i bk5: 40a 41604i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.004175 
total_CMD = 41672 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 41442 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41492 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004175 
Either_Row_CoL_Bus_Util = 0.004319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00892686
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41493 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004199
n_activity=359 dram_eff=0.4875
bk0: 5a 41659i bk1: 2a 41659i bk2: 40a 41647i bk3: 48a 41634i bk4: 40a 41625i bk5: 40a 41599i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.004199 
total_CMD = 41672 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 41423 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41493 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004199 
Either_Row_CoL_Bus_Util = 0.004295 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.011173 
queue_avg = 0.005975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00597524
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41492 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004199
n_activity=465 dram_eff=0.3763
bk0: 4a 41659i bk1: 1a 41660i bk2: 41a 41649i bk3: 49a 41640i bk4: 40a 41641i bk5: 40a 41630i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.004199 
total_CMD = 41672 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 41431 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41492 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004199 
Either_Row_CoL_Bus_Util = 0.004319 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005556 
queue_avg = 0.002736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00273565
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41491 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004199
n_activity=414 dram_eff=0.4227
bk0: 1a 41660i bk1: 4a 41660i bk2: 42a 41643i bk3: 48a 41629i bk4: 40a 41626i bk5: 40a 41601i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.004199 
total_CMD = 41672 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 41428 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41491 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004199 
Either_Row_CoL_Bus_Util = 0.004343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00693511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41492 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004175
n_activity=424 dram_eff=0.4104
bk0: 4a 41657i bk1: 1a 41660i bk2: 40a 41645i bk3: 49a 41640i bk4: 40a 41626i bk5: 40a 41612i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.004175 
total_CMD = 41672 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 41428 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41492 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004175 
Either_Row_CoL_Bus_Util = 0.004319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00691112
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41493 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004151
n_activity=444 dram_eff=0.3896
bk0: 1a 41660i bk1: 4a 41658i bk2: 40a 41643i bk3: 48a 41643i bk4: 40a 41639i bk5: 40a 41639i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.004151 
total_CMD = 41672 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 41423 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41493 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004151 
Either_Row_CoL_Bus_Util = 0.004295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00352755
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41502 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003935
n_activity=362 dram_eff=0.453
bk0: 1a 41660i bk1: 2a 41660i bk2: 41a 41646i bk3: 40a 41638i bk4: 40a 41630i bk5: 40a 41602i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.003935 
total_CMD = 41672 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 41444 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41502 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.003935 
Either_Row_CoL_Bus_Util = 0.004079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0107506
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41499 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004007
n_activity=303 dram_eff=0.5512
bk0: 4a 41658i bk1: 2a 41659i bk2: 41a 41643i bk3: 40a 41642i bk4: 40a 41631i bk5: 40a 41604i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.004007 
total_CMD = 41672 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 41448 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41499 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004007 
Either_Row_CoL_Bus_Util = 0.004151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00631119
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41497 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004055
n_activity=375 dram_eff=0.4507
bk0: 2a 41659i bk1: 4a 41659i bk2: 42a 41642i bk3: 41a 41644i bk4: 40a 41625i bk5: 40a 41606i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.004055 
total_CMD = 41672 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 41429 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41497 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004055 
Either_Row_CoL_Bus_Util = 0.004199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00895085
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41502 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003959
n_activity=370 dram_eff=0.4459
bk0: 2a 41660i bk1: 1a 41660i bk2: 40a 41640i bk3: 42a 41637i bk4: 40a 41625i bk5: 40a 41599i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.003959 
total_CMD = 41672 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 41432 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41502 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.003959 
Either_Row_CoL_Bus_Util = 0.004079 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005882 
queue_avg = 0.006983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00698311
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41493 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004175
n_activity=391 dram_eff=0.445
bk0: 3a 41660i bk1: 2a 41660i bk2: 41a 41649i bk3: 48a 41635i bk4: 40a 41638i bk5: 40a 41612i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.004175 
total_CMD = 41672 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 41424 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41493 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004175 
Either_Row_CoL_Bus_Util = 0.004295 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005587 
queue_avg = 0.007439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00743905
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41491 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004223
n_activity=339 dram_eff=0.5192
bk0: 3a 41660i bk1: 3a 41660i bk2: 40a 41640i bk3: 50a 41634i bk4: 40a 41634i bk5: 40a 41595i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.004223 
total_CMD = 41672 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 41437 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41491 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004223 
Either_Row_CoL_Bus_Util = 0.004343 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005525 
queue_avg = 0.008183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00818295
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41493 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004175
n_activity=293 dram_eff=0.5939
bk0: 3a 41660i bk1: 2a 41659i bk2: 40a 41647i bk3: 49a 41623i bk4: 40a 41621i bk5: 40a 41607i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.004175 
total_CMD = 41672 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 41449 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41493 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004175 
Either_Row_CoL_Bus_Util = 0.004295 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005587 
queue_avg = 0.006479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00647917
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41489 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004247
n_activity=392 dram_eff=0.4515
bk0: 3a 41660i bk1: 3a 41659i bk2: 43a 41646i bk3: 48a 41638i bk4: 40a 41625i bk5: 40a 41582i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.004247 
total_CMD = 41672 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 41434 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41489 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004247 
Either_Row_CoL_Bus_Util = 0.004391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0240929
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41482 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004415
n_activity=446 dram_eff=0.4126
bk0: 2a 41659i bk1: 5a 41660i bk2: 41a 41639i bk3: 48a 41630i bk4: 48a 41625i bk5: 40a 41610i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.004415 
total_CMD = 41672 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 41410 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41482 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004415 
Either_Row_CoL_Bus_Util = 0.004559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00691112
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41488 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004271
n_activity=384 dram_eff=0.4635
bk0: 2a 41658i bk1: 2a 41660i bk2: 42a 41646i bk3: 50a 41629i bk4: 42a 41623i bk5: 40a 41598i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.004271 
total_CMD = 41672 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 41434 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41488 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004271 
Either_Row_CoL_Bus_Util = 0.004415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0093588
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41486 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004319
n_activity=413 dram_eff=0.4358
bk0: 1a 41660i bk1: 2a 41660i bk2: 41a 41650i bk3: 48a 41631i bk4: 48a 41617i bk5: 40a 41584i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.004319 
total_CMD = 41672 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 41421 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41486 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004319 
Either_Row_CoL_Bus_Util = 0.004463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0113026
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41485 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004343
n_activity=394 dram_eff=0.4594
bk0: 4a 41659i bk1: 1a 41660i bk2: 40a 41651i bk3: 48a 41634i bk4: 48a 41616i bk5: 40a 41588i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.004343 
total_CMD = 41672 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 41426 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41485 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.015502
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41487 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004343
n_activity=349 dram_eff=0.5186
bk0: 2a 41660i bk1: 1a 41659i bk2: 41a 41644i bk3: 49a 41627i bk4: 48a 41621i bk5: 40a 41589i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.004343 
total_CMD = 41672 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 41435 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41487 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004439 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.010811 
queue_avg = 0.012262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0122624
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41483 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004391
n_activity=365 dram_eff=0.5014
bk0: 2a 41660i bk1: 4a 41658i bk2: 41a 41650i bk3: 48a 41633i bk4: 48a 41630i bk5: 40a 41584i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.004391 
total_CMD = 41672 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 41415 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41483 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004391 
Either_Row_CoL_Bus_Util = 0.004535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0136543
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41485 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004343
n_activity=341 dram_eff=0.5308
bk0: 2a 41660i bk1: 1a 41660i bk2: 41a 41647i bk3: 49a 41632i bk4: 48a 41618i bk5: 40a 41608i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.004343 
total_CMD = 41672 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 41422 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41485 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00844692
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41484 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004367
n_activity=383 dram_eff=0.4752
bk0: 2a 41658i bk1: 4a 41659i bk2: 40a 41644i bk3: 48a 41627i bk4: 48a 41618i bk5: 40a 41620i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.004367 
total_CMD = 41672 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 41422 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41484 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004367 
Either_Row_CoL_Bus_Util = 0.004511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00607122
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41485 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004343
n_activity=367 dram_eff=0.4932
bk0: 1a 41660i bk1: 2a 41658i bk2: 41a 41639i bk3: 49a 41636i bk4: 48a 41628i bk5: 40a 41597i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.004343 
total_CMD = 41672 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 41417 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41485 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0140142
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41484 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004367
n_activity=329 dram_eff=0.5532
bk0: 4a 41656i bk1: 1a 41658i bk2: 41a 41647i bk3: 48a 41634i bk4: 48a 41620i bk5: 40a 41594i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.004367 
total_CMD = 41672 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 41444 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41484 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004367 
Either_Row_CoL_Bus_Util = 0.004511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0138942
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41480 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004487
n_activity=398 dram_eff=0.4698
bk0: 4a 41659i bk1: 5a 41657i bk2: 42a 41638i bk3: 48a 41633i bk4: 48a 41614i bk5: 40a 41600i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.004487 
total_CMD = 41672 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 41410 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41480 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004487 
Either_Row_CoL_Bus_Util = 0.004607 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005208 
queue_avg = 0.022581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0225811
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41672 n_nop=41486 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004343
n_activity=396 dram_eff=0.4571
bk0: 1a 41660i bk1: 2a 41660i bk2: 40a 41632i bk3: 50a 41632i bk4: 48a 41622i bk5: 40a 41616i bk6: 0a 41672i bk7: 0a 41672i bk8: 0a 41672i bk9: 0a 41672i bk10: 0a 41672i bk11: 0a 41672i bk12: 0a 41672i bk13: 0a 41672i bk14: 0a 41672i bk15: 0a 41672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.004343 
total_CMD = 41672 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 41418 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41672 
n_nop = 41486 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.004343 
Either_Row_CoL_Bus_Util = 0.004463 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.005376 
queue_avg = 0.008855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00885487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2100, Miss = 88, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 2398, Miss = 96, Miss_rate = 0.040, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 1988, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 2280, Miss = 92, Miss_rate = 0.040, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 2002, Miss = 86, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 2348, Miss = 96, Miss_rate = 0.041, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 2161, Miss = 90, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 2290, Miss = 94, Miss_rate = 0.041, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 2197, Miss = 92, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 2354, Miss = 96, Miss_rate = 0.041, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 1986, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 2296, Miss = 96, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 2016, Miss = 86, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 2298, Miss = 96, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 2087, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 2147, Miss = 94, Miss_rate = 0.044, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 2098, Miss = 88, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 2204, Miss = 94, Miss_rate = 0.043, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 2096, Miss = 92, Miss_rate = 0.044, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 2092, Miss = 92, Miss_rate = 0.044, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 1987, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 1986, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 2104, Miss = 88, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 2047, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 2104, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 2159, Miss = 90, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 1986, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 2047, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 2043, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 2233, Miss = 94, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 2106, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 2290, Miss = 96, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 2043, Miss = 86, Miss_rate = 0.042, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 2231, Miss = 94, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 2161, Miss = 90, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 2292, Miss = 96, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 2369, Miss = 100, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 1986, Miss = 84, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 2312, Miss = 100, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 2270, Miss = 100, Miss_rate = 0.044, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 2047, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 2362, Miss = 100, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 2417, Miss = 102, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 2362, Miss = 100, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 2421, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 2045, Miss = 86, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 2364, Miss = 100, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 2102, Miss = 88, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 2364, Miss = 100, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 2161, Miss = 90, Miss_rate = 0.042, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 2698, Miss = 108, Miss_rate = 0.040, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 1982, Miss = 84, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 2418, Miss = 102, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 138999
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0421
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96506
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=138999
icnt_total_pkts_simt_to_mem=138999
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 138999
Req_Network_cycles = 55497
Req_Network_injected_packets_per_cycle =       2.5046 
Req_Network_conflicts_per_cycle =       2.2158
Req_Network_conflicts_per_cycle_util =      22.3870
Req_Bank_Level_Parallism =      25.3048
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5206
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0468

Reply_Network_injected_packets_num = 138999
Reply_Network_cycles = 55497
Reply_Network_injected_packets_per_cycle =        2.5046
Reply_Network_conflicts_per_cycle =        2.1660
Reply_Network_conflicts_per_cycle_util =      20.1556
Reply_Bank_Level_Parallism =      23.3063
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3914
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0313
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 16 sec (436 sec)
gpgpu_simulation_rate = 11486 (inst/sec)
gpgpu_simulation_rate = 127 (cycle/sec)
gpgpu_silicon_slowdown = 8913385x
Processing kernel ./traces/kernel-10.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 10
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-10.traceg
GPGPU-Sim uArch: Shader 368 bind to kernel 10 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x479db970, kernel=0x8a631ff0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 376 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x491de930, kernel=0x8a631ff0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 384 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a9e18f0, kernel=0x8a631ff0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 392 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c1e48b0, kernel=0x8a631ff0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 400 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d9e7870, kernel=0x8a631ff0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 408 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f1ea830, kernel=0x8a631ff0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 416 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x509ed7f0, kernel=0x8a631ff0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 424 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x521f07b0, kernel=0x8a631ff0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 432 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x539f3770, kernel=0x8a631ff0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 440 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x551f6730, kernel=0x8a631ff0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 448 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x569f96f0, kernel=0x8a631ff0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 456 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x581fc6b0, kernel=0x8a631ff0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 464 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x599ff670, kernel=0x8a631ff0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 472 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b202630, kernel=0x8a631ff0
thread block = 0,1,0
GPGPU-Sim uArch: Shader 480 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ca055f0, kernel=0x8a631ff0
thread block = 1,1,0
GPGPU-Sim uArch: Shader 488 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e2085b0, kernel=0x8a631ff0
thread block = 2,1,0
GPGPU-Sim uArch: Shader 496 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5fa0b570, kernel=0x8a631ff0
thread block = 3,1,0
GPGPU-Sim uArch: Shader 504 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6120e530, kernel=0x8a631ff0
thread block = 4,1,0
GPGPU-Sim uArch: Shader 512 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62a114f0, kernel=0x8a631ff0
thread block = 5,1,0
GPGPU-Sim uArch: Shader 520 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x642144b0, kernel=0x8a631ff0
thread block = 6,1,0
GPGPU-Sim uArch: Shader 528 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65a17470, kernel=0x8a631ff0
thread block = 7,1,0
GPGPU-Sim uArch: Shader 536 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6721a430, kernel=0x8a631ff0
thread block = 8,1,0
GPGPU-Sim uArch: Shader 544 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68a1d3f0, kernel=0x8a631ff0
thread block = 9,1,0
GPGPU-Sim uArch: Shader 552 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a2203b0, kernel=0x8a631ff0
thread block = 10,1,0
GPGPU-Sim uArch: Shader 560 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ba23370, kernel=0x8a631ff0
thread block = 11,1,0
GPGPU-Sim uArch: Shader 568 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d226330, kernel=0x8a631ff0
thread block = 12,1,0
GPGPU-Sim uArch: Shader 576 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ea292f0, kernel=0x8a631ff0
thread block = 0,2,0
GPGPU-Sim uArch: Shader 584 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7022c2b0, kernel=0x8a631ff0
thread block = 1,2,0
GPGPU-Sim uArch: Shader 592 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71a2f270, kernel=0x8a631ff0
thread block = 2,2,0
GPGPU-Sim uArch: Shader 600 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73232230, kernel=0x8a631ff0
thread block = 3,2,0
GPGPU-Sim uArch: Shader 608 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74a351f0, kernel=0x8a631ff0
thread block = 4,2,0
GPGPU-Sim uArch: Shader 616 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x762381b0, kernel=0x8a631ff0
thread block = 5,2,0
GPGPU-Sim uArch: Shader 624 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77a3b170, kernel=0x8a631ff0
thread block = 6,2,0
GPGPU-Sim uArch: Shader 632 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7923e130, kernel=0x8a631ff0
thread block = 7,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c52b90, kernel=0x8a631ff0
thread block = 8,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4455b50, kernel=0x8a631ff0
thread block = 9,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c58b10, kernel=0x8a631ff0
thread block = 10,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x745bad0, kernel=0x8a631ff0
thread block = 11,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8c5ea90, kernel=0x8a631ff0
thread block = 12,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa461a50, kernel=0x8a631ff0
thread block = 0,3,0
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbc64a10, kernel=0x8a631ff0
thread block = 1,3,0
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd4679d0, kernel=0x8a631ff0
thread block = 2,3,0
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xec6a990, kernel=0x8a631ff0
thread block = 3,3,0
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1046d950, kernel=0x8a631ff0
thread block = 4,3,0
GPGPU-Sim uArch: Shader 81 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11c70910, kernel=0x8a631ff0
thread block = 5,3,0
GPGPU-Sim uArch: Shader 89 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x134738d0, kernel=0x8a631ff0
thread block = 6,3,0
GPGPU-Sim uArch: Shader 97 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14c76890, kernel=0x8a631ff0
thread block = 7,3,0
GPGPU-Sim uArch: Shader 105 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16479850, kernel=0x8a631ff0
thread block = 8,3,0
GPGPU-Sim uArch: Shader 113 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17c7c810, kernel=0x8a631ff0
thread block = 9,3,0
GPGPU-Sim uArch: Shader 121 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1947f7d0, kernel=0x8a631ff0
thread block = 10,3,0
GPGPU-Sim uArch: Shader 129 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ac82790, kernel=0x8a631ff0
thread block = 11,3,0
GPGPU-Sim uArch: Shader 137 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c485750, kernel=0x8a631ff0
thread block = 12,3,0
GPGPU-Sim uArch: Shader 145 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1dc88710, kernel=0x8a631ff0
thread block = 0,4,0
GPGPU-Sim uArch: Shader 153 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f48b6d0, kernel=0x8a631ff0
thread block = 1,4,0
GPGPU-Sim uArch: Shader 161 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20c8e690, kernel=0x8a631ff0
thread block = 2,4,0
GPGPU-Sim uArch: Shader 169 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22491650, kernel=0x8a631ff0
thread block = 3,4,0
GPGPU-Sim uArch: Shader 177 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23c94610, kernel=0x8a631ff0
thread block = 4,4,0
GPGPU-Sim uArch: Shader 185 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x254975d0, kernel=0x8a631ff0
thread block = 5,4,0
GPGPU-Sim uArch: Shader 193 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26c9a590, kernel=0x8a631ff0
thread block = 6,4,0
GPGPU-Sim uArch: Shader 201 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2849d550, kernel=0x8a631ff0
thread block = 7,4,0
GPGPU-Sim uArch: Shader 209 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29ca0510, kernel=0x8a631ff0
thread block = 8,4,0
GPGPU-Sim uArch: Shader 217 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b4a34d0, kernel=0x8a631ff0
thread block = 9,4,0
GPGPU-Sim uArch: Shader 225 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cca6490, kernel=0x8a631ff0
thread block = 10,4,0
GPGPU-Sim uArch: Shader 233 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e4a9450, kernel=0x8a631ff0
thread block = 11,4,0
GPGPU-Sim uArch: Shader 241 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fcac410, kernel=0x8a631ff0
thread block = 12,4,0
GPGPU-Sim uArch: Shader 249 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x314af3d0, kernel=0x8a631ff0
thread block = 0,5,0
GPGPU-Sim uArch: Shader 257 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32cb2390, kernel=0x8a631ff0
thread block = 1,5,0
GPGPU-Sim uArch: Shader 265 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x344b5350, kernel=0x8a631ff0
thread block = 2,5,0
GPGPU-Sim uArch: Shader 273 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35cb8310, kernel=0x8a631ff0
thread block = 3,5,0
GPGPU-Sim uArch: Shader 281 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x374bb2d0, kernel=0x8a631ff0
thread block = 4,5,0
GPGPU-Sim uArch: Shader 289 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38cbe290, kernel=0x8a631ff0
thread block = 5,5,0
GPGPU-Sim uArch: Shader 297 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a4c1250, kernel=0x8a631ff0
thread block = 6,5,0
GPGPU-Sim uArch: Shader 305 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bcc4210, kernel=0x8a631ff0
thread block = 7,5,0
GPGPU-Sim uArch: Shader 313 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d4c71d0, kernel=0x8a631ff0
thread block = 8,5,0
GPGPU-Sim uArch: Shader 321 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3ecca190, kernel=0x8a631ff0
thread block = 9,5,0
GPGPU-Sim uArch: Shader 329 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x404cd150, kernel=0x8a631ff0
thread block = 10,5,0
GPGPU-Sim uArch: Shader 337 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41cd0110, kernel=0x8a631ff0
thread block = 11,5,0
GPGPU-Sim uArch: Shader 345 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x434d30d0, kernel=0x8a631ff0
thread block = 12,5,0
GPGPU-Sim uArch: Shader 353 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44cd6090, kernel=0x8a631ff0
thread block = 0,6,0
GPGPU-Sim uArch: Shader 361 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x464d9050, kernel=0x8a631ff0
thread block = 1,6,0
GPGPU-Sim uArch: Shader 369 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47cdc010, kernel=0x8a631ff0
thread block = 2,6,0
GPGPU-Sim uArch: Shader 377 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x494defd0, kernel=0x8a631ff0
thread block = 3,6,0
GPGPU-Sim uArch: Shader 385 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ace1f90, kernel=0x8a631ff0
thread block = 4,6,0
GPGPU-Sim uArch: Shader 393 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c4e4f50, kernel=0x8a631ff0
thread block = 5,6,0
GPGPU-Sim uArch: Shader 401 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4dce7f10, kernel=0x8a631ff0
thread block = 6,6,0
GPGPU-Sim uArch: Shader 409 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f4eaed0, kernel=0x8a631ff0
thread block = 7,6,0
GPGPU-Sim uArch: Shader 417 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50cede90, kernel=0x8a631ff0
thread block = 8,6,0
GPGPU-Sim uArch: Shader 425 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x524f0e50, kernel=0x8a631ff0
thread block = 9,6,0
GPGPU-Sim uArch: Shader 433 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53cf3e10, kernel=0x8a631ff0
thread block = 10,6,0
GPGPU-Sim uArch: Shader 441 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x554f6dd0, kernel=0x8a631ff0
thread block = 11,6,0
GPGPU-Sim uArch: Shader 449 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56cf9d90, kernel=0x8a631ff0
thread block = 12,6,0
GPGPU-Sim uArch: Shader 457 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x584fcd50, kernel=0x8a631ff0
thread block = 0,7,0
GPGPU-Sim uArch: Shader 465 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x59cffd10, kernel=0x8a631ff0
thread block = 1,7,0
GPGPU-Sim uArch: Shader 473 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b502cd0, kernel=0x8a631ff0
thread block = 2,7,0
GPGPU-Sim uArch: Shader 481 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5cd05c90, kernel=0x8a631ff0
thread block = 3,7,0
GPGPU-Sim uArch: Shader 489 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e508c50, kernel=0x8a631ff0
thread block = 4,7,0
GPGPU-Sim uArch: Shader 497 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5fd0bc10, kernel=0x8a631ff0
thread block = 5,7,0
GPGPU-Sim uArch: Shader 505 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6150ebd0, kernel=0x8a631ff0
thread block = 6,7,0
GPGPU-Sim uArch: Shader 513 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62d11b90, kernel=0x8a631ff0
thread block = 7,7,0
GPGPU-Sim uArch: Shader 521 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64514b50, kernel=0x8a631ff0
thread block = 8,7,0
GPGPU-Sim uArch: Shader 529 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65d17b10, kernel=0x8a631ff0
thread block = 9,7,0
GPGPU-Sim uArch: Shader 537 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6751aad0, kernel=0x8a631ff0
thread block = 10,7,0
GPGPU-Sim uArch: Shader 545 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68d1da90, kernel=0x8a631ff0
thread block = 11,7,0
GPGPU-Sim uArch: Shader 553 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a520a50, kernel=0x8a631ff0
thread block = 12,7,0
GPGPU-Sim uArch: Shader 561 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6bd23a10, kernel=0x8a631ff0
thread block = 0,8,0
GPGPU-Sim uArch: Shader 569 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d5269d0, kernel=0x8a631ff0
thread block = 1,8,0
GPGPU-Sim uArch: Shader 577 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ed29990, kernel=0x8a631ff0
thread block = 2,8,0
GPGPU-Sim uArch: Shader 585 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7052c950, kernel=0x8a631ff0
thread block = 3,8,0
GPGPU-Sim uArch: Shader 593 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71d2f910, kernel=0x8a631ff0
thread block = 4,8,0
GPGPU-Sim uArch: Shader 601 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x735328d0, kernel=0x8a631ff0
thread block = 5,8,0
GPGPU-Sim uArch: Shader 609 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74d35890, kernel=0x8a631ff0
thread block = 6,8,0
GPGPU-Sim uArch: Shader 617 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76538850, kernel=0x8a631ff0
thread block = 7,8,0
GPGPU-Sim uArch: Shader 625 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77d3b810, kernel=0x8a631ff0
thread block = 8,8,0
GPGPU-Sim uArch: Shader 633 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7953e7d0, kernel=0x8a631ff0
thread block = 9,8,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f53170, kernel=0x8a631ff0
thread block = 10,8,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4756130, kernel=0x8a631ff0
thread block = 11,8,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f590f0, kernel=0x8a631ff0
thread block = 12,8,0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x775c0b0, kernel=0x8a631ff0
thread block = 0,9,0
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8f5f070, kernel=0x8a631ff0
thread block = 1,9,0
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa762030, kernel=0x8a631ff0
thread block = 2,9,0
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbf64ff0, kernel=0x8a631ff0
thread block = 3,9,0
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd767fb0, kernel=0x8a631ff0
thread block = 4,9,0
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xef6af70, kernel=0x8a631ff0
thread block = 5,9,0
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1076df30, kernel=0x8a631ff0
thread block = 6,9,0
GPGPU-Sim uArch: Shader 82 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11f70ef0, kernel=0x8a631ff0
thread block = 7,9,0
GPGPU-Sim uArch: Shader 90 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13773eb0, kernel=0x8a631ff0
thread block = 8,9,0
GPGPU-Sim uArch: Shader 98 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14f76e70, kernel=0x8a631ff0
thread block = 9,9,0
GPGPU-Sim uArch: Shader 106 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16779e30, kernel=0x8a631ff0
thread block = 10,9,0
GPGPU-Sim uArch: Shader 114 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17f7cdf0, kernel=0x8a631ff0
thread block = 11,9,0
GPGPU-Sim uArch: Shader 122 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1977fdb0, kernel=0x8a631ff0
thread block = 12,9,0
GPGPU-Sim uArch: Shader 130 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1af82d70, kernel=0x8a631ff0
thread block = 0,10,0
GPGPU-Sim uArch: Shader 138 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c785d30, kernel=0x8a631ff0
thread block = 1,10,0
GPGPU-Sim uArch: Shader 146 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1df88cf0, kernel=0x8a631ff0
thread block = 2,10,0
GPGPU-Sim uArch: Shader 154 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f78bcb0, kernel=0x8a631ff0
thread block = 3,10,0
GPGPU-Sim uArch: Shader 162 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20f8ec70, kernel=0x8a631ff0
thread block = 4,10,0
GPGPU-Sim uArch: Shader 170 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22791c30, kernel=0x8a631ff0
thread block = 5,10,0
GPGPU-Sim uArch: Shader 178 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23f94bf0, kernel=0x8a631ff0
thread block = 6,10,0
GPGPU-Sim uArch: Shader 186 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25797bb0, kernel=0x8a631ff0
thread block = 7,10,0
GPGPU-Sim uArch: Shader 194 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26f9ab70, kernel=0x8a631ff0
thread block = 8,10,0
GPGPU-Sim uArch: Shader 202 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2879db30, kernel=0x8a631ff0
thread block = 9,10,0
GPGPU-Sim uArch: Shader 210 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29fa0af0, kernel=0x8a631ff0
thread block = 10,10,0
GPGPU-Sim uArch: Shader 218 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b7a3ab0, kernel=0x8a631ff0
thread block = 11,10,0
GPGPU-Sim uArch: Shader 226 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cfa6a70, kernel=0x8a631ff0
thread block = 12,10,0
GPGPU-Sim uArch: Shader 234 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e7a9a30, kernel=0x8a631ff0
thread block = 0,11,0
GPGPU-Sim uArch: Shader 242 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ffac9f0, kernel=0x8a631ff0
thread block = 1,11,0
GPGPU-Sim uArch: Shader 250 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x317af9b0, kernel=0x8a631ff0
thread block = 2,11,0
GPGPU-Sim uArch: Shader 258 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32fb2970, kernel=0x8a631ff0
thread block = 3,11,0
GPGPU-Sim uArch: Shader 266 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x347b5930, kernel=0x8a631ff0
thread block = 4,11,0
GPGPU-Sim uArch: Shader 274 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35fb88f0, kernel=0x8a631ff0
thread block = 5,11,0
GPGPU-Sim uArch: Shader 282 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x377bb8b0, kernel=0x8a631ff0
thread block = 6,11,0
GPGPU-Sim uArch: Shader 290 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38fbe870, kernel=0x8a631ff0
thread block = 7,11,0
GPGPU-Sim uArch: Shader 298 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a7c1830, kernel=0x8a631ff0
thread block = 8,11,0
GPGPU-Sim uArch: Shader 306 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bfc47f0, kernel=0x8a631ff0
thread block = 9,11,0
GPGPU-Sim uArch: Shader 314 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d7c77b0, kernel=0x8a631ff0
thread block = 10,11,0
GPGPU-Sim uArch: Shader 322 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3efca770, kernel=0x8a631ff0
thread block = 11,11,0
GPGPU-Sim uArch: Shader 330 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x407cd730, kernel=0x8a631ff0
thread block = 12,11,0
GPGPU-Sim uArch: Shader 338 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41fd06f0, kernel=0x8a631ff0
thread block = 0,12,0
GPGPU-Sim uArch: Shader 346 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x437d36b0, kernel=0x8a631ff0
thread block = 1,12,0
GPGPU-Sim uArch: Shader 354 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44fd6670, kernel=0x8a631ff0
thread block = 2,12,0
GPGPU-Sim uArch: Shader 362 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x467d9630, kernel=0x8a631ff0
thread block = 3,12,0
GPGPU-Sim uArch: Shader 370 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47fdc5f0, kernel=0x8a631ff0
thread block = 4,12,0
GPGPU-Sim uArch: Shader 378 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x497df5b0, kernel=0x8a631ff0
thread block = 5,12,0
GPGPU-Sim uArch: Shader 386 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4afe2570, kernel=0x8a631ff0
thread block = 6,12,0
GPGPU-Sim uArch: Shader 394 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c7e5530, kernel=0x8a631ff0
thread block = 7,12,0
GPGPU-Sim uArch: Shader 402 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4dfe84f0, kernel=0x8a631ff0
thread block = 8,12,0
GPGPU-Sim uArch: Shader 410 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f7eb4b0, kernel=0x8a631ff0
thread block = 9,12,0
GPGPU-Sim uArch: Shader 418 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50fee470, kernel=0x8a631ff0
thread block = 10,12,0
GPGPU-Sim uArch: Shader 426 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x527f1430, kernel=0x8a631ff0
thread block = 11,12,0
GPGPU-Sim uArch: Shader 434 bind to kernel 10 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53ff43f0, kernel=0x8a631ff0
thread block = 12,12,0
Destroy streams for kernel 10: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 6363
gpu_sim_insn = 1222463
gpu_ipc =     192.1205
gpu_tot_sim_cycle = 61860
gpu_tot_sim_insn = 6230650
gpu_tot_ipc =     100.7218
gpu_tot_issued_cta = 855
gpu_occupancy = 10.6753% 
gpu_tot_occupancy = 10.7554% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9727
partiton_level_parallism_total  =       2.7585
partiton_level_parallism_util =      35.0787
partiton_level_parallism_util_total  =      26.6667
L2_BW  =     180.1294 GB/Sec
L2_BW_total  =      99.9234 GB/Sec
gpu_total_sim_rate=12715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4444, Miss = 1853, Miss_rate = 0.417, Pending_hits = 2143, Reservation_fails = 743
	L1D_cache_core[1]: Access = 4345, Miss = 1755, Miss_rate = 0.404, Pending_hits = 2142, Reservation_fails = 925
	L1D_cache_core[2]: Access = 4479, Miss = 1700, Miss_rate = 0.380, Pending_hits = 2295, Reservation_fails = 854
	L1D_cache_core[3]: Access = 4599, Miss = 1746, Miss_rate = 0.380, Pending_hits = 2354, Reservation_fails = 884
	L1D_cache_core[4]: Access = 4367, Miss = 1657, Miss_rate = 0.379, Pending_hits = 2238, Reservation_fails = 942
	L1D_cache_core[5]: Access = 4599, Miss = 1746, Miss_rate = 0.380, Pending_hits = 2354, Reservation_fails = 897
	L1D_cache_core[6]: Access = 4415, Miss = 1675, Miss_rate = 0.379, Pending_hits = 2262, Reservation_fails = 795
	L1D_cache_core[7]: Access = 4599, Miss = 1746, Miss_rate = 0.380, Pending_hits = 2354, Reservation_fails = 814
	L1D_cache_core[8]: Access = 4471, Miss = 1697, Miss_rate = 0.380, Pending_hits = 2290, Reservation_fails = 922
	L1D_cache_core[9]: Access = 4566, Miss = 1729, Miss_rate = 0.379, Pending_hits = 2354, Reservation_fails = 1131
	L1D_cache_core[10]: Access = 4486, Miss = 1698, Miss_rate = 0.379, Pending_hits = 2313, Reservation_fails = 796
	L1D_cache_core[11]: Access = 4434, Miss = 1840, Miss_rate = 0.415, Pending_hits = 2143, Reservation_fails = 970
	L1D_cache_core[12]: Access = 4309, Miss = 1731, Miss_rate = 0.402, Pending_hits = 2129, Reservation_fails = 822
	L1D_cache_core[13]: Access = 4655, Miss = 1765, Miss_rate = 0.379, Pending_hits = 2372, Reservation_fails = 1082
	L1D_cache_core[14]: Access = 4628, Miss = 1756, Miss_rate = 0.379, Pending_hits = 2358, Reservation_fails = 934
	L1D_cache_core[15]: Access = 4512, Miss = 1717, Miss_rate = 0.381, Pending_hits = 2311, Reservation_fails = 941
	L1D_cache_core[16]: Access = 4632, Miss = 1762, Miss_rate = 0.380, Pending_hits = 2371, Reservation_fails = 1037
	L1D_cache_core[17]: Access = 4400, Miss = 1673, Miss_rate = 0.380, Pending_hits = 2255, Reservation_fails = 882
	L1D_cache_core[18]: Access = 4632, Miss = 1762, Miss_rate = 0.380, Pending_hits = 2371, Reservation_fails = 918
	L1D_cache_core[19]: Access = 4448, Miss = 1691, Miss_rate = 0.380, Pending_hits = 2279, Reservation_fails = 851
	L1D_cache_core[20]: Access = 4583, Miss = 1745, Miss_rate = 0.381, Pending_hits = 2355, Reservation_fails = 968
	L1D_cache_core[21]: Access = 4459, Miss = 1698, Miss_rate = 0.381, Pending_hits = 2291, Reservation_fails = 1015
	L1D_cache_core[22]: Access = 4418, Miss = 1840, Miss_rate = 0.416, Pending_hits = 2127, Reservation_fails = 1133
	L1D_cache_core[23]: Access = 4259, Miss = 1716, Miss_rate = 0.403, Pending_hits = 2098, Reservation_fails = 853
	L1D_cache_core[24]: Access = 4573, Miss = 1733, Miss_rate = 0.379, Pending_hits = 2322, Reservation_fails = 925
	L1D_cache_core[25]: Access = 4489, Miss = 1702, Miss_rate = 0.379, Pending_hits = 2280, Reservation_fails = 791
	L1D_cache_core[26]: Access = 4550, Miss = 1730, Miss_rate = 0.380, Pending_hits = 2321, Reservation_fails = 1064
	L1D_cache_core[27]: Access = 4526, Miss = 1721, Miss_rate = 0.380, Pending_hits = 2308, Reservation_fails = 998
	L1D_cache_core[28]: Access = 4430, Miss = 1685, Miss_rate = 0.380, Pending_hits = 2261, Reservation_fails = 941
	L1D_cache_core[29]: Access = 4550, Miss = 1730, Miss_rate = 0.380, Pending_hits = 2321, Reservation_fails = 956
	L1D_cache_core[30]: Access = 4318, Miss = 1641, Miss_rate = 0.380, Pending_hits = 2205, Reservation_fails = 849
	L1D_cache_core[31]: Access = 4468, Miss = 1697, Miss_rate = 0.380, Pending_hits = 2288, Reservation_fails = 759
	L1D_cache_core[32]: Access = 4293, Miss = 1629, Miss_rate = 0.379, Pending_hits = 2199, Reservation_fails = 874
	L1D_cache_core[33]: Access = 4385, Miss = 1824, Miss_rate = 0.416, Pending_hits = 2110, Reservation_fails = 945
	L1D_cache_core[34]: Access = 4208, Miss = 1693, Miss_rate = 0.402, Pending_hits = 2073, Reservation_fails = 889
	L1D_cache_core[35]: Access = 4606, Miss = 1749, Miss_rate = 0.380, Pending_hits = 2339, Reservation_fails = 1166
	L1D_cache_core[36]: Access = 4473, Miss = 1700, Miss_rate = 0.380, Pending_hits = 2274, Reservation_fails = 1038
	L1D_cache_core[37]: Access = 4583, Miss = 1746, Miss_rate = 0.381, Pending_hits = 2338, Reservation_fails = 1018
	L1D_cache_core[38]: Access = 4503, Miss = 1715, Miss_rate = 0.381, Pending_hits = 2297, Reservation_fails = 821
	L1D_cache_core[39]: Access = 4583, Miss = 1746, Miss_rate = 0.381, Pending_hits = 2338, Reservation_fails = 1058
	L1D_cache_core[40]: Access = 4559, Miss = 1737, Miss_rate = 0.381, Pending_hits = 2325, Reservation_fails = 923
	L1D_cache_core[41]: Access = 4463, Miss = 1701, Miss_rate = 0.381, Pending_hits = 2278, Reservation_fails = 953
	L1D_cache_core[42]: Access = 4485, Miss = 1713, Miss_rate = 0.382, Pending_hits = 2289, Reservation_fails = 1174
	L1D_cache_core[43]: Access = 4273, Miss = 1632, Miss_rate = 0.382, Pending_hits = 2178, Reservation_fails = 911
	L1D_cache_core[44]: Access = 4369, Miss = 1824, Miss_rate = 0.417, Pending_hits = 2094, Reservation_fails = 997
	L1D_cache_core[45]: Access = 4150, Miss = 1674, Miss_rate = 0.403, Pending_hits = 2037, Reservation_fails = 1060
	L1D_cache_core[46]: Access = 4524, Miss = 1717, Miss_rate = 0.380, Pending_hits = 2275, Reservation_fails = 1067
	L1D_cache_core[47]: Access = 4334, Miss = 1646, Miss_rate = 0.380, Pending_hits = 2195, Reservation_fails = 795
	L1D_cache_core[48]: Access = 4501, Miss = 1714, Miss_rate = 0.381, Pending_hits = 2288, Reservation_fails = 821
	L1D_cache_core[49]: Access = 4373, Miss = 1665, Miss_rate = 0.381, Pending_hits = 2224, Reservation_fails = 755
	L1D_cache_core[50]: Access = 4501, Miss = 1714, Miss_rate = 0.381, Pending_hits = 2288, Reservation_fails = 842
	L1D_cache_core[51]: Access = 4421, Miss = 1683, Miss_rate = 0.381, Pending_hits = 2247, Reservation_fails = 784
	L1D_cache_core[52]: Access = 4501, Miss = 1714, Miss_rate = 0.381, Pending_hits = 2288, Reservation_fails = 918
	L1D_cache_core[53]: Access = 4477, Miss = 1705, Miss_rate = 0.381, Pending_hits = 2275, Reservation_fails = 823
	L1D_cache_core[54]: Access = 4411, Miss = 1679, Miss_rate = 0.381, Pending_hits = 2243, Reservation_fails = 767
	L1D_cache_core[55]: Access = 4207, Miss = 1600, Miss_rate = 0.380, Pending_hits = 2140, Reservation_fails = 816
	L1D_cache_core[56]: Access = 4087, Miss = 1555, Miss_rate = 0.380, Pending_hits = 2080, Reservation_fails = 906
	L1D_cache_core[57]: Access = 4207, Miss = 1600, Miss_rate = 0.380, Pending_hits = 2140, Reservation_fails = 930
	L1D_cache_core[58]: Access = 3968, Miss = 1510, Miss_rate = 0.381, Pending_hits = 2024, Reservation_fails = 812
	L1D_cache_core[59]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2131, Reservation_fails = 969
	L1D_cache_core[60]: Access = 4000, Miss = 1525, Miss_rate = 0.381, Pending_hits = 2048, Reservation_fails = 775
	L1D_cache_core[61]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 797
	L1D_cache_core[62]: Access = 4056, Miss = 1547, Miss_rate = 0.381, Pending_hits = 2076, Reservation_fails = 806
	L1D_cache_core[63]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 801
	L1D_cache_core[64]: Access = 4104, Miss = 1565, Miss_rate = 0.381, Pending_hits = 2099, Reservation_fails = 731
	L1D_cache_core[65]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 889
	L1D_cache_core[66]: Access = 4160, Miss = 1587, Miss_rate = 0.381, Pending_hits = 2127, Reservation_fails = 863
	L1D_cache_core[67]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 825
	L1D_cache_core[68]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2126, Reservation_fails = 791
	L1D_cache_core[69]: Access = 4064, Miss = 1551, Miss_rate = 0.382, Pending_hits = 2080, Reservation_fails = 679
	L1D_cache_core[70]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2138, Reservation_fails = 839
	L1D_cache_core[71]: Access = 3952, Miss = 1507, Miss_rate = 0.381, Pending_hits = 2024, Reservation_fails = 711
	L1D_cache_core[72]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 926
	L1D_cache_core[73]: Access = 4000, Miss = 1525, Miss_rate = 0.381, Pending_hits = 2048, Reservation_fails = 725
	L1D_cache_core[74]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 746
	L1D_cache_core[75]: Access = 4056, Miss = 1547, Miss_rate = 0.381, Pending_hits = 2076, Reservation_fails = 952
	L1D_cache_core[76]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 908
	L1D_cache_core[77]: Access = 4104, Miss = 1565, Miss_rate = 0.381, Pending_hits = 2099, Reservation_fails = 780
	L1D_cache_core[78]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 857
	L1D_cache_core[79]: Access = 4160, Miss = 1587, Miss_rate = 0.381, Pending_hits = 2127, Reservation_fails = 883
	L1D_total_cache_accesses = 348768
	L1D_total_cache_misses = 133984
	L1D_total_cache_miss_rate = 0.3842
	L1D_total_cache_pending_hits = 177060
	L1D_total_cache_reservation_fails = 71508
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177060
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 43923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 408578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 117250

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4957
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 66551
ctas_completed 855, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 6976896
gpgpu_n_tot_w_icount = 218028
gpgpu_n_stall_shd_mem = 155155
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53390
gpgpu_n_mem_write_global = 117250
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 638605
gpgpu_n_store_insn = 213210
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 146205
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:137322	W0_Idle:1742193	W0_Scoreboard:2070815	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:104	W11:45	W12:62	W13:45	W14:62	W15:45	W16:1068	W17:1	W18:1	W19:1	W20:1	W21:1	W22:2257	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:184669
single_issue_nums: WS0:55270	WS1:54620	WS2:54412	WS3:53726	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 427120 {8:53390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4690000 {40:117250,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2135600 {40:53390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 938000 {8:117250,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 335 
avg_icnt2mem_latency = 152 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49004 	109690 	11925 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	9587 	29669 	41277 	64983 	25082 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	50868 	39871 	37349 	29386 	11825 	1341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18489     18759     10198     10327     10093      9805    none      none      none      none      none      none      none      none      none      none  
dram[1]:      17912     17585     10041     10376      9694      9589    none      none      none      none      none      none      none      none      none      none  
dram[2]:      13911     18358      9846     10173      9793      9864    none      none      none      none      none      none      none      none      none      none  
dram[3]:      17739     19171     10608     10188     10024      9659    none      none      none      none      none      none      none      none      none      none  
dram[4]:      20263     17793     10300      9827     10213      9876    none      none      none      none      none      none      none      none      none      none  
dram[5]:      17680     21792     10324     10526      9817      9703    none      none      none      none      none      none      none      none      none      none  
dram[6]:      18340     18378     10026      9820      9843      9613    none      none      none      none      none      none      none      none      none      none  
dram[7]:      16570     16912      9799      9558     10000      9670    none      none      none      none      none      none      none      none      none      none  
dram[8]:      17338     15734     10392     10219      9908      9798    none      none      none      none      none      none      none      none      none      none  
dram[9]:      19685     19520     10227      9746     10203     10107    none      none      none      none      none      none      none      none      none      none  
dram[10]:      18946     15782     10096      9802     10251      9793    none      none      none      none      none      none      none      none      none      none  
dram[11]:      17270     18412     10108      9655      9716      9862    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     17329     10092      9897     10119      9909    none      none      none      none      none      none      none      none      none      none  
dram[13]:      18109     18489      9932      9718      9777      9545    none      none      none      none      none      none      none      none      none      none  
dram[14]:      20753     19592     10379     10205     10014      9924    none      none      none      none      none      none      none      none      none      none  
dram[15]:      17363     17502      9885     10422     10043      9777    none      none      none      none      none      none      none      none      none      none  
dram[16]:      19022     18841     10121     10032     10113      9757    none      none      none      none      none      none      none      none      none      none  
dram[17]:      18956     18723     10158     10308      9987      9754    none      none      none      none      none      none      none      none      none      none  
dram[18]:      17413     18776      9963     10075      9817      9822    none      none      none      none      none      none      none      none      none      none  
dram[19]:      19071     18554     10344      9920     10019      9768    none      none      none      none      none      none      none      none      none      none  
dram[20]:      18073     20094     10186      9859      8960      9901    none      none      none      none      none      none      none      none      none      none  
dram[21]:      17655     17585     10336     10416      9778      9664    none      none      none      none      none      none      none      none      none      none  
dram[22]:      17627     16778     10067      9878      9364      9419    none      none      none      none      none      none      none      none      none      none  
dram[23]:      18545     21991      9796     10038      9262      9960    none      none      none      none      none      none      none      none      none      none  
dram[24]:      17096     20219      9994     10267      9669      9659    none      none      none      none      none      none      none      none      none      none  
dram[25]:      17937     18887      9998      9899      9828      9980    none      none      none      none      none      none      none      none      none      none  
dram[26]:      17416     19770     10064     10284      9752     10042    none      none      none      none      none      none      none      none      none      none  
dram[27]:      17967     18851     10029      9906      9671      9563    none      none      none      none      none      none      none      none      none      none  
dram[28]:      19372     16700     10173     10781      9753      9932    none      none      none      none      none      none      none      none      none      none  
dram[29]:      17897     17220      9795     10617      9536      9697    none      none      none      none      none      none      none      none      none      none  
dram[30]:      18915     20223     10568     10698     10009     10040    none      none      none      none      none      none      none      none      none      none  
dram[31]:      19384     16433     10033     10987      9659     10110    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       682       660       674         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46267 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003789
n_activity=420 dram_eff=0.419
bk0: 3a 46437i bk1: 3a 46437i bk2: 41a 46424i bk3: 49a 46412i bk4: 40a 46400i bk5: 40a 46384i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.003789 
total_CMD = 46449 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 46201 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46267 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003789 
Either_Row_CoL_Bus_Util = 0.003918 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00880536
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46271 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003703
n_activity=368 dram_eff=0.4674
bk0: 1a 46437i bk1: 3a 46437i bk2: 40a 46418i bk3: 48a 46405i bk4: 40a 46389i bk5: 40a 46386i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.003703 
total_CMD = 46449 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 46212 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46271 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003703 
Either_Row_CoL_Bus_Util = 0.003832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00775044
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46268 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003768
n_activity=403 dram_eff=0.4342
bk0: 3a 46436i bk1: 3a 46436i bk2: 40a 46416i bk3: 49a 46397i bk4: 40a 46407i bk5: 40a 46396i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.003768 
total_CMD = 46449 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 46204 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46268 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003768 
Either_Row_CoL_Bus_Util = 0.003897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0131327
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46268 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003789
n_activity=384 dram_eff=0.4583
bk0: 2a 46437i bk1: 3a 46437i bk2: 43a 46424i bk3: 48a 46406i bk4: 40a 46391i bk5: 40a 46385i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.003789 
total_CMD = 46449 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 46207 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46268 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003789 
Either_Row_CoL_Bus_Util = 0.003897 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005525 
queue_avg = 0.010054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.010054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46270 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003746
n_activity=337 dram_eff=0.5163
bk0: 1a 46437i bk1: 4a 46436i bk2: 41a 46416i bk3: 48a 46402i bk4: 40a 46413i bk5: 40a 46374i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.003746 
total_CMD = 46449 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 46211 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46270 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003854 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005587 
queue_avg = 0.007535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00753515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46268 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003768
n_activity=346 dram_eff=0.5058
bk0: 2a 46436i bk1: 1a 46437i bk2: 42a 46428i bk3: 50a 46412i bk4: 40a 46410i bk5: 40a 46393i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.003768 
total_CMD = 46449 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 46212 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46268 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003768 
Either_Row_CoL_Bus_Util = 0.003897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00792267
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46269 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003746
n_activity=346 dram_eff=0.5029
bk0: 2a 46436i bk1: 2a 46437i bk2: 41a 46416i bk3: 49a 46399i bk4: 40a 46409i bk5: 40a 46381i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.003746 
total_CMD = 46449 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 46219 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46269 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003875 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00800878
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46270 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003768
n_activity=359 dram_eff=0.4875
bk0: 5a 46436i bk1: 2a 46436i bk2: 40a 46424i bk3: 48a 46411i bk4: 40a 46402i bk5: 40a 46376i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.003768 
total_CMD = 46449 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 46200 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46270 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003768 
Either_Row_CoL_Bus_Util = 0.003854 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.011173 
queue_avg = 0.005361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00536072
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46269 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003768
n_activity=465 dram_eff=0.3763
bk0: 4a 46436i bk1: 1a 46437i bk2: 41a 46426i bk3: 49a 46417i bk4: 40a 46418i bk5: 40a 46407i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.003768 
total_CMD = 46449 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 46208 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46269 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003768 
Either_Row_CoL_Bus_Util = 0.003875 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005556 
queue_avg = 0.002454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0024543
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46268 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003768
n_activity=414 dram_eff=0.4227
bk0: 1a 46437i bk1: 4a 46437i bk2: 42a 46420i bk3: 48a 46406i bk4: 40a 46403i bk5: 40a 46378i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.003768 
total_CMD = 46449 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 46205 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46268 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003768 
Either_Row_CoL_Bus_Util = 0.003897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00622188
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46269 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003746
n_activity=424 dram_eff=0.4104
bk0: 4a 46434i bk1: 1a 46437i bk2: 40a 46422i bk3: 49a 46417i bk4: 40a 46403i bk5: 40a 46389i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.003746 
total_CMD = 46449 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 46205 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46269 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003875 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00620035
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46270 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003725
n_activity=444 dram_eff=0.3896
bk0: 1a 46437i bk1: 4a 46435i bk2: 40a 46420i bk3: 48a 46420i bk4: 40a 46416i bk5: 40a 46416i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.003725 
total_CMD = 46449 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 46200 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46270 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003725 
Either_Row_CoL_Bus_Util = 0.003854 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00316476
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46279 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003531
n_activity=362 dram_eff=0.453
bk0: 1a 46437i bk1: 2a 46437i bk2: 41a 46423i bk3: 40a 46415i bk4: 40a 46407i bk5: 40a 46379i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.003531 
total_CMD = 46449 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 46221 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46279 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003531 
Either_Row_CoL_Bus_Util = 0.003660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00964499
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46276 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003595
n_activity=303 dram_eff=0.5512
bk0: 4a 46435i bk1: 2a 46436i bk2: 41a 46420i bk3: 40a 46419i bk4: 40a 46408i bk5: 40a 46381i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.003595 
total_CMD = 46449 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 46225 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46276 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003595 
Either_Row_CoL_Bus_Util = 0.003725 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00566212
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46274 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003638
n_activity=375 dram_eff=0.4507
bk0: 2a 46436i bk1: 4a 46436i bk2: 42a 46419i bk3: 41a 46421i bk4: 40a 46402i bk5: 40a 46383i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.003638 
total_CMD = 46449 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 46206 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46274 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003638 
Either_Row_CoL_Bus_Util = 0.003768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00803031
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46279 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003552
n_activity=370 dram_eff=0.4459
bk0: 2a 46437i bk1: 1a 46437i bk2: 40a 46417i bk3: 42a 46414i bk4: 40a 46402i bk5: 40a 46376i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.003552 
total_CMD = 46449 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 46209 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46279 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003552 
Either_Row_CoL_Bus_Util = 0.003660 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005882 
queue_avg = 0.006265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00626494
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46270 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003746
n_activity=391 dram_eff=0.445
bk0: 3a 46437i bk1: 2a 46437i bk2: 41a 46426i bk3: 48a 46412i bk4: 40a 46415i bk5: 40a 46389i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.003746 
total_CMD = 46449 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 46201 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46270 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003854 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005587 
queue_avg = 0.006674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00667399
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46268 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003789
n_activity=339 dram_eff=0.5192
bk0: 3a 46437i bk1: 3a 46437i bk2: 40a 46417i bk3: 50a 46411i bk4: 40a 46411i bk5: 40a 46372i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.003789 
total_CMD = 46449 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 46214 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46268 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003789 
Either_Row_CoL_Bus_Util = 0.003897 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005525 
queue_avg = 0.007341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00734139
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46270 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003746
n_activity=293 dram_eff=0.5939
bk0: 3a 46437i bk1: 2a 46436i bk2: 40a 46424i bk3: 49a 46400i bk4: 40a 46398i bk5: 40a 46384i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.003746 
total_CMD = 46449 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 46226 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46270 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003746 
Either_Row_CoL_Bus_Util = 0.003854 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005587 
queue_avg = 0.005813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00581283
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46266 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003811
n_activity=392 dram_eff=0.4515
bk0: 3a 46437i bk1: 3a 46436i bk2: 43a 46423i bk3: 48a 46415i bk4: 40a 46402i bk5: 40a 46359i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.003811 
total_CMD = 46449 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 46211 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46266 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003811 
Either_Row_CoL_Bus_Util = 0.003940 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0216151
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46259 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003961
n_activity=446 dram_eff=0.4126
bk0: 2a 46436i bk1: 5a 46437i bk2: 41a 46416i bk3: 48a 46407i bk4: 48a 46402i bk5: 40a 46387i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.003961 
total_CMD = 46449 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 46187 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46259 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003961 
Either_Row_CoL_Bus_Util = 0.004091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00620035
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46265 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003832
n_activity=384 dram_eff=0.4635
bk0: 2a 46435i bk1: 2a 46437i bk2: 42a 46423i bk3: 50a 46406i bk4: 42a 46400i bk5: 40a 46375i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.003832 
total_CMD = 46449 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 46211 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46265 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003832 
Either_Row_CoL_Bus_Util = 0.003961 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00839631
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46263 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003875
n_activity=413 dram_eff=0.4358
bk0: 1a 46437i bk1: 2a 46437i bk2: 41a 46427i bk3: 48a 46408i bk4: 48a 46394i bk5: 40a 46361i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.003875 
total_CMD = 46449 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 46198 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46263 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003875 
Either_Row_CoL_Bus_Util = 0.004004 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0101402
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46262 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003897
n_activity=394 dram_eff=0.4594
bk0: 4a 46436i bk1: 1a 46437i bk2: 40a 46428i bk3: 48a 46411i bk4: 48a 46393i bk5: 40a 46365i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.003897 
total_CMD = 46449 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 46203 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46262 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003897 
Either_Row_CoL_Bus_Util = 0.004026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0139077
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46264 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003897
n_activity=349 dram_eff=0.5186
bk0: 2a 46437i bk1: 1a 46436i bk2: 41a 46421i bk3: 49a 46404i bk4: 48a 46398i bk5: 40a 46366i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.003897 
total_CMD = 46449 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 46212 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46264 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003897 
Either_Row_CoL_Bus_Util = 0.003983 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.010811 
queue_avg = 0.011001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0110013
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46260 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00394
n_activity=365 dram_eff=0.5014
bk0: 2a 46437i bk1: 4a 46435i bk2: 41a 46427i bk3: 48a 46410i bk4: 48a 46407i bk5: 40a 46361i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.003940 
total_CMD = 46449 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 46192 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46260 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003940 
Either_Row_CoL_Bus_Util = 0.004069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01225
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46262 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003897
n_activity=341 dram_eff=0.5308
bk0: 2a 46437i bk1: 1a 46437i bk2: 41a 46424i bk3: 49a 46409i bk4: 48a 46395i bk5: 40a 46385i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.003897 
total_CMD = 46449 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 46199 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46262 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003897 
Either_Row_CoL_Bus_Util = 0.004026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0075782
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46261 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003918
n_activity=383 dram_eff=0.4752
bk0: 2a 46435i bk1: 4a 46436i bk2: 40a 46421i bk3: 48a 46404i bk4: 48a 46395i bk5: 40a 46397i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.003918 
total_CMD = 46449 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 46199 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46261 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003918 
Either_Row_CoL_Bus_Util = 0.004047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00544683
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46262 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003897
n_activity=367 dram_eff=0.4932
bk0: 1a 46437i bk1: 2a 46435i bk2: 41a 46416i bk3: 49a 46413i bk4: 48a 46405i bk5: 40a 46374i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.003897 
total_CMD = 46449 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 46194 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46262 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003897 
Either_Row_CoL_Bus_Util = 0.004026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0125729
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46261 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003918
n_activity=329 dram_eff=0.5532
bk0: 4a 46433i bk1: 1a 46435i bk2: 41a 46424i bk3: 48a 46411i bk4: 48a 46397i bk5: 40a 46371i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.003918 
total_CMD = 46449 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 46221 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46261 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003918 
Either_Row_CoL_Bus_Util = 0.004047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0124653
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46257 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004026
n_activity=398 dram_eff=0.4698
bk0: 4a 46436i bk1: 5a 46434i bk2: 42a 46415i bk3: 48a 46410i bk4: 48a 46391i bk5: 40a 46377i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.004026 
total_CMD = 46449 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 46187 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46257 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.004026 
Either_Row_CoL_Bus_Util = 0.004134 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005208 
queue_avg = 0.020259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0202588
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46449 n_nop=46263 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003897
n_activity=396 dram_eff=0.4571
bk0: 1a 46437i bk1: 2a 46437i bk2: 40a 46409i bk3: 50a 46409i bk4: 48a 46399i bk5: 40a 46393i bk6: 0a 46449i bk7: 0a 46449i bk8: 0a 46449i bk9: 0a 46449i bk10: 0a 46449i bk11: 0a 46449i bk12: 0a 46449i bk13: 0a 46449i bk14: 0a 46449i bk15: 0a 46449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.003897 
total_CMD = 46449 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 46195 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46449 
n_nop = 46263 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000129 
CoL_Bus_Util = 0.003897 
Either_Row_CoL_Bus_Util = 0.004004 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005376 
queue_avg = 0.007944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0079442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2580, Miss = 88, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 2887, Miss = 96, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 2445, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 2737, Miss = 92, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 2459, Miss = 86, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 2828, Miss = 96, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 2660, Miss = 90, Miss_rate = 0.034, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 2757, Miss = 94, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 2651, Miss = 92, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 2843, Miss = 96, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 2440, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 2776, Miss = 96, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 2473, Miss = 86, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 2781, Miss = 96, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 2557, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 2614, Miss = 94, Miss_rate = 0.036, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 2575, Miss = 88, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 2668, Miss = 94, Miss_rate = 0.035, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 2556, Miss = 92, Miss_rate = 0.036, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 2549, Miss = 92, Miss_rate = 0.036, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 2431, Miss = 84, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 2440, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 2590, Miss = 88, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 2520, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 2590, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 2655, Miss = 90, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 2440, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 2520, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 2510, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 2747, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 2595, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 2817, Miss = 96, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 2510, Miss = 86, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 2742, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 2660, Miss = 90, Miss_rate = 0.034, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 2822, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 2932, Miss = 104, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 2912, Miss = 100, Miss_rate = 0.034, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 2440, Miss = 84, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 2847, Miss = 100, Miss_rate = 0.035, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 2792, Miss = 100, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 2520, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 2904, Miss = 100, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 2969, Miss = 102, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 2932, Miss = 100, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 2979, Miss = 102, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 2515, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 3021, Miss = 100, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 2585, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 3021, Miss = 100, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 2660, Miss = 90, Miss_rate = 0.034, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 3254, Miss = 108, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 2430, Miss = 84, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 3072, Miss = 102, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 170640
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0343
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117043
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 117250
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=170640
icnt_total_pkts_simt_to_mem=170640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 170640
Req_Network_cycles = 61860
Req_Network_injected_packets_per_cycle =       2.7585 
Req_Network_conflicts_per_cycle =       2.4630
Req_Network_conflicts_per_cycle_util =      23.8253
Req_Bank_Level_Parallism =      26.6833
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.8022
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0500

Reply_Network_injected_packets_num = 170640
Reply_Network_cycles = 61860
Reply_Network_injected_packets_per_cycle =        2.7585
Reply_Network_conflicts_per_cycle =        2.3840
Reply_Network_conflicts_per_cycle_util =      21.2808
Reply_Bank_Level_Parallism =      24.6234
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4138
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0345
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 10 sec (490 sec)
gpgpu_simulation_rate = 12715 (inst/sec)
gpgpu_simulation_rate = 126 (cycle/sec)
gpgpu_silicon_slowdown = 8984126x
Processing kernel ./traces/kernel-11.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 11
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-11.traceg
GPGPU-Sim uArch: Shader 442 bind to kernel 11 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x557f73b0, kernel=0x7cc49360
thread block = 0,0,0
GPGPU-Sim uArch: Shader 450 bind to kernel 11 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x56ffa370, kernel=0x7cc49360
thread block = 1,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5734
gpu_sim_insn = 8714
gpu_ipc =       1.5197
gpu_tot_sim_cycle = 67594
gpu_tot_sim_insn = 6239364
gpu_tot_ipc =      92.3065
gpu_tot_issued_cta = 857
gpu_occupancy = 5.2344% 
gpu_tot_occupancy = 10.7479% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0708
partiton_level_parallism_total  =       2.5305
partiton_level_parallism_util =       1.5798
partiton_level_parallism_util_total  =      25.6980
L2_BW  =       2.5649 GB/Sec
L2_BW_total  =      91.6645 GB/Sec
gpu_total_sim_rate=11728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4444, Miss = 1853, Miss_rate = 0.417, Pending_hits = 2143, Reservation_fails = 743
	L1D_cache_core[1]: Access = 4345, Miss = 1755, Miss_rate = 0.404, Pending_hits = 2142, Reservation_fails = 925
	L1D_cache_core[2]: Access = 4479, Miss = 1700, Miss_rate = 0.380, Pending_hits = 2295, Reservation_fails = 854
	L1D_cache_core[3]: Access = 4599, Miss = 1746, Miss_rate = 0.380, Pending_hits = 2354, Reservation_fails = 884
	L1D_cache_core[4]: Access = 4367, Miss = 1657, Miss_rate = 0.379, Pending_hits = 2238, Reservation_fails = 942
	L1D_cache_core[5]: Access = 4599, Miss = 1746, Miss_rate = 0.380, Pending_hits = 2354, Reservation_fails = 897
	L1D_cache_core[6]: Access = 4415, Miss = 1675, Miss_rate = 0.379, Pending_hits = 2262, Reservation_fails = 795
	L1D_cache_core[7]: Access = 4599, Miss = 1746, Miss_rate = 0.380, Pending_hits = 2354, Reservation_fails = 814
	L1D_cache_core[8]: Access = 4471, Miss = 1697, Miss_rate = 0.380, Pending_hits = 2290, Reservation_fails = 922
	L1D_cache_core[9]: Access = 4566, Miss = 1729, Miss_rate = 0.379, Pending_hits = 2354, Reservation_fails = 1131
	L1D_cache_core[10]: Access = 4486, Miss = 1698, Miss_rate = 0.379, Pending_hits = 2313, Reservation_fails = 796
	L1D_cache_core[11]: Access = 4434, Miss = 1840, Miss_rate = 0.415, Pending_hits = 2143, Reservation_fails = 970
	L1D_cache_core[12]: Access = 4309, Miss = 1731, Miss_rate = 0.402, Pending_hits = 2129, Reservation_fails = 822
	L1D_cache_core[13]: Access = 4655, Miss = 1765, Miss_rate = 0.379, Pending_hits = 2372, Reservation_fails = 1082
	L1D_cache_core[14]: Access = 4628, Miss = 1756, Miss_rate = 0.379, Pending_hits = 2358, Reservation_fails = 934
	L1D_cache_core[15]: Access = 4512, Miss = 1717, Miss_rate = 0.381, Pending_hits = 2311, Reservation_fails = 941
	L1D_cache_core[16]: Access = 4632, Miss = 1762, Miss_rate = 0.380, Pending_hits = 2371, Reservation_fails = 1037
	L1D_cache_core[17]: Access = 4400, Miss = 1673, Miss_rate = 0.380, Pending_hits = 2255, Reservation_fails = 882
	L1D_cache_core[18]: Access = 4632, Miss = 1762, Miss_rate = 0.380, Pending_hits = 2371, Reservation_fails = 918
	L1D_cache_core[19]: Access = 4448, Miss = 1691, Miss_rate = 0.380, Pending_hits = 2279, Reservation_fails = 851
	L1D_cache_core[20]: Access = 4583, Miss = 1745, Miss_rate = 0.381, Pending_hits = 2355, Reservation_fails = 968
	L1D_cache_core[21]: Access = 4459, Miss = 1698, Miss_rate = 0.381, Pending_hits = 2291, Reservation_fails = 1015
	L1D_cache_core[22]: Access = 4418, Miss = 1840, Miss_rate = 0.416, Pending_hits = 2127, Reservation_fails = 1133
	L1D_cache_core[23]: Access = 4259, Miss = 1716, Miss_rate = 0.403, Pending_hits = 2098, Reservation_fails = 853
	L1D_cache_core[24]: Access = 4573, Miss = 1733, Miss_rate = 0.379, Pending_hits = 2322, Reservation_fails = 925
	L1D_cache_core[25]: Access = 4489, Miss = 1702, Miss_rate = 0.379, Pending_hits = 2280, Reservation_fails = 791
	L1D_cache_core[26]: Access = 4550, Miss = 1730, Miss_rate = 0.380, Pending_hits = 2321, Reservation_fails = 1064
	L1D_cache_core[27]: Access = 4526, Miss = 1721, Miss_rate = 0.380, Pending_hits = 2308, Reservation_fails = 998
	L1D_cache_core[28]: Access = 4430, Miss = 1685, Miss_rate = 0.380, Pending_hits = 2261, Reservation_fails = 941
	L1D_cache_core[29]: Access = 4550, Miss = 1730, Miss_rate = 0.380, Pending_hits = 2321, Reservation_fails = 956
	L1D_cache_core[30]: Access = 4318, Miss = 1641, Miss_rate = 0.380, Pending_hits = 2205, Reservation_fails = 849
	L1D_cache_core[31]: Access = 4468, Miss = 1697, Miss_rate = 0.380, Pending_hits = 2288, Reservation_fails = 759
	L1D_cache_core[32]: Access = 4293, Miss = 1629, Miss_rate = 0.379, Pending_hits = 2199, Reservation_fails = 874
	L1D_cache_core[33]: Access = 4385, Miss = 1824, Miss_rate = 0.416, Pending_hits = 2110, Reservation_fails = 945
	L1D_cache_core[34]: Access = 4208, Miss = 1693, Miss_rate = 0.402, Pending_hits = 2073, Reservation_fails = 889
	L1D_cache_core[35]: Access = 4606, Miss = 1749, Miss_rate = 0.380, Pending_hits = 2339, Reservation_fails = 1166
	L1D_cache_core[36]: Access = 4473, Miss = 1700, Miss_rate = 0.380, Pending_hits = 2274, Reservation_fails = 1038
	L1D_cache_core[37]: Access = 4583, Miss = 1746, Miss_rate = 0.381, Pending_hits = 2338, Reservation_fails = 1018
	L1D_cache_core[38]: Access = 4503, Miss = 1715, Miss_rate = 0.381, Pending_hits = 2297, Reservation_fails = 821
	L1D_cache_core[39]: Access = 4583, Miss = 1746, Miss_rate = 0.381, Pending_hits = 2338, Reservation_fails = 1058
	L1D_cache_core[40]: Access = 4559, Miss = 1737, Miss_rate = 0.381, Pending_hits = 2325, Reservation_fails = 923
	L1D_cache_core[41]: Access = 4463, Miss = 1701, Miss_rate = 0.381, Pending_hits = 2278, Reservation_fails = 953
	L1D_cache_core[42]: Access = 4485, Miss = 1713, Miss_rate = 0.382, Pending_hits = 2289, Reservation_fails = 1174
	L1D_cache_core[43]: Access = 4273, Miss = 1632, Miss_rate = 0.382, Pending_hits = 2178, Reservation_fails = 911
	L1D_cache_core[44]: Access = 4369, Miss = 1824, Miss_rate = 0.417, Pending_hits = 2094, Reservation_fails = 997
	L1D_cache_core[45]: Access = 4150, Miss = 1674, Miss_rate = 0.403, Pending_hits = 2037, Reservation_fails = 1060
	L1D_cache_core[46]: Access = 4524, Miss = 1717, Miss_rate = 0.380, Pending_hits = 2275, Reservation_fails = 1067
	L1D_cache_core[47]: Access = 4334, Miss = 1646, Miss_rate = 0.380, Pending_hits = 2195, Reservation_fails = 795
	L1D_cache_core[48]: Access = 4501, Miss = 1714, Miss_rate = 0.381, Pending_hits = 2288, Reservation_fails = 821
	L1D_cache_core[49]: Access = 4373, Miss = 1665, Miss_rate = 0.381, Pending_hits = 2224, Reservation_fails = 755
	L1D_cache_core[50]: Access = 4501, Miss = 1714, Miss_rate = 0.381, Pending_hits = 2288, Reservation_fails = 842
	L1D_cache_core[51]: Access = 4421, Miss = 1683, Miss_rate = 0.381, Pending_hits = 2247, Reservation_fails = 784
	L1D_cache_core[52]: Access = 4501, Miss = 1714, Miss_rate = 0.381, Pending_hits = 2288, Reservation_fails = 918
	L1D_cache_core[53]: Access = 4477, Miss = 1705, Miss_rate = 0.381, Pending_hits = 2275, Reservation_fails = 823
	L1D_cache_core[54]: Access = 4411, Miss = 1679, Miss_rate = 0.381, Pending_hits = 2243, Reservation_fails = 767
	L1D_cache_core[55]: Access = 4467, Miss = 1857, Miss_rate = 0.416, Pending_hits = 2143, Reservation_fails = 901
	L1D_cache_core[56]: Access = 4238, Miss = 1704, Miss_rate = 0.402, Pending_hits = 2082, Reservation_fails = 951
	L1D_cache_core[57]: Access = 4207, Miss = 1600, Miss_rate = 0.380, Pending_hits = 2140, Reservation_fails = 930
	L1D_cache_core[58]: Access = 3968, Miss = 1510, Miss_rate = 0.381, Pending_hits = 2024, Reservation_fails = 812
	L1D_cache_core[59]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2131, Reservation_fails = 969
	L1D_cache_core[60]: Access = 4000, Miss = 1525, Miss_rate = 0.381, Pending_hits = 2048, Reservation_fails = 775
	L1D_cache_core[61]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 797
	L1D_cache_core[62]: Access = 4056, Miss = 1547, Miss_rate = 0.381, Pending_hits = 2076, Reservation_fails = 806
	L1D_cache_core[63]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 801
	L1D_cache_core[64]: Access = 4104, Miss = 1565, Miss_rate = 0.381, Pending_hits = 2099, Reservation_fails = 731
	L1D_cache_core[65]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 889
	L1D_cache_core[66]: Access = 4160, Miss = 1587, Miss_rate = 0.381, Pending_hits = 2127, Reservation_fails = 863
	L1D_cache_core[67]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 825
	L1D_cache_core[68]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2126, Reservation_fails = 791
	L1D_cache_core[69]: Access = 4064, Miss = 1551, Miss_rate = 0.382, Pending_hits = 2080, Reservation_fails = 679
	L1D_cache_core[70]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2138, Reservation_fails = 839
	L1D_cache_core[71]: Access = 3952, Miss = 1507, Miss_rate = 0.381, Pending_hits = 2024, Reservation_fails = 711
	L1D_cache_core[72]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 926
	L1D_cache_core[73]: Access = 4000, Miss = 1525, Miss_rate = 0.381, Pending_hits = 2048, Reservation_fails = 725
	L1D_cache_core[74]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 746
	L1D_cache_core[75]: Access = 4056, Miss = 1547, Miss_rate = 0.381, Pending_hits = 2076, Reservation_fails = 952
	L1D_cache_core[76]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 908
	L1D_cache_core[77]: Access = 4104, Miss = 1565, Miss_rate = 0.381, Pending_hits = 2099, Reservation_fails = 780
	L1D_cache_core[78]: Access = 4184, Miss = 1596, Miss_rate = 0.381, Pending_hits = 2140, Reservation_fails = 857
	L1D_cache_core[79]: Access = 4160, Miss = 1587, Miss_rate = 0.381, Pending_hits = 2127, Reservation_fails = 883
	L1D_total_cache_accesses = 349179
	L1D_total_cache_misses = 134390
	L1D_total_cache_miss_rate = 0.3849
	L1D_total_cache_pending_hits = 177065
	L1D_total_cache_reservation_fails = 71638
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 177065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 177065
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 66609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 43923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 408792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 117452

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5029
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 66609
ctas_completed 857, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 6987264
gpgpu_n_tot_w_icount = 218352
gpgpu_n_stall_shd_mem = 155420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53594
gpgpu_n_mem_write_global = 117452
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 639009
gpgpu_n_store_insn = 213412
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 146470
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:137350	W0_Idle:1744726	W0_Scoreboard:2073634	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:138	W11:45	W12:62	W13:45	W14:62	W15:45	W16:1068	W17:1	W18:1	W19:1	W20:1	W21:1	W22:2258	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:184930
single_issue_nums: WS0:55360	WS1:54710	WS2:54502	WS3:53780	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 428752 {8:53594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4698080 {40:117452,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2143760 {40:53594,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 939616 {8:117452,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 337 
avg_icnt2mem_latency = 148 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49410 	109690 	11925 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	9658 	30004 	41277 	64983 	25082 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	51274 	39871 	37349 	29386 	11825 	1341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18692     18963     10204     10344     10098      9810    none      none      none      none      none      none      none      none      none      none  
dram[1]:      18114     17786     10051     10381      9699      9599    none      none      none      none      none      none      none      none      none      none  
dram[2]:      14045     18561      9857     10182      9814      9864    none      none      none      none      none      none      none      none      none      none  
dram[3]:      17940     19368     10631     10193     10024      9675    none      none      none      none      none      none      none      none      none      none  
dram[4]:      20479     17999     10315      9836     10218      9886    none      none      none      none      none      none      none      none      none      none  
dram[5]:      17877     22007     10333     10538      9827      9708    none      none      none      none      none      none      none      none      none      none  
dram[6]:      18552     18586     10041      9832      9848      9629    none      none      none      none      none      none      none      none      none      none  
dram[7]:      16734     17109      9809      9571     10006      9670    none      none      none      none      none      none      none      none      none      none  
dram[8]:      17491     15936     10402     10223      9924      9813    none      none      none      none      none      none      none      none      none      none  
dram[9]:      19886     19725     10251      9758     10213     10117    none      none      none      none      none      none      none      none      none      none  
dram[10]:      19151     15984     10101      9815     10257      9798    none      none      none      none      none      none      none      none      none      none  
dram[11]:      17470     18618     10118      9659      9721      9872    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     17531     10111      9908     10124      9914    none      none      none      none      none      none      none      none      none      none  
dram[13]:      18310     18684      9937      9728      9783      9550    none      none      none      none      none      none      none      none      none      none  
dram[14]:      20954     19797     10399     10215     10014      9934    none      none      none      none      none      none      none      none      none      none  
dram[15]:      17570     17702      9890     10431     10063      9782    none      none      none      none      none      none      none      none      none      none  
dram[16]:      19219     19046     10131     10054     10118      9757    none      none      none      none      none      none      none      none      none      none  
dram[17]:      19095     18928     10169     10316      9992      9759    none      none      none      none      none      none      none      none      none      none  
dram[18]:      17616     18986      9968     10083      9837      9832    none      none      none      none      none      none      none      none      none      none  
dram[19]:      19276     18763     10363      9924     10019      9778    none      none      none      none      none      none      none      none      none      none  
dram[20]:      18275     20292     10200      9868      8968      9907    none      none      none      none      none      none      none      none      none      none  
dram[21]:      17860     17786     10351     10429      9794      9674    none      none      none      none      none      none      none      none      none      none  
dram[22]:      17829     16987     10083      9887      9364      9435    none      none      none      none      none      none      none      none      none      none  
dram[23]:      18752     22193      9812     10050      9266      9960    none      none      none      none      none      none      none      none      none      none  
dram[24]:      17296     20420      9999     10275      9678      9674    none      none      none      none      none      none      none      none      none      none  
dram[25]:      18139     19096     10018      9908      9833      9991    none      none      none      none      none      none      none      none      none      none  
dram[26]:      17610     19980     10074     10305      9761     10047    none      none      none      none      none      none      none      none      none      none  
dram[27]:      18169     19049     10039      9911      9676      9574    none      none      none      none      none      none      none      none      none      none  
dram[28]:      19588     16909     10192     10785      9761      9937    none      none      none      none      none      none      none      none      none      none  
dram[29]:      18102     17413      9800     10634      9540      9702    none      none      none      none      none      none      none      none      none      none  
dram[30]:      19115     20422     10588     10702     10009     10045    none      none      none      none      none      none      none      none      none      none  
dram[31]:      19585     16635     10038     11000      9680     10126    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       637       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       682       660       674         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50573 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003468
n_activity=420 dram_eff=0.419
bk0: 3a 50743i bk1: 3a 50743i bk2: 41a 50730i bk3: 49a 50718i bk4: 40a 50706i bk5: 40a 50690i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.003468 
total_CMD = 50755 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 50507 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50573 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003468 
Either_Row_CoL_Bus_Util = 0.003586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00805832
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50577 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003389
n_activity=368 dram_eff=0.4674
bk0: 1a 50743i bk1: 3a 50743i bk2: 40a 50724i bk3: 48a 50711i bk4: 40a 50695i bk5: 40a 50692i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.003389 
total_CMD = 50755 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 50518 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50577 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003389 
Either_Row_CoL_Bus_Util = 0.003507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0070929
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50574 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003448
n_activity=403 dram_eff=0.4342
bk0: 3a 50742i bk1: 3a 50742i bk2: 40a 50722i bk3: 49a 50703i bk4: 40a 50713i bk5: 40a 50702i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.003448 
total_CMD = 50755 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 50510 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50574 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003448 
Either_Row_CoL_Bus_Util = 0.003566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0120185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50574 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003468
n_activity=384 dram_eff=0.4583
bk0: 2a 50743i bk1: 3a 50743i bk2: 43a 50730i bk3: 48a 50712i bk4: 40a 50697i bk5: 40a 50691i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.003468 
total_CMD = 50755 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 50513 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50574 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003468 
Either_Row_CoL_Bus_Util = 0.003566 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005525 
queue_avg = 0.009201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00920106
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50576 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003428
n_activity=337 dram_eff=0.5163
bk0: 1a 50743i bk1: 4a 50742i bk2: 41a 50722i bk3: 48a 50708i bk4: 40a 50719i bk5: 40a 50680i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.003428 
total_CMD = 50755 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 50517 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50576 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003428 
Either_Row_CoL_Bus_Util = 0.003527 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005587 
queue_avg = 0.006896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00689587
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50574 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003448
n_activity=346 dram_eff=0.5058
bk0: 2a 50742i bk1: 1a 50743i bk2: 42a 50734i bk3: 50a 50718i bk4: 40a 50716i bk5: 40a 50699i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.003448 
total_CMD = 50755 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 50518 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50574 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003448 
Either_Row_CoL_Bus_Util = 0.003566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00725052
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50575 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003428
n_activity=346 dram_eff=0.5029
bk0: 2a 50742i bk1: 2a 50743i bk2: 41a 50722i bk3: 49a 50705i bk4: 40a 50715i bk5: 40a 50687i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.003428 
total_CMD = 50755 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 50525 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50575 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003428 
Either_Row_CoL_Bus_Util = 0.003546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00732933
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50576 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003448
n_activity=359 dram_eff=0.4875
bk0: 5a 50742i bk1: 2a 50742i bk2: 40a 50730i bk3: 48a 50717i bk4: 40a 50708i bk5: 40a 50682i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.003448 
total_CMD = 50755 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 50506 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50576 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003448 
Either_Row_CoL_Bus_Util = 0.003527 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.011173 
queue_avg = 0.004906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00490592
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50575 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003448
n_activity=465 dram_eff=0.3763
bk0: 4a 50742i bk1: 1a 50743i bk2: 41a 50732i bk3: 49a 50723i bk4: 40a 50724i bk5: 40a 50713i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.003448 
total_CMD = 50755 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 50514 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50575 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003448 
Either_Row_CoL_Bus_Util = 0.003546 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005556 
queue_avg = 0.002246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00224608
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50574 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003448
n_activity=414 dram_eff=0.4227
bk0: 1a 50743i bk1: 4a 50743i bk2: 42a 50726i bk3: 48a 50712i bk4: 40a 50709i bk5: 40a 50684i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.003448 
total_CMD = 50755 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 50511 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50574 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003448 
Either_Row_CoL_Bus_Util = 0.003566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00569402
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50575 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003428
n_activity=424 dram_eff=0.4104
bk0: 4a 50740i bk1: 1a 50743i bk2: 40a 50728i bk3: 49a 50723i bk4: 40a 50709i bk5: 40a 50695i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.003428 
total_CMD = 50755 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 50511 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50575 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003428 
Either_Row_CoL_Bus_Util = 0.003546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00567432
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50576 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003409
n_activity=444 dram_eff=0.3896
bk0: 1a 50743i bk1: 4a 50741i bk2: 40a 50726i bk3: 48a 50726i bk4: 40a 50722i bk5: 40a 50722i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.003409 
total_CMD = 50755 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 50506 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50576 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003409 
Either_Row_CoL_Bus_Util = 0.003527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00289627
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50585 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003231
n_activity=362 dram_eff=0.453
bk0: 1a 50743i bk1: 2a 50743i bk2: 41a 50729i bk3: 40a 50721i bk4: 40a 50713i bk5: 40a 50685i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.003231 
total_CMD = 50755 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 50527 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50585 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003231 
Either_Row_CoL_Bus_Util = 0.003349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00882672
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50582 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00329
n_activity=303 dram_eff=0.5512
bk0: 4a 50741i bk1: 2a 50742i bk2: 41a 50726i bk3: 40a 50725i bk4: 40a 50714i bk5: 40a 50687i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.003290 
total_CMD = 50755 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 50531 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50582 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003290 
Either_Row_CoL_Bus_Util = 0.003409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00518176
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50580 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00333
n_activity=375 dram_eff=0.4507
bk0: 2a 50742i bk1: 4a 50742i bk2: 42a 50725i bk3: 41a 50727i bk4: 40a 50708i bk5: 40a 50689i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.003330 
total_CMD = 50755 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 50512 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50580 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003330 
Either_Row_CoL_Bus_Util = 0.003448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00734903
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50585 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003251
n_activity=370 dram_eff=0.4459
bk0: 2a 50743i bk1: 1a 50743i bk2: 40a 50723i bk3: 42a 50720i bk4: 40a 50708i bk5: 40a 50682i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.003251 
total_CMD = 50755 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 50515 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50585 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003251 
Either_Row_CoL_Bus_Util = 0.003349 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005882 
queue_avg = 0.005733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00573343
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50576 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003428
n_activity=391 dram_eff=0.445
bk0: 3a 50743i bk1: 2a 50743i bk2: 41a 50732i bk3: 48a 50718i bk4: 40a 50721i bk5: 40a 50695i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.003428 
total_CMD = 50755 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 50507 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50576 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003428 
Either_Row_CoL_Bus_Util = 0.003527 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005587 
queue_avg = 0.006108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00610777
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50574 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003468
n_activity=339 dram_eff=0.5192
bk0: 3a 50743i bk1: 3a 50743i bk2: 40a 50723i bk3: 50a 50717i bk4: 40a 50717i bk5: 40a 50678i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.003468 
total_CMD = 50755 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 50520 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50574 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003468 
Either_Row_CoL_Bus_Util = 0.003566 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005525 
queue_avg = 0.006719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00671855
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50576 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003428
n_activity=293 dram_eff=0.5939
bk0: 3a 50743i bk1: 2a 50742i bk2: 40a 50730i bk3: 49a 50706i bk4: 40a 50704i bk5: 40a 50690i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.003428 
total_CMD = 50755 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 50532 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50576 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003428 
Either_Row_CoL_Bus_Util = 0.003527 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005587 
queue_avg = 0.005320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00531967
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50572 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003487
n_activity=392 dram_eff=0.4515
bk0: 3a 50743i bk1: 3a 50742i bk2: 43a 50729i bk3: 48a 50721i bk4: 40a 50708i bk5: 40a 50665i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.003487 
total_CMD = 50755 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 50517 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50572 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003487 
Either_Row_CoL_Bus_Util = 0.003606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0197813
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50565 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003625
n_activity=446 dram_eff=0.4126
bk0: 2a 50742i bk1: 5a 50743i bk2: 41a 50722i bk3: 48a 50713i bk4: 48a 50708i bk5: 40a 50693i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.003625 
total_CMD = 50755 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 50493 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50565 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003625 
Either_Row_CoL_Bus_Util = 0.003743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00567432
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50571 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003507
n_activity=384 dram_eff=0.4635
bk0: 2a 50741i bk1: 2a 50743i bk2: 42a 50729i bk3: 50a 50712i bk4: 42a 50706i bk5: 40a 50681i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.003507 
total_CMD = 50755 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 50517 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50571 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003507 
Either_Row_CoL_Bus_Util = 0.003625 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00768397
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50569 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003546
n_activity=413 dram_eff=0.4358
bk0: 1a 50743i bk1: 2a 50743i bk2: 41a 50733i bk3: 48a 50714i bk4: 48a 50700i bk5: 40a 50667i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.003546 
total_CMD = 50755 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 50504 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50569 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003546 
Either_Row_CoL_Bus_Util = 0.003665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00927987
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50568 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003566
n_activity=394 dram_eff=0.4594
bk0: 4a 50742i bk1: 1a 50743i bk2: 40a 50734i bk3: 48a 50717i bk4: 48a 50699i bk5: 40a 50671i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.003566 
total_CMD = 50755 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 50509 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50568 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003566 
Either_Row_CoL_Bus_Util = 0.003684 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0127278
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50570 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003566
n_activity=349 dram_eff=0.5186
bk0: 2a 50743i bk1: 1a 50742i bk2: 41a 50727i bk3: 49a 50710i bk4: 48a 50704i bk5: 40a 50672i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.003566 
total_CMD = 50755 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 50518 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50570 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003566 
Either_Row_CoL_Bus_Util = 0.003645 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.010811 
queue_avg = 0.010068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.010068
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50566 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003606
n_activity=365 dram_eff=0.5014
bk0: 2a 50743i bk1: 4a 50741i bk2: 41a 50733i bk3: 48a 50716i bk4: 48a 50713i bk5: 40a 50667i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.003606 
total_CMD = 50755 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 50498 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50566 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003606 
Either_Row_CoL_Bus_Util = 0.003724 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112107
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50568 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003566
n_activity=341 dram_eff=0.5308
bk0: 2a 50743i bk1: 1a 50743i bk2: 41a 50730i bk3: 49a 50715i bk4: 48a 50701i bk5: 40a 50691i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.003566 
total_CMD = 50755 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 50505 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50568 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003566 
Either_Row_CoL_Bus_Util = 0.003684 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00693528
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50567 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003586
n_activity=383 dram_eff=0.4752
bk0: 2a 50741i bk1: 4a 50742i bk2: 40a 50727i bk3: 48a 50710i bk4: 48a 50701i bk5: 40a 50703i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.003586 
total_CMD = 50755 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 50505 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50567 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00498473
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50568 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003566
n_activity=367 dram_eff=0.4932
bk0: 1a 50743i bk1: 2a 50741i bk2: 41a 50722i bk3: 49a 50719i bk4: 48a 50711i bk5: 40a 50680i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.003566 
total_CMD = 50755 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 50500 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50568 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003566 
Either_Row_CoL_Bus_Util = 0.003684 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0115063
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50567 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003586
n_activity=329 dram_eff=0.5532
bk0: 4a 50739i bk1: 1a 50741i bk2: 41a 50730i bk3: 48a 50717i bk4: 48a 50703i bk5: 40a 50677i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.003586 
total_CMD = 50755 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 50527 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50567 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0114077
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50563 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003684
n_activity=398 dram_eff=0.4698
bk0: 4a 50742i bk1: 5a 50740i bk2: 42a 50721i bk3: 48a 50716i bk4: 48a 50697i bk5: 40a 50683i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.003684 
total_CMD = 50755 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 50493 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50563 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003684 
Either_Row_CoL_Bus_Util = 0.003783 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005208 
queue_avg = 0.018540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.01854
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50755 n_nop=50569 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003566
n_activity=396 dram_eff=0.4571
bk0: 1a 50743i bk1: 2a 50743i bk2: 40a 50715i bk3: 50a 50715i bk4: 48a 50705i bk5: 40a 50699i bk6: 0a 50755i bk7: 0a 50755i bk8: 0a 50755i bk9: 0a 50755i bk10: 0a 50755i bk11: 0a 50755i bk12: 0a 50755i bk13: 0a 50755i bk14: 0a 50755i bk15: 0a 50755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.003566 
total_CMD = 50755 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 50501 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50755 
n_nop = 50569 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003566 
Either_Row_CoL_Bus_Util = 0.003665 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.005376 
queue_avg = 0.007270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00727022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2588, Miss = 88, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 2892, Miss = 96, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 2450, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 2742, Miss = 92, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 2464, Miss = 86, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 2836, Miss = 96, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 2667, Miss = 90, Miss_rate = 0.034, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 2764, Miss = 94, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 2657, Miss = 92, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 2848, Miss = 96, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 2446, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 2784, Miss = 96, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 2478, Miss = 86, Miss_rate = 0.035, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 2788, Miss = 96, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 2563, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 2621, Miss = 94, Miss_rate = 0.036, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 2584, Miss = 88, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 2676, Miss = 94, Miss_rate = 0.035, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 2560, Miss = 92, Miss_rate = 0.036, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 2554, Miss = 92, Miss_rate = 0.036, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 2435, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 2446, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 2596, Miss = 88, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 2525, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 2596, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 2663, Miss = 90, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 2446, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 2525, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 2517, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 2753, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 2599, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 2824, Miss = 96, Miss_rate = 0.034, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 2517, Miss = 86, Miss_rate = 0.034, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 2749, Miss = 94, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 2667, Miss = 90, Miss_rate = 0.034, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 2828, Miss = 96, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 2940, Miss = 104, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 2921, Miss = 100, Miss_rate = 0.034, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 2446, Miss = 84, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 2852, Miss = 100, Miss_rate = 0.035, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 2798, Miss = 100, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 2525, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 2910, Miss = 100, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 2977, Miss = 102, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 2939, Miss = 100, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 2985, Miss = 102, Miss_rate = 0.034, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 2521, Miss = 86, Miss_rate = 0.034, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 3026, Miss = 100, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 2592, Miss = 88, Miss_rate = 0.034, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 3026, Miss = 100, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 2667, Miss = 90, Miss_rate = 0.034, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 3262, Miss = 108, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 2438, Miss = 84, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 3079, Miss = 102, Miss_rate = 0.033, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 171046
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0342
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 117452
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=171046
icnt_total_pkts_simt_to_mem=171046
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 171046
Req_Network_cycles = 67594
Req_Network_injected_packets_per_cycle =       2.5305 
Req_Network_conflicts_per_cycle =       2.2541
Req_Network_conflicts_per_cycle_util =      22.9048
Req_Bank_Level_Parallism =      25.7135
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4796
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0458

Reply_Network_injected_packets_num = 171046
Reply_Network_cycles = 67594
Reply_Network_injected_packets_per_cycle =        2.5305
Reply_Network_conflicts_per_cycle =        2.1818
Reply_Network_conflicts_per_cycle_util =      20.5198
Reply_Bank_Level_Parallism =      23.7994
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3787
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0316
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 52 sec (532 sec)
gpgpu_simulation_rate = 11728 (inst/sec)
gpgpu_simulation_rate = 127 (cycle/sec)
gpgpu_silicon_slowdown = 8913385x
Processing kernel ./traces/kernel-12.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 12
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-12.traceg
GPGPU-Sim uArch: Shader 458 bind to kernel 12 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x587fd330, kernel=0x7ad45400
thread block = 0,0,0
GPGPU-Sim uArch: Shader 466 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a0002f0, kernel=0x7ad45400
thread block = 1,0,0
GPGPU-Sim uArch: Shader 474 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b8032b0, kernel=0x7ad45400
thread block = 2,0,0
GPGPU-Sim uArch: Shader 482 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d006270, kernel=0x7ad45400
thread block = 3,0,0
GPGPU-Sim uArch: Shader 490 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e809230, kernel=0x7ad45400
thread block = 4,0,0
GPGPU-Sim uArch: Shader 498 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6000c1f0, kernel=0x7ad45400
thread block = 5,0,0
GPGPU-Sim uArch: Shader 506 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6180f1b0, kernel=0x7ad45400
thread block = 6,0,0
GPGPU-Sim uArch: Shader 514 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63012170, kernel=0x7ad45400
thread block = 7,0,0
GPGPU-Sim uArch: Shader 522 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64815130, kernel=0x7ad45400
thread block = 8,0,0
GPGPU-Sim uArch: Shader 530 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x660180f0, kernel=0x7ad45400
thread block = 9,0,0
GPGPU-Sim uArch: Shader 538 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6781b0b0, kernel=0x7ad45400
thread block = 10,0,0
GPGPU-Sim uArch: Shader 546 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6901e070, kernel=0x7ad45400
thread block = 11,0,0
GPGPU-Sim uArch: Shader 554 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a821030, kernel=0x7ad45400
thread block = 12,0,0
GPGPU-Sim uArch: Shader 562 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c023ff0, kernel=0x7ad45400
thread block = 0,1,0
GPGPU-Sim uArch: Shader 570 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d826fb0, kernel=0x7ad45400
thread block = 1,1,0
GPGPU-Sim uArch: Shader 578 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f029f70, kernel=0x7ad45400
thread block = 2,1,0
GPGPU-Sim uArch: Shader 586 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7082cf30, kernel=0x7ad45400
thread block = 3,1,0
GPGPU-Sim uArch: Shader 594 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7202fef0, kernel=0x7ad45400
thread block = 4,1,0
GPGPU-Sim uArch: Shader 602 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73832eb0, kernel=0x7ad45400
thread block = 5,1,0
GPGPU-Sim uArch: Shader 610 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75035e70, kernel=0x7ad45400
thread block = 6,1,0
GPGPU-Sim uArch: Shader 618 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76838e30, kernel=0x7ad45400
thread block = 7,1,0
GPGPU-Sim uArch: Shader 626 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7803bdf0, kernel=0x7ad45400
thread block = 8,1,0
GPGPU-Sim uArch: Shader 634 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7983edb0, kernel=0x7ad45400
thread block = 9,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3253750, kernel=0x7ad45400
thread block = 10,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a56710, kernel=0x7ad45400
thread block = 11,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62596d0, kernel=0x7ad45400
thread block = 12,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a5c690, kernel=0x7ad45400
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x925f650, kernel=0x7ad45400
thread block = 1,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xaa62610, kernel=0x7ad45400
thread block = 2,2,0
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc2655d0, kernel=0x7ad45400
thread block = 3,2,0
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xda68590, kernel=0x7ad45400
thread block = 4,2,0
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf26b550, kernel=0x7ad45400
thread block = 5,2,0
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10a6e510, kernel=0x7ad45400
thread block = 6,2,0
GPGPU-Sim uArch: Shader 83 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x122714d0, kernel=0x7ad45400
thread block = 7,2,0
GPGPU-Sim uArch: Shader 91 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13a74490, kernel=0x7ad45400
thread block = 8,2,0
GPGPU-Sim uArch: Shader 99 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15277450, kernel=0x7ad45400
thread block = 9,2,0
GPGPU-Sim uArch: Shader 107 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16a7a410, kernel=0x7ad45400
thread block = 10,2,0
GPGPU-Sim uArch: Shader 115 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1827d3d0, kernel=0x7ad45400
thread block = 11,2,0
GPGPU-Sim uArch: Shader 123 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19a80390, kernel=0x7ad45400
thread block = 12,2,0
GPGPU-Sim uArch: Shader 131 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b283350, kernel=0x7ad45400
thread block = 0,3,0
GPGPU-Sim uArch: Shader 139 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ca86310, kernel=0x7ad45400
thread block = 1,3,0
GPGPU-Sim uArch: Shader 147 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e2892d0, kernel=0x7ad45400
thread block = 2,3,0
GPGPU-Sim uArch: Shader 155 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1fa8c290, kernel=0x7ad45400
thread block = 3,3,0
GPGPU-Sim uArch: Shader 163 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2128f250, kernel=0x7ad45400
thread block = 4,3,0
GPGPU-Sim uArch: Shader 171 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22a92210, kernel=0x7ad45400
thread block = 5,3,0
GPGPU-Sim uArch: Shader 179 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x242951d0, kernel=0x7ad45400
thread block = 6,3,0
GPGPU-Sim uArch: Shader 187 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25a98190, kernel=0x7ad45400
thread block = 7,3,0
GPGPU-Sim uArch: Shader 195 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2729b150, kernel=0x7ad45400
thread block = 8,3,0
GPGPU-Sim uArch: Shader 203 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x28a9e110, kernel=0x7ad45400
thread block = 9,3,0
GPGPU-Sim uArch: Shader 211 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a2a10d0, kernel=0x7ad45400
thread block = 10,3,0
GPGPU-Sim uArch: Shader 219 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2baa4090, kernel=0x7ad45400
thread block = 11,3,0
GPGPU-Sim uArch: Shader 227 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d2a7050, kernel=0x7ad45400
thread block = 12,3,0
GPGPU-Sim uArch: Shader 235 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2eaaa010, kernel=0x7ad45400
thread block = 0,4,0
GPGPU-Sim uArch: Shader 243 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x302acfd0, kernel=0x7ad45400
thread block = 1,4,0
GPGPU-Sim uArch: Shader 251 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31aaff90, kernel=0x7ad45400
thread block = 2,4,0
GPGPU-Sim uArch: Shader 259 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x332b2f50, kernel=0x7ad45400
thread block = 3,4,0
GPGPU-Sim uArch: Shader 267 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34ab5f10, kernel=0x7ad45400
thread block = 4,4,0
GPGPU-Sim uArch: Shader 275 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x362b8ed0, kernel=0x7ad45400
thread block = 5,4,0
GPGPU-Sim uArch: Shader 283 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x37abbe90, kernel=0x7ad45400
thread block = 6,4,0
GPGPU-Sim uArch: Shader 291 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x392bee50, kernel=0x7ad45400
thread block = 7,4,0
GPGPU-Sim uArch: Shader 299 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3aac1e10, kernel=0x7ad45400
thread block = 8,4,0
GPGPU-Sim uArch: Shader 307 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c2c4dd0, kernel=0x7ad45400
thread block = 9,4,0
GPGPU-Sim uArch: Shader 315 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3dac7d90, kernel=0x7ad45400
thread block = 10,4,0
GPGPU-Sim uArch: Shader 323 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f2cad50, kernel=0x7ad45400
thread block = 11,4,0
GPGPU-Sim uArch: Shader 331 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40acdd10, kernel=0x7ad45400
thread block = 12,4,0
GPGPU-Sim uArch: Shader 339 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x422d0cd0, kernel=0x7ad45400
thread block = 0,5,0
GPGPU-Sim uArch: Shader 347 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43ad3c90, kernel=0x7ad45400
thread block = 1,5,0
GPGPU-Sim uArch: Shader 355 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x452d6c50, kernel=0x7ad45400
thread block = 2,5,0
GPGPU-Sim uArch: Shader 363 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46ad9c10, kernel=0x7ad45400
thread block = 3,5,0
GPGPU-Sim uArch: Shader 371 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x482dcbd0, kernel=0x7ad45400
thread block = 4,5,0
GPGPU-Sim uArch: Shader 379 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x49adfb90, kernel=0x7ad45400
thread block = 5,5,0
GPGPU-Sim uArch: Shader 387 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b2e2b50, kernel=0x7ad45400
thread block = 6,5,0
GPGPU-Sim uArch: Shader 395 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4cae5b10, kernel=0x7ad45400
thread block = 7,5,0
GPGPU-Sim uArch: Shader 403 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e2e8ad0, kernel=0x7ad45400
thread block = 8,5,0
GPGPU-Sim uArch: Shader 411 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4faeba90, kernel=0x7ad45400
thread block = 9,5,0
GPGPU-Sim uArch: Shader 419 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x512eea50, kernel=0x7ad45400
thread block = 10,5,0
GPGPU-Sim uArch: Shader 427 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x52af1a10, kernel=0x7ad45400
thread block = 11,5,0
GPGPU-Sim uArch: Shader 435 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x542f49d0, kernel=0x7ad45400
thread block = 12,5,0
GPGPU-Sim uArch: Shader 443 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55af7990, kernel=0x7ad45400
thread block = 0,6,0
GPGPU-Sim uArch: Shader 451 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x572fa950, kernel=0x7ad45400
thread block = 1,6,0
GPGPU-Sim uArch: Shader 459 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x58afd910, kernel=0x7ad45400
thread block = 2,6,0
GPGPU-Sim uArch: Shader 467 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a3008d0, kernel=0x7ad45400
thread block = 3,6,0
GPGPU-Sim uArch: Shader 475 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5bb03890, kernel=0x7ad45400
thread block = 4,6,0
GPGPU-Sim uArch: Shader 483 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d306850, kernel=0x7ad45400
thread block = 5,6,0
GPGPU-Sim uArch: Shader 491 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5eb09810, kernel=0x7ad45400
thread block = 6,6,0
GPGPU-Sim uArch: Shader 499 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6030c7d0, kernel=0x7ad45400
thread block = 7,6,0
GPGPU-Sim uArch: Shader 507 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x61b0f790, kernel=0x7ad45400
thread block = 8,6,0
GPGPU-Sim uArch: Shader 515 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63312750, kernel=0x7ad45400
thread block = 9,6,0
GPGPU-Sim uArch: Shader 523 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64b15710, kernel=0x7ad45400
thread block = 10,6,0
GPGPU-Sim uArch: Shader 531 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x663186d0, kernel=0x7ad45400
thread block = 11,6,0
GPGPU-Sim uArch: Shader 539 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x67b1b690, kernel=0x7ad45400
thread block = 12,6,0
GPGPU-Sim uArch: Shader 547 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6931e650, kernel=0x7ad45400
thread block = 0,7,0
GPGPU-Sim uArch: Shader 555 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ab21610, kernel=0x7ad45400
thread block = 1,7,0
GPGPU-Sim uArch: Shader 563 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c3245d0, kernel=0x7ad45400
thread block = 2,7,0
GPGPU-Sim uArch: Shader 571 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6db27590, kernel=0x7ad45400
thread block = 3,7,0
GPGPU-Sim uArch: Shader 579 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f32a550, kernel=0x7ad45400
thread block = 4,7,0
GPGPU-Sim uArch: Shader 587 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x70b2d510, kernel=0x7ad45400
thread block = 5,7,0
GPGPU-Sim uArch: Shader 595 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x723304d0, kernel=0x7ad45400
thread block = 6,7,0
GPGPU-Sim uArch: Shader 603 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73b33490, kernel=0x7ad45400
thread block = 7,7,0
GPGPU-Sim uArch: Shader 611 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75336450, kernel=0x7ad45400
thread block = 8,7,0
GPGPU-Sim uArch: Shader 619 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76b39410, kernel=0x7ad45400
thread block = 9,7,0
GPGPU-Sim uArch: Shader 627 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7833c3d0, kernel=0x7ad45400
thread block = 10,7,0
GPGPU-Sim uArch: Shader 635 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x79b3f390, kernel=0x7ad45400
thread block = 11,7,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3553d30, kernel=0x7ad45400
thread block = 12,7,0
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d56cf0, kernel=0x7ad45400
thread block = 0,8,0
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6559cb0, kernel=0x7ad45400
thread block = 1,8,0
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7d5cc70, kernel=0x7ad45400
thread block = 2,8,0
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x955fc30, kernel=0x7ad45400
thread block = 3,8,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xad62bf0, kernel=0x7ad45400
thread block = 4,8,0
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc565bb0, kernel=0x7ad45400
thread block = 5,8,0
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xdd68b70, kernel=0x7ad45400
thread block = 6,8,0
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf56bb30, kernel=0x7ad45400
thread block = 7,8,0
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10d6eaf0, kernel=0x7ad45400
thread block = 8,8,0
GPGPU-Sim uArch: Shader 84 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12571ab0, kernel=0x7ad45400
thread block = 9,8,0
GPGPU-Sim uArch: Shader 92 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13d74a70, kernel=0x7ad45400
thread block = 10,8,0
GPGPU-Sim uArch: Shader 100 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15577a30, kernel=0x7ad45400
thread block = 11,8,0
GPGPU-Sim uArch: Shader 108 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16d7a9f0, kernel=0x7ad45400
thread block = 12,8,0
GPGPU-Sim uArch: Shader 116 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1857d9b0, kernel=0x7ad45400
thread block = 0,9,0
GPGPU-Sim uArch: Shader 124 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19d80970, kernel=0x7ad45400
thread block = 1,9,0
GPGPU-Sim uArch: Shader 132 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b583930, kernel=0x7ad45400
thread block = 2,9,0
GPGPU-Sim uArch: Shader 140 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1cd868f0, kernel=0x7ad45400
thread block = 3,9,0
GPGPU-Sim uArch: Shader 148 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e5898b0, kernel=0x7ad45400
thread block = 4,9,0
GPGPU-Sim uArch: Shader 156 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1fd8c870, kernel=0x7ad45400
thread block = 5,9,0
GPGPU-Sim uArch: Shader 164 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2158f830, kernel=0x7ad45400
thread block = 6,9,0
GPGPU-Sim uArch: Shader 172 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22d927f0, kernel=0x7ad45400
thread block = 7,9,0
GPGPU-Sim uArch: Shader 180 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x245957b0, kernel=0x7ad45400
thread block = 8,9,0
GPGPU-Sim uArch: Shader 188 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25d98770, kernel=0x7ad45400
thread block = 9,9,0
GPGPU-Sim uArch: Shader 196 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2759b730, kernel=0x7ad45400
thread block = 10,9,0
GPGPU-Sim uArch: Shader 204 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x28d9e6f0, kernel=0x7ad45400
thread block = 11,9,0
GPGPU-Sim uArch: Shader 212 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a5a16b0, kernel=0x7ad45400
thread block = 12,9,0
GPGPU-Sim uArch: Shader 220 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2bda4670, kernel=0x7ad45400
thread block = 0,10,0
GPGPU-Sim uArch: Shader 228 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d5a7630, kernel=0x7ad45400
thread block = 1,10,0
GPGPU-Sim uArch: Shader 236 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2edaa5f0, kernel=0x7ad45400
thread block = 2,10,0
GPGPU-Sim uArch: Shader 244 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x305ad5b0, kernel=0x7ad45400
thread block = 3,10,0
GPGPU-Sim uArch: Shader 252 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x31db0570, kernel=0x7ad45400
thread block = 4,10,0
GPGPU-Sim uArch: Shader 260 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x335b3530, kernel=0x7ad45400
thread block = 5,10,0
GPGPU-Sim uArch: Shader 268 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x34db64f0, kernel=0x7ad45400
thread block = 6,10,0
GPGPU-Sim uArch: Shader 276 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x365b94b0, kernel=0x7ad45400
thread block = 7,10,0
GPGPU-Sim uArch: Shader 284 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x37dbc470, kernel=0x7ad45400
thread block = 8,10,0
GPGPU-Sim uArch: Shader 292 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x395bf430, kernel=0x7ad45400
thread block = 9,10,0
GPGPU-Sim uArch: Shader 300 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3adc23f0, kernel=0x7ad45400
thread block = 10,10,0
GPGPU-Sim uArch: Shader 308 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c5c53b0, kernel=0x7ad45400
thread block = 11,10,0
GPGPU-Sim uArch: Shader 316 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3ddc8370, kernel=0x7ad45400
thread block = 12,10,0
GPGPU-Sim uArch: Shader 324 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f5cb330, kernel=0x7ad45400
thread block = 0,11,0
GPGPU-Sim uArch: Shader 332 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x40dce2f0, kernel=0x7ad45400
thread block = 1,11,0
GPGPU-Sim uArch: Shader 340 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x425d12b0, kernel=0x7ad45400
thread block = 2,11,0
GPGPU-Sim uArch: Shader 348 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x43dd4270, kernel=0x7ad45400
thread block = 3,11,0
GPGPU-Sim uArch: Shader 356 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x455d7230, kernel=0x7ad45400
thread block = 4,11,0
GPGPU-Sim uArch: Shader 364 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x46dda1f0, kernel=0x7ad45400
thread block = 5,11,0
GPGPU-Sim uArch: Shader 372 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x485dd1b0, kernel=0x7ad45400
thread block = 6,11,0
GPGPU-Sim uArch: Shader 380 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x49de0170, kernel=0x7ad45400
thread block = 7,11,0
GPGPU-Sim uArch: Shader 388 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b5e3130, kernel=0x7ad45400
thread block = 8,11,0
GPGPU-Sim uArch: Shader 396 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4cde60f0, kernel=0x7ad45400
thread block = 9,11,0
GPGPU-Sim uArch: Shader 404 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e5e90b0, kernel=0x7ad45400
thread block = 10,11,0
GPGPU-Sim uArch: Shader 412 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4fdec070, kernel=0x7ad45400
thread block = 11,11,0
GPGPU-Sim uArch: Shader 420 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x515ef030, kernel=0x7ad45400
thread block = 12,11,0
GPGPU-Sim uArch: Shader 428 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x52df1ff0, kernel=0x7ad45400
thread block = 0,12,0
GPGPU-Sim uArch: Shader 436 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x545f4fb0, kernel=0x7ad45400
thread block = 1,12,0
GPGPU-Sim uArch: Shader 444 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x55df7f70, kernel=0x7ad45400
thread block = 2,12,0
GPGPU-Sim uArch: Shader 452 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x575faf30, kernel=0x7ad45400
thread block = 3,12,0
GPGPU-Sim uArch: Shader 460 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x58dfdef0, kernel=0x7ad45400
thread block = 4,12,0
GPGPU-Sim uArch: Shader 468 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a600eb0, kernel=0x7ad45400
thread block = 5,12,0
GPGPU-Sim uArch: Shader 476 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5be03e70, kernel=0x7ad45400
thread block = 6,12,0
GPGPU-Sim uArch: Shader 484 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d606e30, kernel=0x7ad45400
thread block = 7,12,0
GPGPU-Sim uArch: Shader 492 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ee09df0, kernel=0x7ad45400
thread block = 8,12,0
GPGPU-Sim uArch: Shader 500 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6060cdb0, kernel=0x7ad45400
thread block = 9,12,0
GPGPU-Sim uArch: Shader 508 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x61e0fd70, kernel=0x7ad45400
thread block = 10,12,0
GPGPU-Sim uArch: Shader 516 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63612d30, kernel=0x7ad45400
thread block = 11,12,0
GPGPU-Sim uArch: Shader 524 bind to kernel 12 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64e15cf0, kernel=0x7ad45400
thread block = 12,12,0
Destroy streams for kernel 12: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 6595
gpu_sim_insn = 1215116
gpu_ipc =     184.2481
gpu_tot_sim_cycle = 74189
gpu_tot_sim_insn = 7454480
gpu_tot_ipc =     100.4796
gpu_tot_issued_cta = 1026
gpu_occupancy = 10.5401% 
gpu_tot_occupancy = 10.7143% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.5403
partiton_level_parallism_total  =       2.7980
partiton_level_parallism_util =      34.8313
partiton_level_parallism_util_total  =      26.9415
L2_BW  =     200.6903 GB/Sec
L2_BW_total  =     101.3563 GB/Sec
gpu_total_sim_rate=12592

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5192, Miss = 2145, Miss_rate = 0.413, Pending_hits = 2521, Reservation_fails = 980
	L1D_cache_core[1]: Access = 5261, Miss = 2113, Miss_rate = 0.402, Pending_hits = 2604, Reservation_fails = 1201
	L1D_cache_core[2]: Access = 5227, Miss = 1992, Miss_rate = 0.381, Pending_hits = 2673, Reservation_fails = 1043
	L1D_cache_core[3]: Access = 5515, Miss = 2104, Miss_rate = 0.382, Pending_hits = 2814, Reservation_fails = 1202
	L1D_cache_core[4]: Access = 5283, Miss = 2015, Miss_rate = 0.381, Pending_hits = 2700, Reservation_fails = 1269
	L1D_cache_core[5]: Access = 5515, Miss = 2104, Miss_rate = 0.382, Pending_hits = 2816, Reservation_fails = 1205
	L1D_cache_core[6]: Access = 5331, Miss = 2033, Miss_rate = 0.381, Pending_hits = 2724, Reservation_fails = 1073
	L1D_cache_core[7]: Access = 5515, Miss = 2104, Miss_rate = 0.382, Pending_hits = 2816, Reservation_fails = 1166
	L1D_cache_core[8]: Access = 5387, Miss = 2055, Miss_rate = 0.381, Pending_hits = 2752, Reservation_fails = 1220
	L1D_cache_core[9]: Access = 5482, Miss = 2087, Miss_rate = 0.381, Pending_hits = 2816, Reservation_fails = 1484
	L1D_cache_core[10]: Access = 5402, Miss = 2056, Miss_rate = 0.381, Pending_hits = 2775, Reservation_fails = 1078
	L1D_cache_core[11]: Access = 5350, Miss = 2198, Miss_rate = 0.411, Pending_hits = 2605, Reservation_fails = 1305
	L1D_cache_core[12]: Access = 5225, Miss = 2089, Miss_rate = 0.400, Pending_hits = 2591, Reservation_fails = 1172
	L1D_cache_core[13]: Access = 5403, Miss = 2057, Miss_rate = 0.381, Pending_hits = 2750, Reservation_fails = 1275
	L1D_cache_core[14]: Access = 5544, Miss = 2114, Miss_rate = 0.381, Pending_hits = 2820, Reservation_fails = 1221
	L1D_cache_core[15]: Access = 5260, Miss = 2009, Miss_rate = 0.382, Pending_hits = 2689, Reservation_fails = 1134
	L1D_cache_core[16]: Access = 5548, Miss = 2120, Miss_rate = 0.382, Pending_hits = 2833, Reservation_fails = 1318
	L1D_cache_core[17]: Access = 5316, Miss = 2031, Miss_rate = 0.382, Pending_hits = 2717, Reservation_fails = 1199
	L1D_cache_core[18]: Access = 5548, Miss = 2120, Miss_rate = 0.382, Pending_hits = 2833, Reservation_fails = 1289
	L1D_cache_core[19]: Access = 5364, Miss = 2049, Miss_rate = 0.382, Pending_hits = 2741, Reservation_fails = 1115
	L1D_cache_core[20]: Access = 5499, Miss = 2103, Miss_rate = 0.382, Pending_hits = 2817, Reservation_fails = 1342
	L1D_cache_core[21]: Access = 5375, Miss = 2056, Miss_rate = 0.383, Pending_hits = 2753, Reservation_fails = 1258
	L1D_cache_core[22]: Access = 5334, Miss = 2198, Miss_rate = 0.412, Pending_hits = 2589, Reservation_fails = 1445
	L1D_cache_core[23]: Access = 5175, Miss = 2074, Miss_rate = 0.401, Pending_hits = 2560, Reservation_fails = 1209
	L1D_cache_core[24]: Access = 5489, Miss = 2091, Miss_rate = 0.381, Pending_hits = 2784, Reservation_fails = 1293
	L1D_cache_core[25]: Access = 5405, Miss = 2060, Miss_rate = 0.381, Pending_hits = 2742, Reservation_fails = 1153
	L1D_cache_core[26]: Access = 5298, Miss = 2022, Miss_rate = 0.382, Pending_hits = 2699, Reservation_fails = 1271
	L1D_cache_core[27]: Access = 5442, Miss = 2079, Miss_rate = 0.382, Pending_hits = 2770, Reservation_fails = 1347
	L1D_cache_core[28]: Access = 5178, Miss = 1977, Miss_rate = 0.382, Pending_hits = 2639, Reservation_fails = 1196
	L1D_cache_core[29]: Access = 5466, Miss = 2088, Miss_rate = 0.382, Pending_hits = 2783, Reservation_fails = 1233
	L1D_cache_core[30]: Access = 5234, Miss = 1999, Miss_rate = 0.382, Pending_hits = 2667, Reservation_fails = 1199
	L1D_cache_core[31]: Access = 5384, Miss = 2055, Miss_rate = 0.382, Pending_hits = 2750, Reservation_fails = 1140
	L1D_cache_core[32]: Access = 5209, Miss = 1987, Miss_rate = 0.381, Pending_hits = 2661, Reservation_fails = 1172
	L1D_cache_core[33]: Access = 5301, Miss = 2182, Miss_rate = 0.412, Pending_hits = 2572, Reservation_fails = 1225
	L1D_cache_core[34]: Access = 5124, Miss = 2051, Miss_rate = 0.400, Pending_hits = 2535, Reservation_fails = 1156
	L1D_cache_core[35]: Access = 5522, Miss = 2107, Miss_rate = 0.382, Pending_hits = 2801, Reservation_fails = 1520
	L1D_cache_core[36]: Access = 5389, Miss = 2058, Miss_rate = 0.382, Pending_hits = 2736, Reservation_fails = 1367
	L1D_cache_core[37]: Access = 5499, Miss = 2104, Miss_rate = 0.383, Pending_hits = 2800, Reservation_fails = 1361
	L1D_cache_core[38]: Access = 5419, Miss = 2073, Miss_rate = 0.383, Pending_hits = 2759, Reservation_fails = 1097
	L1D_cache_core[39]: Access = 5331, Miss = 2038, Miss_rate = 0.382, Pending_hits = 2716, Reservation_fails = 1287
	L1D_cache_core[40]: Access = 5475, Miss = 2095, Miss_rate = 0.383, Pending_hits = 2787, Reservation_fails = 1322
	L1D_cache_core[41]: Access = 5211, Miss = 1993, Miss_rate = 0.382, Pending_hits = 2656, Reservation_fails = 1177
	L1D_cache_core[42]: Access = 5401, Miss = 2071, Miss_rate = 0.383, Pending_hits = 2751, Reservation_fails = 1460
	L1D_cache_core[43]: Access = 5189, Miss = 1990, Miss_rate = 0.384, Pending_hits = 2640, Reservation_fails = 1239
	L1D_cache_core[44]: Access = 5285, Miss = 2182, Miss_rate = 0.413, Pending_hits = 2556, Reservation_fails = 1341
	L1D_cache_core[45]: Access = 5066, Miss = 2032, Miss_rate = 0.401, Pending_hits = 2499, Reservation_fails = 1341
	L1D_cache_core[46]: Access = 5440, Miss = 2075, Miss_rate = 0.381, Pending_hits = 2737, Reservation_fails = 1437
	L1D_cache_core[47]: Access = 5250, Miss = 2004, Miss_rate = 0.382, Pending_hits = 2657, Reservation_fails = 1159
	L1D_cache_core[48]: Access = 5417, Miss = 2072, Miss_rate = 0.382, Pending_hits = 2750, Reservation_fails = 1190
	L1D_cache_core[49]: Access = 5289, Miss = 2023, Miss_rate = 0.382, Pending_hits = 2686, Reservation_fails = 1067
	L1D_cache_core[50]: Access = 5417, Miss = 2072, Miss_rate = 0.382, Pending_hits = 2750, Reservation_fails = 1190
	L1D_cache_core[51]: Access = 5337, Miss = 2041, Miss_rate = 0.382, Pending_hits = 2709, Reservation_fails = 1032
	L1D_cache_core[52]: Access = 5249, Miss = 2006, Miss_rate = 0.382, Pending_hits = 2666, Reservation_fails = 1071
	L1D_cache_core[53]: Access = 5262, Miss = 2014, Miss_rate = 0.383, Pending_hits = 2671, Reservation_fails = 1077
	L1D_cache_core[54]: Access = 5028, Miss = 1922, Miss_rate = 0.382, Pending_hits = 2555, Reservation_fails = 915
	L1D_cache_core[55]: Access = 5252, Miss = 2166, Miss_rate = 0.412, Pending_hits = 2539, Reservation_fails = 1211
	L1D_cache_core[56]: Access = 5023, Miss = 2013, Miss_rate = 0.401, Pending_hits = 2478, Reservation_fails = 1208
	L1D_cache_core[57]: Access = 5473, Miss = 2091, Miss_rate = 0.382, Pending_hits = 2768, Reservation_fails = 1363
	L1D_cache_core[58]: Access = 5234, Miss = 2002, Miss_rate = 0.382, Pending_hits = 2651, Reservation_fails = 1222
	L1D_cache_core[59]: Access = 5450, Miss = 2088, Miss_rate = 0.383, Pending_hits = 2758, Reservation_fails = 1384
	L1D_cache_core[60]: Access = 5266, Miss = 2017, Miss_rate = 0.383, Pending_hits = 2675, Reservation_fails = 1221
	L1D_cache_core[61]: Access = 5450, Miss = 2088, Miss_rate = 0.383, Pending_hits = 2767, Reservation_fails = 1114
	L1D_cache_core[62]: Access = 5322, Miss = 2039, Miss_rate = 0.383, Pending_hits = 2703, Reservation_fails = 1248
	L1D_cache_core[63]: Access = 5450, Miss = 2088, Miss_rate = 0.383, Pending_hits = 2767, Reservation_fails = 1207
	L1D_cache_core[64]: Access = 5370, Miss = 2057, Miss_rate = 0.383, Pending_hits = 2726, Reservation_fails = 1124
	L1D_cache_core[65]: Access = 5330, Miss = 2040, Miss_rate = 0.383, Pending_hits = 2707, Reservation_fails = 1277
	L1D_cache_core[66]: Access = 5099, Miss = 1949, Miss_rate = 0.382, Pending_hits = 2589, Reservation_fails = 1189
	L1D_cache_core[67]: Access = 4955, Miss = 1892, Miss_rate = 0.382, Pending_hits = 2518, Reservation_fails = 1133
	L1D_cache_core[68]: Access = 5123, Miss = 1958, Miss_rate = 0.382, Pending_hits = 2588, Reservation_fails = 1102
	L1D_cache_core[69]: Access = 4827, Miss = 1846, Miss_rate = 0.382, Pending_hits = 2458, Reservation_fails = 958
	L1D_cache_core[70]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2600, Reservation_fails = 1144
	L1D_cache_core[71]: Access = 4868, Miss = 1865, Miss_rate = 0.383, Pending_hits = 2486, Reservation_fails = 987
	L1D_cache_core[72]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2602, Reservation_fails = 1186
	L1D_cache_core[73]: Access = 4916, Miss = 1883, Miss_rate = 0.383, Pending_hits = 2510, Reservation_fails = 1078
	L1D_cache_core[74]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2602, Reservation_fails = 997
	L1D_cache_core[75]: Access = 4972, Miss = 1905, Miss_rate = 0.383, Pending_hits = 2538, Reservation_fails = 1260
	L1D_cache_core[76]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2602, Reservation_fails = 1265
	L1D_cache_core[77]: Access = 5020, Miss = 1923, Miss_rate = 0.383, Pending_hits = 2561, Reservation_fails = 1098
	L1D_cache_core[78]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2602, Reservation_fails = 1211
	L1D_cache_core[79]: Access = 5076, Miss = 1945, Miss_rate = 0.383, Pending_hits = 2586, Reservation_fails = 1224
	L1D_total_cache_accesses = 423033
	L1D_total_cache_misses = 163214
	L1D_total_cache_miss_rate = 0.3858
	L1D_total_cache_pending_hits = 214174
	L1D_total_cache_reservation_fails = 96649
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 214174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 214174
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 494063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7102
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 89547
ctas_completed 1026, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 8362560
gpgpu_n_tot_w_icount = 261330
gpgpu_n_stall_shd_mem = 188625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64440
gpgpu_n_mem_write_global = 143144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 762633
gpgpu_n_store_insn = 254620
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 175275
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161595	W0_Idle:2120976	W0_Scoreboard:2433358	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:0	W10:166	W11:45	W12:166	W13:45	W14:62	W15:45	W16:1404	W17:1	W18:1	W19:1	W20:2242	W21:1	W22:2258	W23:0	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:221286
single_issue_nums: WS0:66306	WS1:65526	WS2:65110	WS3:64388	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 515520 {8:64440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5725760 {40:143144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2577600 {40:64440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1145152 {8:143144,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 337 
avg_icnt2mem_latency = 151 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59287 	133902 	14374 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	11835 	34916 	49155 	78453 	33183 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	61975 	49969 	45855 	34753 	13398 	1634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21643     21989     12513     12191     12325     11940    none      none      none      none      none      none      none      none      none      none  
dram[1]:      20617     20554     12320     12352     11963     11845    none      none      none      none      none      none      none      none      none      none  
dram[2]:      16022     21466     12109     11985     11989     12058    none      none      none      none      none      none      none      none      none      none  
dram[3]:      20550     22145     12963     12065     12246     11752    none      none      none      none      none      none      none      none      none      none  
dram[4]:      23039     20783     12779     11656     12464     12005    none      none      none      none      none      none      none      none      none      none  
dram[5]:      20823     25392     12601     12429     12046     11836    none      none      none      none      none      none      none      none      none      none  
dram[6]:      21680     21527     12206     11700     12101     11797    none      none      none      none      none      none      none      none      none      none  
dram[7]:      19196     19966     12056     11355     12318     11859    none      none      none      none      none      none      none      none      none      none  
dram[8]:      19781     18708     12589     12187     12050     11885    none      none      none      none      none      none      none      none      none      none  
dram[9]:      23099     22622     12435     11564     12428     12238    none      none      none      none      none      none      none      none      none      none  
dram[10]:      22117     18745     12331     11699     12547     11889    none      none      none      none      none      none      none      none      none      none  
dram[11]:      20444     21429     12362     11540     11928     12038    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     20325     12203     12216     12328     12253    none      none      none      none      none      none      none      none      none      none  
dram[13]:      21310     21562     12198     11944     12002     11700    none      none      none      none      none      none      none      none      none      none  
dram[14]:      23844     22717     12759     12492     12240     12167    none      none      none      none      none      none      none      none      none      none  
dram[15]:      20473     20821     12133     12723     12213     11910    none      none      none      none      none      none      none      none      none      none  
dram[16]:      22140     22202     12433     12272     12351     11900    none      none      none      none      none      none      none      none      none      none  
dram[17]:      21067     21766     12311     12617     12275     11939    none      none      none      none      none      none      none      none      none      none  
dram[18]:      20555     22198     12230     12279     11997     11973    none      none      none      none      none      none      none      none      none      none  
dram[19]:      22159     21658     12769     12168     12267     11940    none      none      none      none      none      none      none      none      none      none  
dram[20]:      21460     23172     12454     12057     10991     12073    none      none      none      none      none      none      none      none      none      none  
dram[21]:      20595     20407     12558     12754     11977     11748    none      none      none      none      none      none      none      none      none      none  
dram[22]:      20326     19740     12280     12141     11510     11555    none      none      none      none      none      none      none      none      none      none  
dram[23]:      21769     25507     12043     12284     11435     12224    none      none      none      none      none      none      none      none      none      none  
dram[24]:      20092     23041     12245     13153     11845     11808    none      none      none      none      none      none      none      none      none      none  
dram[25]:      21088     22127     12321     12436     12074     12159    none      none      none      none      none      none      none      none      none      none  
dram[26]:      20363     22512     12367     12960     11985     12407    none      none      none      none      none      none      none      none      none      none  
dram[27]:      21171     22052     12327     12810     11886     11712    none      none      none      none      none      none      none      none      none      none  
dram[28]:      22586     19594     12324     12733     11953     12225    none      none      none      none      none      none      none      none      none      none  
dram[29]:      21093     20337     12111     12463     11753     11980    none      none      none      none      none      none      none      none      none      none  
dram[30]:      22014     23509     12882     12559     12219     12286    none      none      none      none      none      none      none      none      none      none  
dram[31]:      22221     19233     12304     12918     11744     12302    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       672       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       693       675       684         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55525 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003159
n_activity=420 dram_eff=0.419
bk0: 3a 55695i bk1: 3a 55695i bk2: 41a 55682i bk3: 49a 55670i bk4: 40a 55658i bk5: 40a 55642i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.003159 
total_CMD = 55707 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 55459 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55525 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003159 
Either_Row_CoL_Bus_Util = 0.003267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00734199
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55529 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003088
n_activity=368 dram_eff=0.4674
bk0: 1a 55695i bk1: 3a 55695i bk2: 40a 55676i bk3: 48a 55663i bk4: 40a 55647i bk5: 40a 55644i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.003088 
total_CMD = 55707 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 55470 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55529 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003088 
Either_Row_CoL_Bus_Util = 0.003195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00646238
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55526 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=403 dram_eff=0.4342
bk0: 3a 55694i bk1: 3a 55694i bk2: 40a 55674i bk3: 49a 55655i bk4: 40a 55665i bk5: 40a 55654i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.003141 
total_CMD = 55707 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 55462 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55526 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003141 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0109501
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55526 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003159
n_activity=384 dram_eff=0.4583
bk0: 2a 55695i bk1: 3a 55695i bk2: 43a 55682i bk3: 48a 55664i bk4: 40a 55649i bk5: 40a 55643i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.003159 
total_CMD = 55707 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 55465 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55526 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003159 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005525 
queue_avg = 0.008383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00838315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55528 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003123
n_activity=337 dram_eff=0.5163
bk0: 1a 55695i bk1: 4a 55694i bk2: 41a 55674i bk3: 48a 55660i bk4: 40a 55671i bk5: 40a 55632i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.003123 
total_CMD = 55707 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 55469 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55528 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003123 
Either_Row_CoL_Bus_Util = 0.003213 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005587 
queue_avg = 0.006283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00628287
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55526 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=346 dram_eff=0.5058
bk0: 2a 55694i bk1: 1a 55695i bk2: 42a 55686i bk3: 50a 55670i bk4: 40a 55668i bk5: 40a 55651i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.003141 
total_CMD = 55707 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 55470 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55526 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003141 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00660599
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55527 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003123
n_activity=346 dram_eff=0.5029
bk0: 2a 55694i bk1: 2a 55695i bk2: 41a 55674i bk3: 49a 55657i bk4: 40a 55667i bk5: 40a 55639i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.003123 
total_CMD = 55707 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 55477 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55527 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003123 
Either_Row_CoL_Bus_Util = 0.003231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0066778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55528 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=359 dram_eff=0.4875
bk0: 5a 55694i bk1: 2a 55694i bk2: 40a 55682i bk3: 48a 55669i bk4: 40a 55660i bk5: 40a 55634i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.003141 
total_CMD = 55707 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 55458 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55528 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003141 
Either_Row_CoL_Bus_Util = 0.003213 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.011173 
queue_avg = 0.004470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00446982
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55527 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=465 dram_eff=0.3763
bk0: 4a 55694i bk1: 1a 55695i bk2: 41a 55684i bk3: 49a 55675i bk4: 40a 55676i bk5: 40a 55665i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.003141 
total_CMD = 55707 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 55466 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55527 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003141 
Either_Row_CoL_Bus_Util = 0.003231 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005556 
queue_avg = 0.002046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00204642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55526 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=414 dram_eff=0.4227
bk0: 1a 55695i bk1: 4a 55695i bk2: 42a 55678i bk3: 48a 55664i bk4: 40a 55661i bk5: 40a 55636i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.003141 
total_CMD = 55707 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 55463 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55526 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003141 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00518786
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55527 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003123
n_activity=424 dram_eff=0.4104
bk0: 4a 55692i bk1: 1a 55695i bk2: 40a 55680i bk3: 49a 55675i bk4: 40a 55661i bk5: 40a 55647i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.003123 
total_CMD = 55707 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 55463 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55527 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003123 
Either_Row_CoL_Bus_Util = 0.003231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00516991
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55528 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003106
n_activity=444 dram_eff=0.3896
bk0: 1a 55695i bk1: 4a 55693i bk2: 40a 55678i bk3: 48a 55678i bk4: 40a 55674i bk5: 40a 55674i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.003106 
total_CMD = 55707 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 55458 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55528 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003106 
Either_Row_CoL_Bus_Util = 0.003213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00263881
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55537 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002944
n_activity=362 dram_eff=0.453
bk0: 1a 55695i bk1: 2a 55695i bk2: 41a 55681i bk3: 40a 55673i bk4: 40a 55665i bk5: 40a 55637i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.002944 
total_CMD = 55707 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 55479 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55537 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002944 
Either_Row_CoL_Bus_Util = 0.003052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00804208
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55534 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002998
n_activity=303 dram_eff=0.5512
bk0: 4a 55693i bk1: 2a 55694i bk2: 41a 55678i bk3: 40a 55677i bk4: 40a 55666i bk5: 40a 55639i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.002998 
total_CMD = 55707 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 55483 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55534 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002998 
Either_Row_CoL_Bus_Util = 0.003106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00472113
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55532 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003034
n_activity=375 dram_eff=0.4507
bk0: 2a 55694i bk1: 4a 55694i bk2: 42a 55677i bk3: 41a 55679i bk4: 40a 55660i bk5: 40a 55641i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.003034 
total_CMD = 55707 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 55464 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55532 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003034 
Either_Row_CoL_Bus_Util = 0.003141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00669575
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55537 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002962
n_activity=370 dram_eff=0.4459
bk0: 2a 55695i bk1: 1a 55695i bk2: 40a 55675i bk3: 42a 55672i bk4: 40a 55660i bk5: 40a 55634i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.002962 
total_CMD = 55707 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 55467 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55537 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.002962 
Either_Row_CoL_Bus_Util = 0.003052 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005882 
queue_avg = 0.005224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00522376
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55528 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003123
n_activity=391 dram_eff=0.445
bk0: 3a 55695i bk1: 2a 55695i bk2: 41a 55684i bk3: 48a 55670i bk4: 40a 55673i bk5: 40a 55647i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.003123 
total_CMD = 55707 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 55459 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55528 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003123 
Either_Row_CoL_Bus_Util = 0.003213 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005587 
queue_avg = 0.005565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00556483
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55526 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003159
n_activity=339 dram_eff=0.5192
bk0: 3a 55695i bk1: 3a 55695i bk2: 40a 55675i bk3: 50a 55669i bk4: 40a 55669i bk5: 40a 55630i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.003159 
total_CMD = 55707 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 55472 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55526 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003159 
Either_Row_CoL_Bus_Util = 0.003249 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005525 
queue_avg = 0.006121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00612131
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55528 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003123
n_activity=293 dram_eff=0.5939
bk0: 3a 55695i bk1: 2a 55694i bk2: 40a 55682i bk3: 49a 55658i bk4: 40a 55656i bk5: 40a 55642i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.003123 
total_CMD = 55707 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 55484 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55528 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003123 
Either_Row_CoL_Bus_Util = 0.003213 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005587 
queue_avg = 0.004847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00484679
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55524 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003177
n_activity=392 dram_eff=0.4515
bk0: 3a 55695i bk1: 3a 55694i bk2: 43a 55681i bk3: 48a 55673i bk4: 40a 55660i bk5: 40a 55617i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.003177 
total_CMD = 55707 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 55469 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55524 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003177 
Either_Row_CoL_Bus_Util = 0.003285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0180229
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55517 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003303
n_activity=446 dram_eff=0.4126
bk0: 2a 55694i bk1: 5a 55695i bk2: 41a 55674i bk3: 48a 55665i bk4: 48a 55660i bk5: 40a 55645i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.003303 
total_CMD = 55707 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 55445 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55517 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003303 
Either_Row_CoL_Bus_Util = 0.003411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00516991
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55523 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003195
n_activity=384 dram_eff=0.4635
bk0: 2a 55693i bk1: 2a 55695i bk2: 42a 55681i bk3: 50a 55664i bk4: 42a 55658i bk5: 40a 55633i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.003195 
total_CMD = 55707 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 55469 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55523 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003195 
Either_Row_CoL_Bus_Util = 0.003303 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00700092
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55521 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003231
n_activity=413 dram_eff=0.4358
bk0: 1a 55695i bk1: 2a 55695i bk2: 41a 55685i bk3: 48a 55666i bk4: 48a 55652i bk5: 40a 55619i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.003231 
total_CMD = 55707 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 55456 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55521 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003231 
Either_Row_CoL_Bus_Util = 0.003339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00845495
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55520 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003249
n_activity=394 dram_eff=0.4594
bk0: 4a 55694i bk1: 1a 55695i bk2: 40a 55686i bk3: 48a 55669i bk4: 48a 55651i bk5: 40a 55623i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.003249 
total_CMD = 55707 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 55461 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55520 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003249 
Either_Row_CoL_Bus_Util = 0.003357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0115964
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55522 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003249
n_activity=349 dram_eff=0.5186
bk0: 2a 55695i bk1: 1a 55694i bk2: 41a 55679i bk3: 49a 55662i bk4: 48a 55656i bk5: 40a 55624i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.003249 
total_CMD = 55707 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 55470 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55522 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003249 
Either_Row_CoL_Bus_Util = 0.003321 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.010811 
queue_avg = 0.009173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00917299
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55518 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003285
n_activity=365 dram_eff=0.5014
bk0: 2a 55695i bk1: 4a 55693i bk2: 41a 55685i bk3: 48a 55668i bk4: 48a 55665i bk5: 40a 55619i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.003285 
total_CMD = 55707 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 55450 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55518 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003285 
Either_Row_CoL_Bus_Util = 0.003393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0102142
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55520 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003249
n_activity=341 dram_eff=0.5308
bk0: 2a 55695i bk1: 1a 55695i bk2: 41a 55682i bk3: 49a 55667i bk4: 48a 55653i bk5: 40a 55643i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.003249 
total_CMD = 55707 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 55457 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55520 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003249 
Either_Row_CoL_Bus_Util = 0.003357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00631878
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55519 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003267
n_activity=383 dram_eff=0.4752
bk0: 2a 55693i bk1: 4a 55694i bk2: 40a 55679i bk3: 48a 55662i bk4: 48a 55653i bk5: 40a 55655i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.003267 
total_CMD = 55707 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 55457 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55519 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003267 
Either_Row_CoL_Bus_Util = 0.003375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00454162
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55520 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003249
n_activity=367 dram_eff=0.4932
bk0: 1a 55695i bk1: 2a 55693i bk2: 41a 55674i bk3: 49a 55671i bk4: 48a 55663i bk5: 40a 55632i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.003249 
total_CMD = 55707 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 55452 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55520 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003249 
Either_Row_CoL_Bus_Util = 0.003357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104834
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55519 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003267
n_activity=329 dram_eff=0.5532
bk0: 4a 55691i bk1: 1a 55693i bk2: 41a 55682i bk3: 48a 55669i bk4: 48a 55655i bk5: 40a 55629i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.003267 
total_CMD = 55707 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 55479 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55519 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003267 
Either_Row_CoL_Bus_Util = 0.003375 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103937
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55515 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003357
n_activity=398 dram_eff=0.4698
bk0: 4a 55694i bk1: 5a 55692i bk2: 42a 55673i bk3: 48a 55668i bk4: 48a 55649i bk5: 40a 55635i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.003357 
total_CMD = 55707 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 55445 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55515 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003357 
Either_Row_CoL_Bus_Util = 0.003447 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005208 
queue_avg = 0.016892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.016892
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55707 n_nop=55521 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003249
n_activity=396 dram_eff=0.4571
bk0: 1a 55695i bk1: 2a 55695i bk2: 40a 55667i bk3: 50a 55667i bk4: 48a 55657i bk5: 40a 55651i bk6: 0a 55707i bk7: 0a 55707i bk8: 0a 55707i bk9: 0a 55707i bk10: 0a 55707i bk11: 0a 55707i bk12: 0a 55707i bk13: 0a 55707i bk14: 0a 55707i bk15: 0a 55707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.003249 
total_CMD = 55707 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 55453 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55707 
n_nop = 55521 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.003249 
Either_Row_CoL_Bus_Util = 0.003339 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.005376 
queue_avg = 0.006624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00662394

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3144, Miss = 88, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 3460, Miss = 96, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 2984, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 3276, Miss = 92, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 2998, Miss = 86, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 3392, Miss = 96, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 3244, Miss = 90, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 3307, Miss = 94, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 3187, Miss = 92, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 3416, Miss = 96, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 2976, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 3340, Miss = 96, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 3012, Miss = 86, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 3348, Miss = 96, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 3110, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 3164, Miss = 94, Miss_rate = 0.030, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 3136, Miss = 88, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 3215, Miss = 94, Miss_rate = 0.029, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 3098, Miss = 92, Miss_rate = 0.030, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 3088, Miss = 92, Miss_rate = 0.030, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 2956, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 2976, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 3160, Miss = 88, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 3076, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 3160, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 3236, Miss = 90, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 2976, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 3076, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 3060, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 3352, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 3154, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 3436, Miss = 96, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 3060, Miss = 86, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 3344, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 3244, Miss = 90, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 3444, Miss = 96, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 3572, Miss = 104, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 3548, Miss = 100, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 2976, Miss = 84, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 3472, Miss = 100, Miss_rate = 0.029, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 3404, Miss = 100, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 3076, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 3648, Miss = 100, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 3672, Miss = 102, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 3629, Miss = 100, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 3740, Miss = 102, Miss_rate = 0.027, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 3068, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 3612, Miss = 100, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 3612, Miss = 100, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 3244, Miss = 90, Miss_rate = 0.028, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 3904, Miss = 108, Miss_rate = 0.028, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 2960, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 3674, Miss = 102, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 207584
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0282
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 142937
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=207584
icnt_total_pkts_simt_to_mem=207584
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 207584
Req_Network_cycles = 74189
Req_Network_injected_packets_per_cycle =       2.7980 
Req_Network_conflicts_per_cycle =       2.4912
Req_Network_conflicts_per_cycle_util =      23.9995
Req_Bank_Level_Parallism =      26.9555
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.9475
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0494

Reply_Network_injected_packets_num = 207584
Reply_Network_cycles = 74189
Reply_Network_injected_packets_per_cycle =        2.7980
Reply_Network_conflicts_per_cycle =        2.3985
Reply_Network_conflicts_per_cycle_util =      21.3798
Reply_Bank_Level_Parallism =      24.9410
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4090
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0350
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 52 sec (592 sec)
gpgpu_simulation_rate = 12592 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 9056000x
Processing kernel ./traces/kernel-13.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 13
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-13.traceg
GPGPU-Sim uArch: Shader 532 bind to kernel 13 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x66618cb0, kernel=0x7bb40660
thread block = 0,0,0
GPGPU-Sim uArch: Shader 540 bind to kernel 13 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x67e1bc70, kernel=0x7bb40660
thread block = 1,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5741
gpu_sim_insn = 8681
gpu_ipc =       1.5121
gpu_tot_sim_cycle = 79930
gpu_tot_sim_insn = 7463161
gpu_tot_ipc =      93.3712
gpu_tot_issued_cta = 1028
gpu_occupancy = 5.3331% 
gpu_tot_occupancy = 10.7082% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0704
partiton_level_parallism_total  =       2.6021
partiton_level_parallism_util =       1.5720
partiton_level_parallism_util_total  =      26.1226
L2_BW  =       2.5491 GB/Sec
L2_BW_total  =      94.2594 GB/Sec
gpu_total_sim_rate=11734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5192, Miss = 2145, Miss_rate = 0.413, Pending_hits = 2521, Reservation_fails = 980
	L1D_cache_core[1]: Access = 5261, Miss = 2113, Miss_rate = 0.402, Pending_hits = 2604, Reservation_fails = 1201
	L1D_cache_core[2]: Access = 5227, Miss = 1992, Miss_rate = 0.381, Pending_hits = 2673, Reservation_fails = 1043
	L1D_cache_core[3]: Access = 5515, Miss = 2104, Miss_rate = 0.382, Pending_hits = 2814, Reservation_fails = 1202
	L1D_cache_core[4]: Access = 5283, Miss = 2015, Miss_rate = 0.381, Pending_hits = 2700, Reservation_fails = 1269
	L1D_cache_core[5]: Access = 5515, Miss = 2104, Miss_rate = 0.382, Pending_hits = 2816, Reservation_fails = 1205
	L1D_cache_core[6]: Access = 5331, Miss = 2033, Miss_rate = 0.381, Pending_hits = 2724, Reservation_fails = 1073
	L1D_cache_core[7]: Access = 5515, Miss = 2104, Miss_rate = 0.382, Pending_hits = 2816, Reservation_fails = 1166
	L1D_cache_core[8]: Access = 5387, Miss = 2055, Miss_rate = 0.381, Pending_hits = 2752, Reservation_fails = 1220
	L1D_cache_core[9]: Access = 5482, Miss = 2087, Miss_rate = 0.381, Pending_hits = 2816, Reservation_fails = 1484
	L1D_cache_core[10]: Access = 5402, Miss = 2056, Miss_rate = 0.381, Pending_hits = 2775, Reservation_fails = 1078
	L1D_cache_core[11]: Access = 5350, Miss = 2198, Miss_rate = 0.411, Pending_hits = 2605, Reservation_fails = 1305
	L1D_cache_core[12]: Access = 5225, Miss = 2089, Miss_rate = 0.400, Pending_hits = 2591, Reservation_fails = 1172
	L1D_cache_core[13]: Access = 5403, Miss = 2057, Miss_rate = 0.381, Pending_hits = 2750, Reservation_fails = 1275
	L1D_cache_core[14]: Access = 5544, Miss = 2114, Miss_rate = 0.381, Pending_hits = 2820, Reservation_fails = 1221
	L1D_cache_core[15]: Access = 5260, Miss = 2009, Miss_rate = 0.382, Pending_hits = 2689, Reservation_fails = 1134
	L1D_cache_core[16]: Access = 5548, Miss = 2120, Miss_rate = 0.382, Pending_hits = 2833, Reservation_fails = 1318
	L1D_cache_core[17]: Access = 5316, Miss = 2031, Miss_rate = 0.382, Pending_hits = 2717, Reservation_fails = 1199
	L1D_cache_core[18]: Access = 5548, Miss = 2120, Miss_rate = 0.382, Pending_hits = 2833, Reservation_fails = 1289
	L1D_cache_core[19]: Access = 5364, Miss = 2049, Miss_rate = 0.382, Pending_hits = 2741, Reservation_fails = 1115
	L1D_cache_core[20]: Access = 5499, Miss = 2103, Miss_rate = 0.382, Pending_hits = 2817, Reservation_fails = 1342
	L1D_cache_core[21]: Access = 5375, Miss = 2056, Miss_rate = 0.383, Pending_hits = 2753, Reservation_fails = 1258
	L1D_cache_core[22]: Access = 5334, Miss = 2198, Miss_rate = 0.412, Pending_hits = 2589, Reservation_fails = 1445
	L1D_cache_core[23]: Access = 5175, Miss = 2074, Miss_rate = 0.401, Pending_hits = 2560, Reservation_fails = 1209
	L1D_cache_core[24]: Access = 5489, Miss = 2091, Miss_rate = 0.381, Pending_hits = 2784, Reservation_fails = 1293
	L1D_cache_core[25]: Access = 5405, Miss = 2060, Miss_rate = 0.381, Pending_hits = 2742, Reservation_fails = 1153
	L1D_cache_core[26]: Access = 5298, Miss = 2022, Miss_rate = 0.382, Pending_hits = 2699, Reservation_fails = 1271
	L1D_cache_core[27]: Access = 5442, Miss = 2079, Miss_rate = 0.382, Pending_hits = 2770, Reservation_fails = 1347
	L1D_cache_core[28]: Access = 5178, Miss = 1977, Miss_rate = 0.382, Pending_hits = 2639, Reservation_fails = 1196
	L1D_cache_core[29]: Access = 5466, Miss = 2088, Miss_rate = 0.382, Pending_hits = 2783, Reservation_fails = 1233
	L1D_cache_core[30]: Access = 5234, Miss = 1999, Miss_rate = 0.382, Pending_hits = 2667, Reservation_fails = 1199
	L1D_cache_core[31]: Access = 5384, Miss = 2055, Miss_rate = 0.382, Pending_hits = 2750, Reservation_fails = 1140
	L1D_cache_core[32]: Access = 5209, Miss = 1987, Miss_rate = 0.381, Pending_hits = 2661, Reservation_fails = 1172
	L1D_cache_core[33]: Access = 5301, Miss = 2182, Miss_rate = 0.412, Pending_hits = 2572, Reservation_fails = 1225
	L1D_cache_core[34]: Access = 5124, Miss = 2051, Miss_rate = 0.400, Pending_hits = 2535, Reservation_fails = 1156
	L1D_cache_core[35]: Access = 5522, Miss = 2107, Miss_rate = 0.382, Pending_hits = 2801, Reservation_fails = 1520
	L1D_cache_core[36]: Access = 5389, Miss = 2058, Miss_rate = 0.382, Pending_hits = 2736, Reservation_fails = 1367
	L1D_cache_core[37]: Access = 5499, Miss = 2104, Miss_rate = 0.383, Pending_hits = 2800, Reservation_fails = 1361
	L1D_cache_core[38]: Access = 5419, Miss = 2073, Miss_rate = 0.383, Pending_hits = 2759, Reservation_fails = 1097
	L1D_cache_core[39]: Access = 5331, Miss = 2038, Miss_rate = 0.382, Pending_hits = 2716, Reservation_fails = 1287
	L1D_cache_core[40]: Access = 5475, Miss = 2095, Miss_rate = 0.383, Pending_hits = 2787, Reservation_fails = 1322
	L1D_cache_core[41]: Access = 5211, Miss = 1993, Miss_rate = 0.382, Pending_hits = 2656, Reservation_fails = 1177
	L1D_cache_core[42]: Access = 5401, Miss = 2071, Miss_rate = 0.383, Pending_hits = 2751, Reservation_fails = 1460
	L1D_cache_core[43]: Access = 5189, Miss = 1990, Miss_rate = 0.384, Pending_hits = 2640, Reservation_fails = 1239
	L1D_cache_core[44]: Access = 5285, Miss = 2182, Miss_rate = 0.413, Pending_hits = 2556, Reservation_fails = 1341
	L1D_cache_core[45]: Access = 5066, Miss = 2032, Miss_rate = 0.401, Pending_hits = 2499, Reservation_fails = 1341
	L1D_cache_core[46]: Access = 5440, Miss = 2075, Miss_rate = 0.381, Pending_hits = 2737, Reservation_fails = 1437
	L1D_cache_core[47]: Access = 5250, Miss = 2004, Miss_rate = 0.382, Pending_hits = 2657, Reservation_fails = 1159
	L1D_cache_core[48]: Access = 5417, Miss = 2072, Miss_rate = 0.382, Pending_hits = 2750, Reservation_fails = 1190
	L1D_cache_core[49]: Access = 5289, Miss = 2023, Miss_rate = 0.382, Pending_hits = 2686, Reservation_fails = 1067
	L1D_cache_core[50]: Access = 5417, Miss = 2072, Miss_rate = 0.382, Pending_hits = 2750, Reservation_fails = 1190
	L1D_cache_core[51]: Access = 5337, Miss = 2041, Miss_rate = 0.382, Pending_hits = 2709, Reservation_fails = 1032
	L1D_cache_core[52]: Access = 5249, Miss = 2006, Miss_rate = 0.382, Pending_hits = 2666, Reservation_fails = 1071
	L1D_cache_core[53]: Access = 5262, Miss = 2014, Miss_rate = 0.383, Pending_hits = 2671, Reservation_fails = 1077
	L1D_cache_core[54]: Access = 5028, Miss = 1922, Miss_rate = 0.382, Pending_hits = 2555, Reservation_fails = 915
	L1D_cache_core[55]: Access = 5252, Miss = 2166, Miss_rate = 0.412, Pending_hits = 2539, Reservation_fails = 1211
	L1D_cache_core[56]: Access = 5023, Miss = 2013, Miss_rate = 0.401, Pending_hits = 2478, Reservation_fails = 1208
	L1D_cache_core[57]: Access = 5473, Miss = 2091, Miss_rate = 0.382, Pending_hits = 2768, Reservation_fails = 1363
	L1D_cache_core[58]: Access = 5234, Miss = 2002, Miss_rate = 0.382, Pending_hits = 2651, Reservation_fails = 1222
	L1D_cache_core[59]: Access = 5450, Miss = 2088, Miss_rate = 0.383, Pending_hits = 2758, Reservation_fails = 1384
	L1D_cache_core[60]: Access = 5266, Miss = 2017, Miss_rate = 0.383, Pending_hits = 2675, Reservation_fails = 1221
	L1D_cache_core[61]: Access = 5450, Miss = 2088, Miss_rate = 0.383, Pending_hits = 2767, Reservation_fails = 1114
	L1D_cache_core[62]: Access = 5322, Miss = 2039, Miss_rate = 0.383, Pending_hits = 2703, Reservation_fails = 1248
	L1D_cache_core[63]: Access = 5450, Miss = 2088, Miss_rate = 0.383, Pending_hits = 2767, Reservation_fails = 1207
	L1D_cache_core[64]: Access = 5370, Miss = 2057, Miss_rate = 0.383, Pending_hits = 2726, Reservation_fails = 1124
	L1D_cache_core[65]: Access = 5330, Miss = 2040, Miss_rate = 0.383, Pending_hits = 2707, Reservation_fails = 1277
	L1D_cache_core[66]: Access = 5359, Miss = 2206, Miss_rate = 0.412, Pending_hits = 2592, Reservation_fails = 1284
	L1D_cache_core[67]: Access = 5104, Miss = 2039, Miss_rate = 0.399, Pending_hits = 2520, Reservation_fails = 1177
	L1D_cache_core[68]: Access = 5123, Miss = 1958, Miss_rate = 0.382, Pending_hits = 2588, Reservation_fails = 1102
	L1D_cache_core[69]: Access = 4827, Miss = 1846, Miss_rate = 0.382, Pending_hits = 2458, Reservation_fails = 958
	L1D_cache_core[70]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2600, Reservation_fails = 1144
	L1D_cache_core[71]: Access = 4868, Miss = 1865, Miss_rate = 0.383, Pending_hits = 2486, Reservation_fails = 987
	L1D_cache_core[72]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2602, Reservation_fails = 1186
	L1D_cache_core[73]: Access = 4916, Miss = 1883, Miss_rate = 0.383, Pending_hits = 2510, Reservation_fails = 1078
	L1D_cache_core[74]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2602, Reservation_fails = 997
	L1D_cache_core[75]: Access = 4972, Miss = 1905, Miss_rate = 0.383, Pending_hits = 2538, Reservation_fails = 1260
	L1D_cache_core[76]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2602, Reservation_fails = 1265
	L1D_cache_core[77]: Access = 5020, Miss = 1923, Miss_rate = 0.383, Pending_hits = 2561, Reservation_fails = 1098
	L1D_cache_core[78]: Access = 5100, Miss = 1954, Miss_rate = 0.383, Pending_hits = 2602, Reservation_fails = 1211
	L1D_cache_core[79]: Access = 5076, Miss = 1945, Miss_rate = 0.383, Pending_hits = 2586, Reservation_fails = 1224
	L1D_total_cache_accesses = 423442
	L1D_total_cache_misses = 163618
	L1D_total_cache_miss_rate = 0.3864
	L1D_total_cache_pending_hits = 214179
	L1D_total_cache_reservation_fails = 96788
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 214179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 214179
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 494276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143345

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7176
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 89612
ctas_completed 1028, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 8372928
gpgpu_n_tot_w_icount = 261654
gpgpu_n_stall_shd_mem = 188897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64643
gpgpu_n_mem_write_global = 143345
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 763035
gpgpu_n_store_insn = 254821
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 175547
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161623	W0_Idle:2123509	W0_Scoreboard:2436201	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:34	W10:166	W11:45	W12:166	W13:45	W14:62	W15:45	W16:1404	W17:1	W18:1	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:221547
single_issue_nums: WS0:66396	WS1:65616	WS2:65200	WS3:64442	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 517144 {8:64643,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5733800 {40:143345,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2585720 {40:64643,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1146760 {8:143345,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 337 
avg_icnt2mem_latency = 151 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59691 	133902 	14374 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	11903 	35251 	49156 	78453 	33183 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	62289 	50058 	45856 	34753 	13398 	1634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21851     22199     12518     12209     12330     11945    none      none      none      none      none      none      none      none      none      none  
dram[1]:      20815     20751     12330     12356     11968     11856    none      none      none      none      none      none      none      none      none      none  
dram[2]:      16156     21665     12120     11993     12010     12058    none      none      none      none      none      none      none      none      none      none  
dram[3]:      20753     22355     12987     12069     12246     11767    none      none      none      none      none      none      none      none      none      none  
dram[4]:      23235     20987     12794     11665     12469     12015    none      none      none      none      none      none      none      none      none      none  
dram[5]:      21034     25610     12610     12442     12056     11840    none      none      none      none      none      none      none      none      none      none  
dram[6]:      21888     21739     12220     11713     12106     11813    none      none      none      none      none      none      none      none      none      none  
dram[7]:      19368     20177     12065     11367     12323     11859    none      none      none      none      none      none      none      none      none      none  
dram[8]:      19939     18899     12599     12192     12066     11900    none      none      none      none      none      none      none      none      none      none  
dram[9]:      23318     22832     12460     11578     12438     12248    none      none      none      none      none      none      none      none      none      none  
dram[10]:      22323     18947     12336     11711     12553     11895    none      none      none      none      none      none      none      none      none      none  
dram[11]:      20657     21626     12372     11544     11933     12048    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     20526     12224     12227     12334     12258    none      none      none      none      none      none      none      none      none      none  
dram[13]:      21515     21764     12203     11954     12008     11706    none      none      none      none      none      none      none      none      none      none  
dram[14]:      24054     22928     12779     12502     12240     12177    none      none      none      none      none      none      none      none      none      none  
dram[15]:      20683     21016     12138     12733     12234     11915    none      none      none      none      none      none      none      none      none      none  
dram[16]:      22355     22420     12443     12294     12356     11900    none      none      none      none      none      none      none      none      none      none  
dram[17]:      21198     21960     12322     12626     12280     11944    none      none      none      none      none      none      none      none      none      none  
dram[18]:      20689     22406     12235     12288     12017     11983    none      none      none      none      none      none      none      none      none      none  
dram[19]:      22375     21872     12789     12172     12267     11950    none      none      none      none      none      none      none      none      none      none  
dram[20]:      21660     23373     12469     12066     11000     12079    none      none      none      none      none      none      none      none      none      none  
dram[21]:      20797     20601     12573     12767     11993     11758    none      none      none      none      none      none      none      none      none      none  
dram[22]:      20529     19941     12295     12150     11510     11570    none      none      none      none      none      none      none      none      none      none  
dram[23]:      21974     25706     12059     12298     11439     12224    none      none      none      none      none      none      none      none      none      none  
dram[24]:      20291     23229     12249     13162     11854     11823    none      none      none      none      none      none      none      none      none      none  
dram[25]:      21290     22334     12341     12449     12079     12170    none      none      none      none      none      none      none      none      none      none  
dram[26]:      20582     22725     12378     12973     11994     12412    none      none      none      none      none      none      none      none      none      none  
dram[27]:      21370     22252     12338     12815     11890     11723    none      none      none      none      none      none      none      none      none      none  
dram[28]:      22788     19804     12344     12737     11962     12230    none      none      none      none      none      none      none      none      none      none  
dram[29]:      21310     20556     12116     12481     11757     11985    none      none      none      none      none      none      none      none      none      none  
dram[30]:      22214     23713     12901     12563     12219     12291    none      none      none      none      none      none      none      none      none      none  
dram[31]:      22418     19436     12309     12931     11766     12318    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       672       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       693       675       684         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59836 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=420 dram_eff=0.419
bk0: 3a 60006i bk1: 3a 60006i bk2: 41a 59993i bk3: 49a 59981i bk4: 40a 59969i bk5: 40a 59953i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.002932 
total_CMD = 60018 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 59770 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59836 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00681462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59840 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002866
n_activity=368 dram_eff=0.4674
bk0: 1a 60006i bk1: 3a 60006i bk2: 40a 59987i bk3: 48a 59974i bk4: 40a 59958i bk5: 40a 59955i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.002866 
total_CMD = 60018 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 59781 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59840 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002866 
Either_Row_CoL_Bus_Util = 0.002966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0059982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59837 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002916
n_activity=403 dram_eff=0.4342
bk0: 3a 60005i bk1: 3a 60005i bk2: 40a 59985i bk3: 49a 59966i bk4: 40a 59976i bk5: 40a 59965i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.002916 
total_CMD = 60018 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 59773 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59837 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002916 
Either_Row_CoL_Bus_Util = 0.003016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0101636
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59837 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=384 dram_eff=0.4583
bk0: 2a 60006i bk1: 3a 60006i bk2: 43a 59993i bk3: 48a 59975i bk4: 40a 59960i bk5: 40a 59954i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.002932 
total_CMD = 60018 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 59776 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59837 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003016 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005525 
queue_avg = 0.007781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.007781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59839 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=337 dram_eff=0.5163
bk0: 1a 60006i bk1: 4a 60005i bk2: 41a 59985i bk3: 48a 59971i bk4: 40a 59982i bk5: 40a 59943i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.002899 
total_CMD = 60018 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 59780 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59839 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002899 
Either_Row_CoL_Bus_Util = 0.002982 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005587 
queue_avg = 0.005832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00583158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59837 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002916
n_activity=346 dram_eff=0.5058
bk0: 2a 60005i bk1: 1a 60006i bk2: 42a 59997i bk3: 50a 59981i bk4: 40a 59979i bk5: 40a 59962i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.002916 
total_CMD = 60018 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 59781 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59837 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002916 
Either_Row_CoL_Bus_Util = 0.003016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00613149
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59838 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=346 dram_eff=0.5029
bk0: 2a 60005i bk1: 2a 60006i bk2: 41a 59985i bk3: 49a 59968i bk4: 40a 59978i bk5: 40a 59950i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.002899 
total_CMD = 60018 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 59788 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59838 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002899 
Either_Row_CoL_Bus_Util = 0.002999 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00619814
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59839 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002916
n_activity=359 dram_eff=0.4875
bk0: 5a 60005i bk1: 2a 60005i bk2: 40a 59993i bk3: 48a 59980i bk4: 40a 59971i bk5: 40a 59945i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.002916 
total_CMD = 60018 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 59769 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59839 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002916 
Either_Row_CoL_Bus_Util = 0.002982 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.011173 
queue_avg = 0.004149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00414876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59838 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002916
n_activity=465 dram_eff=0.3763
bk0: 4a 60005i bk1: 1a 60006i bk2: 41a 59995i bk3: 49a 59986i bk4: 40a 59987i bk5: 40a 59976i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.002916 
total_CMD = 60018 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 59777 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59838 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002916 
Either_Row_CoL_Bus_Util = 0.002999 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005556 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00189943
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59837 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002916
n_activity=414 dram_eff=0.4227
bk0: 1a 60006i bk1: 4a 60006i bk2: 42a 59989i bk3: 48a 59975i bk4: 40a 59972i bk5: 40a 59947i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.002916 
total_CMD = 60018 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 59774 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59837 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002916 
Either_Row_CoL_Bus_Util = 0.003016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00481522
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59838 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=424 dram_eff=0.4104
bk0: 4a 60003i bk1: 1a 60006i bk2: 40a 59991i bk3: 49a 59986i bk4: 40a 59972i bk5: 40a 59958i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.002899 
total_CMD = 60018 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 59774 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59838 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002899 
Either_Row_CoL_Bus_Util = 0.002999 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00479856
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59839 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002882
n_activity=444 dram_eff=0.3896
bk0: 1a 60006i bk1: 4a 60004i bk2: 40a 59989i bk3: 48a 59989i bk4: 40a 59985i bk5: 40a 59985i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.002882 
total_CMD = 60018 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 59769 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59839 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002882 
Either_Row_CoL_Bus_Util = 0.002982 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00244927
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59848 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002733
n_activity=362 dram_eff=0.453
bk0: 1a 60006i bk1: 2a 60006i bk2: 41a 59992i bk3: 40a 59984i bk4: 40a 59976i bk5: 40a 59948i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.002733 
total_CMD = 60018 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 59790 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59848 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002733 
Either_Row_CoL_Bus_Util = 0.002832 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00746443
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59845 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002782
n_activity=303 dram_eff=0.5512
bk0: 4a 60004i bk1: 2a 60005i bk2: 41a 59989i bk3: 40a 59988i bk4: 40a 59977i bk5: 40a 59950i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.002782 
total_CMD = 60018 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 59794 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59845 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002782 
Either_Row_CoL_Bus_Util = 0.002882 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00438202
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59843 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002816
n_activity=375 dram_eff=0.4507
bk0: 2a 60005i bk1: 4a 60005i bk2: 42a 59988i bk3: 41a 59990i bk4: 40a 59971i bk5: 40a 59952i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.002816 
total_CMD = 60018 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 59775 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59843 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002816 
Either_Row_CoL_Bus_Util = 0.002916 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0062148
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59848 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002749
n_activity=370 dram_eff=0.4459
bk0: 2a 60006i bk1: 1a 60006i bk2: 40a 59986i bk3: 42a 59983i bk4: 40a 59971i bk5: 40a 59945i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.002749 
total_CMD = 60018 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 59778 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59848 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002749 
Either_Row_CoL_Bus_Util = 0.002832 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005882 
queue_avg = 0.004849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00484855
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59839 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=391 dram_eff=0.445
bk0: 3a 60006i bk1: 2a 60006i bk2: 41a 59995i bk3: 48a 59981i bk4: 40a 59984i bk5: 40a 59958i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.002899 
total_CMD = 60018 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 59770 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59839 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002899 
Either_Row_CoL_Bus_Util = 0.002982 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005587 
queue_avg = 0.005165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00516512
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59837 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=339 dram_eff=0.5192
bk0: 3a 60006i bk1: 3a 60006i bk2: 40a 59986i bk3: 50a 59980i bk4: 40a 59980i bk5: 40a 59941i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.002932 
total_CMD = 60018 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 59783 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59837 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003016 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005525 
queue_avg = 0.005682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00568163
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59839 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002899
n_activity=293 dram_eff=0.5939
bk0: 3a 60006i bk1: 2a 60005i bk2: 40a 59993i bk3: 49a 59969i bk4: 40a 59967i bk5: 40a 59953i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.002899 
total_CMD = 60018 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 59795 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59839 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002899 
Either_Row_CoL_Bus_Util = 0.002982 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005587 
queue_avg = 0.004499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00449865
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59835 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002949
n_activity=392 dram_eff=0.4515
bk0: 3a 60006i bk1: 3a 60005i bk2: 43a 59992i bk3: 48a 59984i bk4: 40a 59971i bk5: 40a 59928i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.002949 
total_CMD = 60018 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 59780 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59835 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002949 
Either_Row_CoL_Bus_Util = 0.003049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0167283
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59828 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003066
n_activity=446 dram_eff=0.4126
bk0: 2a 60005i bk1: 5a 60006i bk2: 41a 59985i bk3: 48a 59976i bk4: 48a 59971i bk5: 40a 59956i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.003066 
total_CMD = 60018 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 59756 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59828 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003066 
Either_Row_CoL_Bus_Util = 0.003166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00479856
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59834 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002966
n_activity=384 dram_eff=0.4635
bk0: 2a 60004i bk1: 2a 60006i bk2: 42a 59992i bk3: 50a 59975i bk4: 42a 59969i bk5: 40a 59944i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.002966 
total_CMD = 60018 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 59780 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59834 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002966 
Either_Row_CoL_Bus_Util = 0.003066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00649805
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59832 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002999
n_activity=413 dram_eff=0.4358
bk0: 1a 60006i bk1: 2a 60006i bk2: 41a 59996i bk3: 48a 59977i bk4: 48a 59963i bk5: 40a 59930i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.002999 
total_CMD = 60018 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 59767 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59832 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.002999 
Either_Row_CoL_Bus_Util = 0.003099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00784765
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59831 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003016
n_activity=394 dram_eff=0.4594
bk0: 4a 60005i bk1: 1a 60006i bk2: 40a 59997i bk3: 48a 59980i bk4: 48a 59962i bk5: 40a 59934i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.003016 
total_CMD = 60018 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 59772 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59831 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003016 
Either_Row_CoL_Bus_Util = 0.003116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0107634
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59833 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003016
n_activity=349 dram_eff=0.5186
bk0: 2a 60006i bk1: 1a 60005i bk2: 41a 59990i bk3: 49a 59973i bk4: 48a 59967i bk5: 40a 59935i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.003016 
total_CMD = 60018 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 59781 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59833 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003016 
Either_Row_CoL_Bus_Util = 0.003082 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.010811 
queue_avg = 0.008514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00851411
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59829 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003049
n_activity=365 dram_eff=0.5014
bk0: 2a 60006i bk1: 4a 60004i bk2: 41a 59996i bk3: 48a 59979i bk4: 48a 59976i bk5: 40a 59930i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.003049 
total_CMD = 60018 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 59761 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59829 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003049 
Either_Row_CoL_Bus_Util = 0.003149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00948049
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59831 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003016
n_activity=341 dram_eff=0.5308
bk0: 2a 60006i bk1: 1a 60006i bk2: 41a 59993i bk3: 49a 59978i bk4: 48a 59964i bk5: 40a 59954i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.003016 
total_CMD = 60018 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 59768 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59831 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003016 
Either_Row_CoL_Bus_Util = 0.003116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00586491
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59830 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003032
n_activity=383 dram_eff=0.4752
bk0: 2a 60004i bk1: 4a 60005i bk2: 40a 59990i bk3: 48a 59973i bk4: 48a 59964i bk5: 40a 59966i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.003032 
total_CMD = 60018 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 59768 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59830 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003032 
Either_Row_CoL_Bus_Util = 0.003132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0042154
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59831 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003016
n_activity=367 dram_eff=0.4932
bk0: 1a 60006i bk1: 2a 60004i bk2: 41a 59985i bk3: 49a 59982i bk4: 48a 59974i bk5: 40a 59943i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.003016 
total_CMD = 60018 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 59763 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59831 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003016 
Either_Row_CoL_Bus_Util = 0.003116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00973041
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59830 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003032
n_activity=329 dram_eff=0.5532
bk0: 4a 60002i bk1: 1a 60004i bk2: 41a 59993i bk3: 48a 59980i bk4: 48a 59966i bk5: 40a 59940i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.003032 
total_CMD = 60018 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 59790 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59830 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003032 
Either_Row_CoL_Bus_Util = 0.003132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00964711
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59826 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003116
n_activity=398 dram_eff=0.4698
bk0: 4a 60005i bk1: 5a 60003i bk2: 42a 59984i bk3: 48a 59979i bk4: 48a 59960i bk5: 40a 59946i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.003116 
total_CMD = 60018 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 59756 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59826 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003116 
Either_Row_CoL_Bus_Util = 0.003199 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005208 
queue_avg = 0.015679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0156786
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60018 n_nop=59832 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003016
n_activity=396 dram_eff=0.4571
bk0: 1a 60006i bk1: 2a 60006i bk2: 40a 59978i bk3: 50a 59978i bk4: 48a 59968i bk5: 40a 59962i bk6: 0a 60018i bk7: 0a 60018i bk8: 0a 60018i bk9: 0a 60018i bk10: 0a 60018i bk11: 0a 60018i bk12: 0a 60018i bk13: 0a 60018i bk14: 0a 60018i bk15: 0a 60018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.003016 
total_CMD = 60018 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 59764 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60018 
n_nop = 59832 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.003016 
Either_Row_CoL_Bus_Util = 0.003099 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005376 
queue_avg = 0.006148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00614816

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3152, Miss = 88, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 3465, Miss = 96, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 2989, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 3281, Miss = 92, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 3003, Miss = 86, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 3400, Miss = 96, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 3251, Miss = 90, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 3314, Miss = 94, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 3193, Miss = 92, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 3421, Miss = 96, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 2982, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 3348, Miss = 96, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 3017, Miss = 86, Miss_rate = 0.029, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 3355, Miss = 96, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 3116, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 3171, Miss = 94, Miss_rate = 0.030, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 3145, Miss = 88, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 3223, Miss = 94, Miss_rate = 0.029, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 3102, Miss = 92, Miss_rate = 0.030, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 3093, Miss = 92, Miss_rate = 0.030, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 2960, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 2982, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 3166, Miss = 88, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 3081, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 3166, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 3244, Miss = 90, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 2982, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 3081, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 3067, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 3358, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 3158, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 3443, Miss = 96, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 3066, Miss = 86, Miss_rate = 0.028, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 3351, Miss = 94, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 3251, Miss = 90, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 3450, Miss = 96, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 3580, Miss = 104, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 3557, Miss = 100, Miss_rate = 0.028, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 2982, Miss = 84, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 3477, Miss = 100, Miss_rate = 0.029, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 3410, Miss = 100, Miss_rate = 0.029, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 3081, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 3654, Miss = 100, Miss_rate = 0.027, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 3681, Miss = 102, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 3634, Miss = 100, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 3746, Miss = 102, Miss_rate = 0.027, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 3074, Miss = 86, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 3617, Miss = 100, Miss_rate = 0.028, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 3159, Miss = 88, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 3617, Miss = 100, Miss_rate = 0.028, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 3251, Miss = 90, Miss_rate = 0.028, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 3912, Miss = 108, Miss_rate = 0.028, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 2968, Miss = 84, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 3681, Miss = 102, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 207988
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0281
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 143345
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=207988
icnt_total_pkts_simt_to_mem=207988
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 207988
Req_Network_cycles = 79930
Req_Network_injected_packets_per_cycle =       2.6021 
Req_Network_conflicts_per_cycle =       2.3123
Req_Network_conflicts_per_cycle_util =      23.2249
Req_Bank_Level_Parallism =      26.1357
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.6640
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0460

Reply_Network_injected_packets_num = 207988
Reply_Network_cycles = 79930
Reply_Network_injected_packets_per_cycle =        2.6021
Reply_Network_conflicts_per_cycle =        2.2296
Reply_Network_conflicts_per_cycle_util =      20.7631
Reply_Bank_Level_Parallism =      24.2326
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3796
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0325
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 36 sec (636 sec)
gpgpu_simulation_rate = 11734 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 9056000x
Processing kernel ./traces/kernel-14.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 14
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-14.traceg
GPGPU-Sim uArch: Shader 548 bind to kernel 14 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x6961ec30, kernel=0x80eb66f0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 556 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ae21bf0, kernel=0x80eb66f0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 564 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c624bb0, kernel=0x80eb66f0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 572 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6de27b70, kernel=0x80eb66f0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 580 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f62ab30, kernel=0x80eb66f0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 588 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x70e2daf0, kernel=0x80eb66f0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 596 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72630ab0, kernel=0x80eb66f0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 604 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73e33a70, kernel=0x80eb66f0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 612 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75636a30, kernel=0x80eb66f0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 620 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76e399f0, kernel=0x80eb66f0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 628 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7863c9b0, kernel=0x80eb66f0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 636 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x79e3f970, kernel=0x80eb66f0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3854310, kernel=0x80eb66f0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50572d0, kernel=0x80eb66f0
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x685a290, kernel=0x80eb66f0
thread block = 1,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x805d250, kernel=0x80eb66f0
thread block = 2,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9860210, kernel=0x80eb66f0
thread block = 3,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb0631d0, kernel=0x80eb66f0
thread block = 4,1,0
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc866190, kernel=0x80eb66f0
thread block = 5,1,0
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe069150, kernel=0x80eb66f0
thread block = 6,1,0
GPGPU-Sim uArch: Shader 69 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf86c110, kernel=0x80eb66f0
thread block = 7,1,0
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1106f0d0, kernel=0x80eb66f0
thread block = 8,1,0
GPGPU-Sim uArch: Shader 85 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12872090, kernel=0x80eb66f0
thread block = 9,1,0
GPGPU-Sim uArch: Shader 93 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14075050, kernel=0x80eb66f0
thread block = 10,1,0
GPGPU-Sim uArch: Shader 101 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15878010, kernel=0x80eb66f0
thread block = 11,1,0
GPGPU-Sim uArch: Shader 109 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1707afd0, kernel=0x80eb66f0
thread block = 12,1,0
GPGPU-Sim uArch: Shader 117 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1887df90, kernel=0x80eb66f0
thread block = 0,2,0
GPGPU-Sim uArch: Shader 125 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a080f50, kernel=0x80eb66f0
thread block = 1,2,0
GPGPU-Sim uArch: Shader 133 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b883f10, kernel=0x80eb66f0
thread block = 2,2,0
GPGPU-Sim uArch: Shader 141 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d086ed0, kernel=0x80eb66f0
thread block = 3,2,0
GPGPU-Sim uArch: Shader 149 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e889e90, kernel=0x80eb66f0
thread block = 4,2,0
GPGPU-Sim uArch: Shader 157 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2008ce50, kernel=0x80eb66f0
thread block = 5,2,0
GPGPU-Sim uArch: Shader 165 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2188fe10, kernel=0x80eb66f0
thread block = 6,2,0
GPGPU-Sim uArch: Shader 173 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23092dd0, kernel=0x80eb66f0
thread block = 7,2,0
GPGPU-Sim uArch: Shader 181 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24895d90, kernel=0x80eb66f0
thread block = 8,2,0
GPGPU-Sim uArch: Shader 189 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26098d50, kernel=0x80eb66f0
thread block = 9,2,0
GPGPU-Sim uArch: Shader 197 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2789bd10, kernel=0x80eb66f0
thread block = 10,2,0
GPGPU-Sim uArch: Shader 205 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2909ecd0, kernel=0x80eb66f0
thread block = 11,2,0
GPGPU-Sim uArch: Shader 213 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2a8a1c90, kernel=0x80eb66f0
thread block = 12,2,0
GPGPU-Sim uArch: Shader 221 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c0a4c50, kernel=0x80eb66f0
thread block = 0,3,0
GPGPU-Sim uArch: Shader 229 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2d8a7c10, kernel=0x80eb66f0
thread block = 1,3,0
GPGPU-Sim uArch: Shader 237 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f0aabd0, kernel=0x80eb66f0
thread block = 2,3,0
GPGPU-Sim uArch: Shader 245 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x308adb90, kernel=0x80eb66f0
thread block = 3,3,0
GPGPU-Sim uArch: Shader 253 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x320b0b50, kernel=0x80eb66f0
thread block = 4,3,0
GPGPU-Sim uArch: Shader 261 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x338b3b10, kernel=0x80eb66f0
thread block = 5,3,0
GPGPU-Sim uArch: Shader 269 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x350b6ad0, kernel=0x80eb66f0
thread block = 6,3,0
GPGPU-Sim uArch: Shader 277 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x368b9a90, kernel=0x80eb66f0
thread block = 7,3,0
GPGPU-Sim uArch: Shader 285 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x380bca50, kernel=0x80eb66f0
thread block = 8,3,0
GPGPU-Sim uArch: Shader 293 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x398bfa10, kernel=0x80eb66f0
thread block = 9,3,0
GPGPU-Sim uArch: Shader 301 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b0c29d0, kernel=0x80eb66f0
thread block = 10,3,0
GPGPU-Sim uArch: Shader 309 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3c8c5990, kernel=0x80eb66f0
thread block = 11,3,0
GPGPU-Sim uArch: Shader 317 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e0c8950, kernel=0x80eb66f0
thread block = 12,3,0
GPGPU-Sim uArch: Shader 325 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3f8cb910, kernel=0x80eb66f0
thread block = 0,4,0
GPGPU-Sim uArch: Shader 333 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x410ce8d0, kernel=0x80eb66f0
thread block = 1,4,0
GPGPU-Sim uArch: Shader 341 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x428d1890, kernel=0x80eb66f0
thread block = 2,4,0
GPGPU-Sim uArch: Shader 349 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x440d4850, kernel=0x80eb66f0
thread block = 3,4,0
GPGPU-Sim uArch: Shader 357 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x458d7810, kernel=0x80eb66f0
thread block = 4,4,0
GPGPU-Sim uArch: Shader 365 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x470da7d0, kernel=0x80eb66f0
thread block = 5,4,0
GPGPU-Sim uArch: Shader 373 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x488dd790, kernel=0x80eb66f0
thread block = 6,4,0
GPGPU-Sim uArch: Shader 381 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a0e0750, kernel=0x80eb66f0
thread block = 7,4,0
GPGPU-Sim uArch: Shader 389 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4b8e3710, kernel=0x80eb66f0
thread block = 8,4,0
GPGPU-Sim uArch: Shader 397 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d0e66d0, kernel=0x80eb66f0
thread block = 9,4,0
GPGPU-Sim uArch: Shader 405 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4e8e9690, kernel=0x80eb66f0
thread block = 10,4,0
GPGPU-Sim uArch: Shader 413 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x500ec650, kernel=0x80eb66f0
thread block = 11,4,0
GPGPU-Sim uArch: Shader 421 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x518ef610, kernel=0x80eb66f0
thread block = 12,4,0
GPGPU-Sim uArch: Shader 429 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x530f25d0, kernel=0x80eb66f0
thread block = 0,5,0
GPGPU-Sim uArch: Shader 437 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x548f5590, kernel=0x80eb66f0
thread block = 1,5,0
GPGPU-Sim uArch: Shader 445 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x560f8550, kernel=0x80eb66f0
thread block = 2,5,0
GPGPU-Sim uArch: Shader 453 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x578fb510, kernel=0x80eb66f0
thread block = 3,5,0
GPGPU-Sim uArch: Shader 461 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x590fe4d0, kernel=0x80eb66f0
thread block = 4,5,0
GPGPU-Sim uArch: Shader 469 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a901490, kernel=0x80eb66f0
thread block = 5,5,0
GPGPU-Sim uArch: Shader 477 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c104450, kernel=0x80eb66f0
thread block = 6,5,0
GPGPU-Sim uArch: Shader 485 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d907410, kernel=0x80eb66f0
thread block = 7,5,0
GPGPU-Sim uArch: Shader 493 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f10a3d0, kernel=0x80eb66f0
thread block = 8,5,0
GPGPU-Sim uArch: Shader 501 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6090d390, kernel=0x80eb66f0
thread block = 9,5,0
GPGPU-Sim uArch: Shader 509 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62110350, kernel=0x80eb66f0
thread block = 10,5,0
GPGPU-Sim uArch: Shader 517 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63913310, kernel=0x80eb66f0
thread block = 11,5,0
GPGPU-Sim uArch: Shader 525 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x651162d0, kernel=0x80eb66f0
thread block = 12,5,0
GPGPU-Sim uArch: Shader 533 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66919290, kernel=0x80eb66f0
thread block = 0,6,0
GPGPU-Sim uArch: Shader 541 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6811c250, kernel=0x80eb66f0
thread block = 1,6,0
GPGPU-Sim uArch: Shader 549 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6991f210, kernel=0x80eb66f0
thread block = 2,6,0
GPGPU-Sim uArch: Shader 557 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b1221d0, kernel=0x80eb66f0
thread block = 3,6,0
GPGPU-Sim uArch: Shader 565 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c925190, kernel=0x80eb66f0
thread block = 4,6,0
GPGPU-Sim uArch: Shader 573 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e128150, kernel=0x80eb66f0
thread block = 5,6,0
GPGPU-Sim uArch: Shader 581 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f92b110, kernel=0x80eb66f0
thread block = 6,6,0
GPGPU-Sim uArch: Shader 589 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7112e0d0, kernel=0x80eb66f0
thread block = 7,6,0
GPGPU-Sim uArch: Shader 597 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72931090, kernel=0x80eb66f0
thread block = 8,6,0
GPGPU-Sim uArch: Shader 605 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74134050, kernel=0x80eb66f0
thread block = 9,6,0
GPGPU-Sim uArch: Shader 613 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75937010, kernel=0x80eb66f0
thread block = 10,6,0
GPGPU-Sim uArch: Shader 621 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77139fd0, kernel=0x80eb66f0
thread block = 11,6,0
GPGPU-Sim uArch: Shader 629 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7893cf90, kernel=0x80eb66f0
thread block = 12,6,0
GPGPU-Sim uArch: Shader 637 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a13ff50, kernel=0x80eb66f0
thread block = 0,7,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b548f0, kernel=0x80eb66f0
thread block = 1,7,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53578b0, kernel=0x80eb66f0
thread block = 2,7,0
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b5a870, kernel=0x80eb66f0
thread block = 3,7,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x835d830, kernel=0x80eb66f0
thread block = 4,7,0
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9b607f0, kernel=0x80eb66f0
thread block = 5,7,0
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb3637b0, kernel=0x80eb66f0
thread block = 6,7,0
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xcb66770, kernel=0x80eb66f0
thread block = 7,7,0
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe369730, kernel=0x80eb66f0
thread block = 8,7,0
GPGPU-Sim uArch: Shader 70 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfb6c6f0, kernel=0x80eb66f0
thread block = 9,7,0
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1136f6b0, kernel=0x80eb66f0
thread block = 10,7,0
GPGPU-Sim uArch: Shader 86 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12b72670, kernel=0x80eb66f0
thread block = 11,7,0
GPGPU-Sim uArch: Shader 94 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14375630, kernel=0x80eb66f0
thread block = 12,7,0
GPGPU-Sim uArch: Shader 102 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15b785f0, kernel=0x80eb66f0
thread block = 0,8,0
GPGPU-Sim uArch: Shader 110 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1737b5b0, kernel=0x80eb66f0
thread block = 1,8,0
GPGPU-Sim uArch: Shader 118 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18b7e570, kernel=0x80eb66f0
thread block = 2,8,0
GPGPU-Sim uArch: Shader 126 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a381530, kernel=0x80eb66f0
thread block = 3,8,0
GPGPU-Sim uArch: Shader 134 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1bb844f0, kernel=0x80eb66f0
thread block = 4,8,0
GPGPU-Sim uArch: Shader 142 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d3874b0, kernel=0x80eb66f0
thread block = 5,8,0
GPGPU-Sim uArch: Shader 150 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1eb8a470, kernel=0x80eb66f0
thread block = 6,8,0
GPGPU-Sim uArch: Shader 158 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2038d430, kernel=0x80eb66f0
thread block = 7,8,0
GPGPU-Sim uArch: Shader 166 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21b903f0, kernel=0x80eb66f0
thread block = 8,8,0
GPGPU-Sim uArch: Shader 174 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x233933b0, kernel=0x80eb66f0
thread block = 9,8,0
GPGPU-Sim uArch: Shader 182 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24b96370, kernel=0x80eb66f0
thread block = 10,8,0
GPGPU-Sim uArch: Shader 190 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26399330, kernel=0x80eb66f0
thread block = 11,8,0
GPGPU-Sim uArch: Shader 198 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x27b9c2f0, kernel=0x80eb66f0
thread block = 12,8,0
GPGPU-Sim uArch: Shader 206 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2939f2b0, kernel=0x80eb66f0
thread block = 0,9,0
GPGPU-Sim uArch: Shader 214 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2aba2270, kernel=0x80eb66f0
thread block = 1,9,0
GPGPU-Sim uArch: Shader 222 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c3a5230, kernel=0x80eb66f0
thread block = 2,9,0
GPGPU-Sim uArch: Shader 230 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2dba81f0, kernel=0x80eb66f0
thread block = 3,9,0
GPGPU-Sim uArch: Shader 238 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f3ab1b0, kernel=0x80eb66f0
thread block = 4,9,0
GPGPU-Sim uArch: Shader 246 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30bae170, kernel=0x80eb66f0
thread block = 5,9,0
GPGPU-Sim uArch: Shader 254 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x323b1130, kernel=0x80eb66f0
thread block = 6,9,0
GPGPU-Sim uArch: Shader 262 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33bb40f0, kernel=0x80eb66f0
thread block = 7,9,0
GPGPU-Sim uArch: Shader 270 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x353b70b0, kernel=0x80eb66f0
thread block = 8,9,0
GPGPU-Sim uArch: Shader 278 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36bba070, kernel=0x80eb66f0
thread block = 9,9,0
GPGPU-Sim uArch: Shader 286 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x383bd030, kernel=0x80eb66f0
thread block = 10,9,0
GPGPU-Sim uArch: Shader 294 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x39bbfff0, kernel=0x80eb66f0
thread block = 11,9,0
GPGPU-Sim uArch: Shader 302 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b3c2fb0, kernel=0x80eb66f0
thread block = 12,9,0
GPGPU-Sim uArch: Shader 310 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3cbc5f70, kernel=0x80eb66f0
thread block = 0,10,0
GPGPU-Sim uArch: Shader 318 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e3c8f30, kernel=0x80eb66f0
thread block = 1,10,0
GPGPU-Sim uArch: Shader 326 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fbcbef0, kernel=0x80eb66f0
thread block = 2,10,0
GPGPU-Sim uArch: Shader 334 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x413ceeb0, kernel=0x80eb66f0
thread block = 3,10,0
GPGPU-Sim uArch: Shader 342 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42bd1e70, kernel=0x80eb66f0
thread block = 4,10,0
GPGPU-Sim uArch: Shader 350 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x443d4e30, kernel=0x80eb66f0
thread block = 5,10,0
GPGPU-Sim uArch: Shader 358 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45bd7df0, kernel=0x80eb66f0
thread block = 6,10,0
GPGPU-Sim uArch: Shader 366 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x473dadb0, kernel=0x80eb66f0
thread block = 7,10,0
GPGPU-Sim uArch: Shader 374 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x48bddd70, kernel=0x80eb66f0
thread block = 8,10,0
GPGPU-Sim uArch: Shader 382 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a3e0d30, kernel=0x80eb66f0
thread block = 9,10,0
GPGPU-Sim uArch: Shader 390 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4bbe3cf0, kernel=0x80eb66f0
thread block = 10,10,0
GPGPU-Sim uArch: Shader 398 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d3e6cb0, kernel=0x80eb66f0
thread block = 11,10,0
GPGPU-Sim uArch: Shader 406 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ebe9c70, kernel=0x80eb66f0
thread block = 12,10,0
GPGPU-Sim uArch: Shader 414 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x503ecc30, kernel=0x80eb66f0
thread block = 0,11,0
GPGPU-Sim uArch: Shader 422 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x51befbf0, kernel=0x80eb66f0
thread block = 1,11,0
GPGPU-Sim uArch: Shader 430 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x533f2bb0, kernel=0x80eb66f0
thread block = 2,11,0
GPGPU-Sim uArch: Shader 438 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54bf5b70, kernel=0x80eb66f0
thread block = 3,11,0
GPGPU-Sim uArch: Shader 446 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x563f8b30, kernel=0x80eb66f0
thread block = 4,11,0
GPGPU-Sim uArch: Shader 454 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57bfbaf0, kernel=0x80eb66f0
thread block = 5,11,0
GPGPU-Sim uArch: Shader 462 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x593feab0, kernel=0x80eb66f0
thread block = 6,11,0
GPGPU-Sim uArch: Shader 470 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ac01a70, kernel=0x80eb66f0
thread block = 7,11,0
GPGPU-Sim uArch: Shader 478 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c404a30, kernel=0x80eb66f0
thread block = 8,11,0
GPGPU-Sim uArch: Shader 486 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5dc079f0, kernel=0x80eb66f0
thread block = 9,11,0
GPGPU-Sim uArch: Shader 494 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f40a9b0, kernel=0x80eb66f0
thread block = 10,11,0
GPGPU-Sim uArch: Shader 502 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x60c0d970, kernel=0x80eb66f0
thread block = 11,11,0
GPGPU-Sim uArch: Shader 510 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62410930, kernel=0x80eb66f0
thread block = 12,11,0
GPGPU-Sim uArch: Shader 518 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63c138f0, kernel=0x80eb66f0
thread block = 0,12,0
GPGPU-Sim uArch: Shader 526 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x654168b0, kernel=0x80eb66f0
thread block = 1,12,0
GPGPU-Sim uArch: Shader 534 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66c19870, kernel=0x80eb66f0
thread block = 2,12,0
GPGPU-Sim uArch: Shader 542 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6841c830, kernel=0x80eb66f0
thread block = 3,12,0
GPGPU-Sim uArch: Shader 550 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x69c1f7f0, kernel=0x80eb66f0
thread block = 4,12,0
GPGPU-Sim uArch: Shader 558 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b4227b0, kernel=0x80eb66f0
thread block = 5,12,0
GPGPU-Sim uArch: Shader 566 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6cc25770, kernel=0x80eb66f0
thread block = 6,12,0
GPGPU-Sim uArch: Shader 574 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e428730, kernel=0x80eb66f0
thread block = 7,12,0
GPGPU-Sim uArch: Shader 582 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6fc2b6f0, kernel=0x80eb66f0
thread block = 8,12,0
GPGPU-Sim uArch: Shader 590 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7142e6b0, kernel=0x80eb66f0
thread block = 9,12,0
GPGPU-Sim uArch: Shader 598 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72c31670, kernel=0x80eb66f0
thread block = 10,12,0
GPGPU-Sim uArch: Shader 606 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74434630, kernel=0x80eb66f0
thread block = 11,12,0
GPGPU-Sim uArch: Shader 614 bind to kernel 14 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75c375f0, kernel=0x80eb66f0
thread block = 12,12,0
Destroy streams for kernel 14: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 6399
gpu_sim_insn = 1207799
gpu_ipc =     188.7481
gpu_tot_sim_cycle = 86329
gpu_tot_sim_insn = 8670960
gpu_tot_ipc =     100.4409
gpu_tot_issued_cta = 1197
gpu_occupancy = 10.6116% 
gpu_tot_occupancy = 10.6961% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.8654
partiton_level_parallism_total  =       2.7699
partiton_level_parallism_util =      35.2195
partiton_level_parallism_util_total  =      27.0317
L2_BW  =     176.2460 GB/Sec
L2_BW_total  =     100.3366 GB/Sec
gpu_total_sim_rate=12494

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5822, Miss = 2379, Miss_rate = 0.409, Pending_hits = 2831, Reservation_fails = 1098
	L1D_cache_core[1]: Access = 6045, Miss = 2407, Miss_rate = 0.398, Pending_hits = 2998, Reservation_fails = 1266
	L1D_cache_core[2]: Access = 6011, Miss = 2286, Miss_rate = 0.380, Pending_hits = 3067, Reservation_fails = 1197
	L1D_cache_core[3]: Access = 6299, Miss = 2398, Miss_rate = 0.381, Pending_hits = 3208, Reservation_fails = 1304
	L1D_cache_core[4]: Access = 6067, Miss = 2309, Miss_rate = 0.381, Pending_hits = 3094, Reservation_fails = 1384
	L1D_cache_core[5]: Access = 6299, Miss = 2398, Miss_rate = 0.381, Pending_hits = 3210, Reservation_fails = 1333
	L1D_cache_core[6]: Access = 6115, Miss = 2327, Miss_rate = 0.381, Pending_hits = 3118, Reservation_fails = 1138
	L1D_cache_core[7]: Access = 6299, Miss = 2398, Miss_rate = 0.381, Pending_hits = 3210, Reservation_fails = 1246
	L1D_cache_core[8]: Access = 6171, Miss = 2349, Miss_rate = 0.381, Pending_hits = 3146, Reservation_fails = 1286
	L1D_cache_core[9]: Access = 6266, Miss = 2381, Miss_rate = 0.380, Pending_hits = 3210, Reservation_fails = 1664
	L1D_cache_core[10]: Access = 6186, Miss = 2350, Miss_rate = 0.380, Pending_hits = 3169, Reservation_fails = 1147
	L1D_cache_core[11]: Access = 5966, Miss = 2429, Miss_rate = 0.407, Pending_hits = 2915, Reservation_fails = 1349
	L1D_cache_core[12]: Access = 6009, Miss = 2383, Miss_rate = 0.397, Pending_hits = 2985, Reservation_fails = 1274
	L1D_cache_core[13]: Access = 6019, Miss = 2288, Miss_rate = 0.380, Pending_hits = 3060, Reservation_fails = 1359
	L1D_cache_core[14]: Access = 6328, Miss = 2408, Miss_rate = 0.381, Pending_hits = 3214, Reservation_fails = 1315
	L1D_cache_core[15]: Access = 6044, Miss = 2303, Miss_rate = 0.381, Pending_hits = 3083, Reservation_fails = 1190
	L1D_cache_core[16]: Access = 6332, Miss = 2414, Miss_rate = 0.381, Pending_hits = 3227, Reservation_fails = 1406
	L1D_cache_core[17]: Access = 6100, Miss = 2325, Miss_rate = 0.381, Pending_hits = 3111, Reservation_fails = 1273
	L1D_cache_core[18]: Access = 6332, Miss = 2414, Miss_rate = 0.381, Pending_hits = 3227, Reservation_fails = 1416
	L1D_cache_core[19]: Access = 6148, Miss = 2343, Miss_rate = 0.381, Pending_hits = 3135, Reservation_fails = 1200
	L1D_cache_core[20]: Access = 6283, Miss = 2397, Miss_rate = 0.382, Pending_hits = 3211, Reservation_fails = 1432
	L1D_cache_core[21]: Access = 6159, Miss = 2350, Miss_rate = 0.382, Pending_hits = 3147, Reservation_fails = 1376
	L1D_cache_core[22]: Access = 6118, Miss = 2492, Miss_rate = 0.407, Pending_hits = 2983, Reservation_fails = 1504
	L1D_cache_core[23]: Access = 5959, Miss = 2368, Miss_rate = 0.397, Pending_hits = 2954, Reservation_fails = 1283
	L1D_cache_core[24]: Access = 6105, Miss = 2322, Miss_rate = 0.380, Pending_hits = 3094, Reservation_fails = 1333
	L1D_cache_core[25]: Access = 6189, Miss = 2354, Miss_rate = 0.380, Pending_hits = 3136, Reservation_fails = 1240
	L1D_cache_core[26]: Access = 5914, Miss = 2253, Miss_rate = 0.381, Pending_hits = 3009, Reservation_fails = 1316
	L1D_cache_core[27]: Access = 6226, Miss = 2373, Miss_rate = 0.381, Pending_hits = 3164, Reservation_fails = 1411
	L1D_cache_core[28]: Access = 5962, Miss = 2271, Miss_rate = 0.381, Pending_hits = 3033, Reservation_fails = 1256
	L1D_cache_core[29]: Access = 6250, Miss = 2382, Miss_rate = 0.381, Pending_hits = 3177, Reservation_fails = 1314
	L1D_cache_core[30]: Access = 6018, Miss = 2293, Miss_rate = 0.381, Pending_hits = 3061, Reservation_fails = 1275
	L1D_cache_core[31]: Access = 6168, Miss = 2349, Miss_rate = 0.381, Pending_hits = 3144, Reservation_fails = 1264
	L1D_cache_core[32]: Access = 5993, Miss = 2281, Miss_rate = 0.381, Pending_hits = 3055, Reservation_fails = 1227
	L1D_cache_core[33]: Access = 6085, Miss = 2476, Miss_rate = 0.407, Pending_hits = 2966, Reservation_fails = 1300
	L1D_cache_core[34]: Access = 5908, Miss = 2345, Miss_rate = 0.397, Pending_hits = 2929, Reservation_fails = 1226
	L1D_cache_core[35]: Access = 6306, Miss = 2401, Miss_rate = 0.381, Pending_hits = 3195, Reservation_fails = 1649
	L1D_cache_core[36]: Access = 6173, Miss = 2352, Miss_rate = 0.381, Pending_hits = 3130, Reservation_fails = 1430
	L1D_cache_core[37]: Access = 6115, Miss = 2335, Miss_rate = 0.382, Pending_hits = 3110, Reservation_fails = 1396
	L1D_cache_core[38]: Access = 6203, Miss = 2367, Miss_rate = 0.382, Pending_hits = 3153, Reservation_fails = 1161
	L1D_cache_core[39]: Access = 5947, Miss = 2269, Miss_rate = 0.382, Pending_hits = 3026, Reservation_fails = 1323
	L1D_cache_core[40]: Access = 6259, Miss = 2389, Miss_rate = 0.382, Pending_hits = 3181, Reservation_fails = 1399
	L1D_cache_core[41]: Access = 5995, Miss = 2287, Miss_rate = 0.381, Pending_hits = 3050, Reservation_fails = 1261
	L1D_cache_core[42]: Access = 6185, Miss = 2365, Miss_rate = 0.382, Pending_hits = 3145, Reservation_fails = 1516
	L1D_cache_core[43]: Access = 5973, Miss = 2284, Miss_rate = 0.382, Pending_hits = 3034, Reservation_fails = 1329
	L1D_cache_core[44]: Access = 6069, Miss = 2476, Miss_rate = 0.408, Pending_hits = 2950, Reservation_fails = 1488
	L1D_cache_core[45]: Access = 5850, Miss = 2326, Miss_rate = 0.398, Pending_hits = 2893, Reservation_fails = 1407
	L1D_cache_core[46]: Access = 6224, Miss = 2369, Miss_rate = 0.381, Pending_hits = 3131, Reservation_fails = 1561
	L1D_cache_core[47]: Access = 6034, Miss = 2298, Miss_rate = 0.381, Pending_hits = 3051, Reservation_fails = 1223
	L1D_cache_core[48]: Access = 6201, Miss = 2366, Miss_rate = 0.382, Pending_hits = 3144, Reservation_fails = 1255
	L1D_cache_core[49]: Access = 6073, Miss = 2317, Miss_rate = 0.382, Pending_hits = 3080, Reservation_fails = 1132
	L1D_cache_core[50]: Access = 6033, Miss = 2303, Miss_rate = 0.382, Pending_hits = 3060, Reservation_fails = 1219
	L1D_cache_core[51]: Access = 6121, Miss = 2335, Miss_rate = 0.381, Pending_hits = 3088, Reservation_fails = 1113
	L1D_cache_core[52]: Access = 5865, Miss = 2237, Miss_rate = 0.381, Pending_hits = 2976, Reservation_fails = 1166
	L1D_cache_core[53]: Access = 6046, Miss = 2308, Miss_rate = 0.382, Pending_hits = 3065, Reservation_fails = 1151
	L1D_cache_core[54]: Access = 5812, Miss = 2216, Miss_rate = 0.381, Pending_hits = 2949, Reservation_fails = 1002
	L1D_cache_core[55]: Access = 6036, Miss = 2460, Miss_rate = 0.408, Pending_hits = 2933, Reservation_fails = 1311
	L1D_cache_core[56]: Access = 5807, Miss = 2307, Miss_rate = 0.397, Pending_hits = 2872, Reservation_fails = 1274
	L1D_cache_core[57]: Access = 6257, Miss = 2385, Miss_rate = 0.381, Pending_hits = 3162, Reservation_fails = 1418
	L1D_cache_core[58]: Access = 6018, Miss = 2296, Miss_rate = 0.382, Pending_hits = 3045, Reservation_fails = 1298
	L1D_cache_core[59]: Access = 6234, Miss = 2382, Miss_rate = 0.382, Pending_hits = 3152, Reservation_fails = 1536
	L1D_cache_core[60]: Access = 6050, Miss = 2311, Miss_rate = 0.382, Pending_hits = 3069, Reservation_fails = 1278
	L1D_cache_core[61]: Access = 6234, Miss = 2382, Miss_rate = 0.382, Pending_hits = 3161, Reservation_fails = 1198
	L1D_cache_core[62]: Access = 6106, Miss = 2333, Miss_rate = 0.382, Pending_hits = 3097, Reservation_fails = 1335
	L1D_cache_core[63]: Access = 6066, Miss = 2319, Miss_rate = 0.382, Pending_hits = 3077, Reservation_fails = 1272
	L1D_cache_core[64]: Access = 6007, Miss = 2302, Miss_rate = 0.383, Pending_hits = 3038, Reservation_fails = 1193
	L1D_cache_core[65]: Access = 5799, Miss = 2222, Miss_rate = 0.383, Pending_hits = 2935, Reservation_fails = 1306
	L1D_cache_core[66]: Access = 5996, Miss = 2451, Miss_rate = 0.409, Pending_hits = 2904, Reservation_fails = 1337
	L1D_cache_core[67]: Access = 5741, Miss = 2284, Miss_rate = 0.398, Pending_hits = 2832, Reservation_fails = 1244
	L1D_cache_core[68]: Access = 6175, Miss = 2353, Miss_rate = 0.381, Pending_hits = 3098, Reservation_fails = 1262
	L1D_cache_core[69]: Access = 5879, Miss = 2242, Miss_rate = 0.381, Pending_hits = 2967, Reservation_fails = 1094
	L1D_cache_core[70]: Access = 6152, Miss = 2350, Miss_rate = 0.382, Pending_hits = 3109, Reservation_fails = 1253
	L1D_cache_core[71]: Access = 5920, Miss = 2261, Miss_rate = 0.382, Pending_hits = 2995, Reservation_fails = 1096
	L1D_cache_core[72]: Access = 6152, Miss = 2350, Miss_rate = 0.382, Pending_hits = 3111, Reservation_fails = 1295
	L1D_cache_core[73]: Access = 5968, Miss = 2279, Miss_rate = 0.382, Pending_hits = 3019, Reservation_fails = 1159
	L1D_cache_core[74]: Access = 6152, Miss = 2350, Miss_rate = 0.382, Pending_hits = 3111, Reservation_fails = 1143
	L1D_cache_core[75]: Access = 6024, Miss = 2301, Miss_rate = 0.382, Pending_hits = 3047, Reservation_fails = 1332
	L1D_cache_core[76]: Access = 6047, Miss = 2308, Miss_rate = 0.382, Pending_hits = 3062, Reservation_fails = 1479
	L1D_cache_core[77]: Access = 5827, Miss = 2221, Miss_rate = 0.381, Pending_hits = 2955, Reservation_fails = 1215
	L1D_cache_core[78]: Access = 5739, Miss = 2189, Miss_rate = 0.381, Pending_hits = 2912, Reservation_fails = 1317
	L1D_cache_core[79]: Access = 5883, Miss = 2243, Miss_rate = 0.381, Pending_hits = 2980, Reservation_fails = 1325
	L1D_total_cache_accesses = 485948
	L1D_total_cache_misses = 187076
	L1D_total_cache_miss_rate = 0.3850
	L1D_total_cache_pending_hits = 245335
	L1D_total_cache_reservation_fails = 103753
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 245335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 245335
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 96165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 567599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163684

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7588
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 96165
ctas_completed 1197, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 9741568
gpgpu_n_tot_w_icount = 304424
gpgpu_n_stall_shd_mem = 216804
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75438
gpgpu_n_mem_write_global = 163684
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 885444
gpgpu_n_store_insn = 295624
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 203454
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187294	W0_Idle:2434237	W0_Scoreboard:2767253	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:104	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:1536	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2256	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:257915
single_issue_nums: WS0:77342	WS1:76224	WS2:75808	WS3:75050	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 603504 {8:75438,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6547360 {40:163684,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3017520 {40:75438,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1309472 {8:163684,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 332 
avg_icnt2mem_latency = 152 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69592 	155079 	14430 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14156 	40064 	57306 	92274 	35280 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	71261 	58484 	53832 	39230 	14647 	1668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	21 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24892     25065     14238     13662     14022     13534    none      none      none      none      none      none      none      none      none      none  
dram[1]:      23395     23568     14013     13781     13656     13482    none      none      none      none      none      none      none      none      none      none  
dram[2]:      18276     24466     13797     13501     13562     13752    none      none      none      none      none      none      none      none      none      none  
dram[3]:      23593     25300     14766     13492     14000     13311    none      none      none      none      none      none      none      none      none      none  
dram[4]:      25772     23849     14564     13075     14219     13675    none      none      none      none      none      none      none      none      none      none  
dram[5]:      24068     28997     14403     13962     13743     13434    none      none      none      none      none      none      none      none      none      none  
dram[6]:      25102     24937     13939     13156     13830     13378    none      none      none      none      none      none      none      none      none      none  
dram[7]:      21681     22941     13807     12740     13996     13571    none      none      none      none      none      none      none      none      none      none  
dram[8]:      22316     21710     14352     13729     13670     13432    none      none      none      none      none      none      none      none      none      none  
dram[9]:      26496     25788     14229     12928     14192     13845    none      none      none      none      none      none      none      none      none      none  
dram[10]:      25360     21820     14095     13107     14256     13499    none      none      none      none      none      none      none      none      none      none  
dram[11]:      23730     24513     14046     12964     13615     13650    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     23531     13915     13916     14062     13902    none      none      none      none      none      none      none      none      none      none  
dram[13]:      24433     24379     13997     13720     13678     13304    none      none      none      none      none      none      none      none      none      none  
dram[14]:      27084     25836     14507     14264     13967     13773    none      none      none      none      none      none      none      none      none      none  
dram[15]:      23547     24330     13817     14573     13843     13509    none      none      none      none      none      none      none      none      none      none  
dram[16]:      25129     25633     14175     13968     14104     13569    none      none      none      none      none      none      none      none      none      none  
dram[17]:      23191     24836     14037     14410     13947     13583    none      none      none      none      none      none      none      none      none      none  
dram[18]:      22562     25627     13989     14039     13601     13630    none      none      none      none      none      none      none      none      none      none  
dram[19]:      25348     24910     14613     13930     14033     13601    none      none      none      none      none      none      none      none      none      none  
dram[20]:      24970     26350     14207     14283     12527     13760    none      none      none      none      none      none      none      none      none      none  
dram[21]:      23645     23336     14323     14573     13625     13423    none      none      none      none      none      none      none      none      none      none  
dram[22]:      23184     22861     14030     14613     13232     13186    none      none      none      none      none      none      none      none      none      none  
dram[23]:      25092     28240     13779     14734     12990     13964    none      none      none      none      none      none      none      none      none      none  
dram[24]:      23045     25770     14089     14665     13455     13464    none      none      none      none      none      none      none      none      none      none  
dram[25]:      24553     25259     13986     14275     13750     13832    none      none      none      none      none      none      none      none      none      none  
dram[26]:      23374     25323     14124     14437     13627     14103    none      none      none      none      none      none      none      none      none      none  
dram[27]:      24424     25069     14013     14210     13556     13368    none      none      none      none      none      none      none      none      none      none  
dram[28]:      25768     22561     13993     14220     13607     13935    none      none      none      none      none      none      none      none      none      none  
dram[29]:      24424     23568     13937     13880     13395     13612    none      none      none      none      none      none      none      none      none      none  
dram[30]:      25224     26983     14676     14018     13896     14063    none      none      none      none      none      none      none      none      none      none  
dram[31]:      25037     22196     14021     14475     13339     13944    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       672       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       693       675       684         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64641 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002715
n_activity=420 dram_eff=0.419
bk0: 3a 64811i bk1: 3a 64811i bk2: 41a 64798i bk3: 49a 64786i bk4: 40a 64774i bk5: 40a 64758i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.002715 
total_CMD = 64823 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 64575 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64641 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002715 
Either_Row_CoL_Bus_Util = 0.002808 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00630949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64645 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002653
n_activity=368 dram_eff=0.4674
bk0: 1a 64811i bk1: 3a 64811i bk2: 40a 64792i bk3: 48a 64779i bk4: 40a 64763i bk5: 40a 64760i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.002653 
total_CMD = 64823 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 64586 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64645 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002653 
Either_Row_CoL_Bus_Util = 0.002746 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00555358
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64642 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0027
n_activity=403 dram_eff=0.4342
bk0: 3a 64810i bk1: 3a 64810i bk2: 40a 64790i bk3: 49a 64771i bk4: 40a 64781i bk5: 40a 64770i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.002700 
total_CMD = 64823 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 64578 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64642 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002700 
Either_Row_CoL_Bus_Util = 0.002792 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00941024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64642 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002715
n_activity=384 dram_eff=0.4583
bk0: 2a 64811i bk1: 3a 64811i bk2: 43a 64798i bk3: 48a 64780i bk4: 40a 64765i bk5: 40a 64759i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.002715 
total_CMD = 64823 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 64581 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64642 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002715 
Either_Row_CoL_Bus_Util = 0.002792 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005525 
queue_avg = 0.007204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00720423
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64644 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002684
n_activity=337 dram_eff=0.5163
bk0: 1a 64811i bk1: 4a 64810i bk2: 41a 64790i bk3: 48a 64776i bk4: 40a 64787i bk5: 40a 64748i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.002684 
total_CMD = 64823 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 64585 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64644 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002684 
Either_Row_CoL_Bus_Util = 0.002761 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005587 
queue_avg = 0.005399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00539932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64642 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0027
n_activity=346 dram_eff=0.5058
bk0: 2a 64810i bk1: 1a 64811i bk2: 42a 64802i bk3: 50a 64786i bk4: 40a 64784i bk5: 40a 64767i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.002700 
total_CMD = 64823 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 64586 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64642 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002700 
Either_Row_CoL_Bus_Util = 0.002792 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.005677
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64643 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002684
n_activity=346 dram_eff=0.5029
bk0: 2a 64810i bk1: 2a 64811i bk2: 41a 64790i bk3: 49a 64773i bk4: 40a 64783i bk5: 40a 64755i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.002684 
total_CMD = 64823 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 64593 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64643 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002684 
Either_Row_CoL_Bus_Util = 0.002777 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0057387
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64644 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0027
n_activity=359 dram_eff=0.4875
bk0: 5a 64810i bk1: 2a 64810i bk2: 40a 64798i bk3: 48a 64785i bk4: 40a 64776i bk5: 40a 64750i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.002700 
total_CMD = 64823 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 64574 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64644 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002700 
Either_Row_CoL_Bus_Util = 0.002761 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.011173 
queue_avg = 0.003841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00384123
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64643 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0027
n_activity=465 dram_eff=0.3763
bk0: 4a 64810i bk1: 1a 64811i bk2: 41a 64800i bk3: 49a 64791i bk4: 40a 64792i bk5: 40a 64781i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.002700 
total_CMD = 64823 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 64582 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64643 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002700 
Either_Row_CoL_Bus_Util = 0.002777 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005556 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00175864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64642 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0027
n_activity=414 dram_eff=0.4227
bk0: 1a 64811i bk1: 4a 64811i bk2: 42a 64794i bk3: 48a 64780i bk4: 40a 64777i bk5: 40a 64752i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.002700 
total_CMD = 64823 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64642 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002700 
Either_Row_CoL_Bus_Util = 0.002792 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00445829
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64643 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002684
n_activity=424 dram_eff=0.4104
bk0: 4a 64808i bk1: 1a 64811i bk2: 40a 64796i bk3: 49a 64791i bk4: 40a 64777i bk5: 40a 64763i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.002684 
total_CMD = 64823 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 64579 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64643 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002684 
Either_Row_CoL_Bus_Util = 0.002777 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00444287
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64644 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002669
n_activity=444 dram_eff=0.3896
bk0: 1a 64811i bk1: 4a 64809i bk2: 40a 64794i bk3: 48a 64794i bk4: 40a 64790i bk5: 40a 64790i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.002669 
total_CMD = 64823 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 64574 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64644 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002669 
Either_Row_CoL_Bus_Util = 0.002761 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00226771
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64653 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00253
n_activity=362 dram_eff=0.453
bk0: 1a 64811i bk1: 2a 64811i bk2: 41a 64797i bk3: 40a 64789i bk4: 40a 64781i bk5: 40a 64753i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.002530 
total_CMD = 64823 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 64595 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64653 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002530 
Either_Row_CoL_Bus_Util = 0.002623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00691113
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64650 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=303 dram_eff=0.5512
bk0: 4a 64809i bk1: 2a 64810i bk2: 41a 64794i bk3: 40a 64793i bk4: 40a 64782i bk5: 40a 64755i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.002576 
total_CMD = 64823 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 64599 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64650 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002576 
Either_Row_CoL_Bus_Util = 0.002669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0040572
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64648 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002607
n_activity=375 dram_eff=0.4507
bk0: 2a 64810i bk1: 4a 64810i bk2: 42a 64793i bk3: 41a 64795i bk4: 40a 64776i bk5: 40a 64757i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.002607 
total_CMD = 64823 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 64580 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64648 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002607 
Either_Row_CoL_Bus_Util = 0.002700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00575413
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64653 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002545
n_activity=370 dram_eff=0.4459
bk0: 2a 64811i bk1: 1a 64811i bk2: 40a 64791i bk3: 42a 64788i bk4: 40a 64776i bk5: 40a 64750i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.002545 
total_CMD = 64823 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 64583 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64653 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002545 
Either_Row_CoL_Bus_Util = 0.002623 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005882 
queue_avg = 0.004489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00448915
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64644 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002684
n_activity=391 dram_eff=0.445
bk0: 3a 64811i bk1: 2a 64811i bk2: 41a 64800i bk3: 48a 64786i bk4: 40a 64789i bk5: 40a 64763i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.002684 
total_CMD = 64823 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 64575 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64644 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002684 
Either_Row_CoL_Bus_Util = 0.002761 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005587 
queue_avg = 0.004782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478225
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64642 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002715
n_activity=339 dram_eff=0.5192
bk0: 3a 64811i bk1: 3a 64811i bk2: 40a 64791i bk3: 50a 64785i bk4: 40a 64785i bk5: 40a 64746i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.002715 
total_CMD = 64823 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 64588 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64642 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002715 
Either_Row_CoL_Bus_Util = 0.002792 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005525 
queue_avg = 0.005260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00526048
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64644 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002684
n_activity=293 dram_eff=0.5939
bk0: 3a 64811i bk1: 2a 64810i bk2: 40a 64798i bk3: 49a 64774i bk4: 40a 64772i bk5: 40a 64758i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.002684 
total_CMD = 64823 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 64600 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64644 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002684 
Either_Row_CoL_Bus_Util = 0.002761 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005587 
queue_avg = 0.004165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00416519
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64640 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002731
n_activity=392 dram_eff=0.4515
bk0: 3a 64811i bk1: 3a 64810i bk2: 43a 64797i bk3: 48a 64789i bk4: 40a 64776i bk5: 40a 64733i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.002731 
total_CMD = 64823 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 64585 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64640 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002731 
Either_Row_CoL_Bus_Util = 0.002823 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0154883
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64633 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002838
n_activity=446 dram_eff=0.4126
bk0: 2a 64810i bk1: 5a 64811i bk2: 41a 64790i bk3: 48a 64781i bk4: 48a 64776i bk5: 40a 64761i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.002838 
total_CMD = 64823 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 64561 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64633 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002838 
Either_Row_CoL_Bus_Util = 0.002931 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00444287
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64639 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002746
n_activity=384 dram_eff=0.4635
bk0: 2a 64809i bk1: 2a 64811i bk2: 42a 64797i bk3: 50a 64780i bk4: 42a 64774i bk5: 40a 64749i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.002746 
total_CMD = 64823 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 64585 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64639 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002746 
Either_Row_CoL_Bus_Util = 0.002838 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00601638
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64637 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002777
n_activity=413 dram_eff=0.4358
bk0: 1a 64811i bk1: 2a 64811i bk2: 41a 64801i bk3: 48a 64782i bk4: 48a 64768i bk5: 40a 64735i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.002777 
total_CMD = 64823 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 64572 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64637 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002777 
Either_Row_CoL_Bus_Util = 0.002869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00726594
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64636 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002792
n_activity=394 dram_eff=0.4594
bk0: 4a 64810i bk1: 1a 64811i bk2: 40a 64802i bk3: 48a 64785i bk4: 48a 64767i bk5: 40a 64739i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.002792 
total_CMD = 64823 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 64577 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64636 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002792 
Either_Row_CoL_Bus_Util = 0.002885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0099656
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64638 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002792
n_activity=349 dram_eff=0.5186
bk0: 2a 64811i bk1: 1a 64810i bk2: 41a 64795i bk3: 49a 64778i bk4: 48a 64772i bk5: 40a 64740i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.002792 
total_CMD = 64823 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 64586 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64638 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002792 
Either_Row_CoL_Bus_Util = 0.002854 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.010811 
queue_avg = 0.007883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.007883
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64634 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002823
n_activity=365 dram_eff=0.5014
bk0: 2a 64811i bk1: 4a 64809i bk2: 41a 64801i bk3: 48a 64784i bk4: 48a 64781i bk5: 40a 64735i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002823 
total_CMD = 64823 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 64566 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64634 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002823 
Either_Row_CoL_Bus_Util = 0.002916 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00877775
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64636 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002792
n_activity=341 dram_eff=0.5308
bk0: 2a 64811i bk1: 1a 64811i bk2: 41a 64798i bk3: 49a 64783i bk4: 48a 64769i bk5: 40a 64759i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.002792 
total_CMD = 64823 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 64573 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64636 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002792 
Either_Row_CoL_Bus_Util = 0.002885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00543017
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64635 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002808
n_activity=383 dram_eff=0.4752
bk0: 2a 64809i bk1: 4a 64810i bk2: 40a 64795i bk3: 48a 64778i bk4: 48a 64769i bk5: 40a 64771i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.002808 
total_CMD = 64823 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 64573 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64635 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002808 
Either_Row_CoL_Bus_Util = 0.002900 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00390294
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64636 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002792
n_activity=367 dram_eff=0.4932
bk0: 1a 64811i bk1: 2a 64809i bk2: 41a 64790i bk3: 49a 64787i bk4: 48a 64779i bk5: 40a 64748i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.002792 
total_CMD = 64823 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 64568 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64636 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002792 
Either_Row_CoL_Bus_Util = 0.002885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00900915
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64635 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002808
n_activity=329 dram_eff=0.5532
bk0: 4a 64807i bk1: 1a 64809i bk2: 41a 64798i bk3: 48a 64785i bk4: 48a 64771i bk5: 40a 64745i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.002808 
total_CMD = 64823 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 64595 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64635 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002808 
Either_Row_CoL_Bus_Util = 0.002900 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00893201
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64631 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002885
n_activity=398 dram_eff=0.4698
bk0: 4a 64810i bk1: 5a 64808i bk2: 42a 64789i bk3: 48a 64784i bk4: 48a 64765i bk5: 40a 64751i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.002885 
total_CMD = 64823 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 64561 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64631 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.002962 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005208 
queue_avg = 0.014516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0145165
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64823 n_nop=64637 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002792
n_activity=396 dram_eff=0.4571
bk0: 1a 64811i bk1: 2a 64811i bk2: 40a 64783i bk3: 50a 64783i bk4: 48a 64773i bk5: 40a 64767i bk6: 0a 64823i bk7: 0a 64823i bk8: 0a 64823i bk9: 0a 64823i bk10: 0a 64823i bk11: 0a 64823i bk12: 0a 64823i bk13: 0a 64823i bk14: 0a 64823i bk15: 0a 64823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.002792 
total_CMD = 64823 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 64569 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64823 
n_nop = 64637 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000093 
CoL_Bus_Util = 0.002792 
Either_Row_CoL_Bus_Util = 0.002869 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.005376 
queue_avg = 0.005692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00569242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3628, Miss = 88, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 3953, Miss = 96, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 3443, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 3735, Miss = 92, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 3457, Miss = 86, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 3876, Miss = 96, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 3748, Miss = 90, Miss_rate = 0.024, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 3777, Miss = 94, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 3643, Miss = 92, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 3909, Miss = 96, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 3432, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 3824, Miss = 96, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 3471, Miss = 86, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 3835, Miss = 96, Miss_rate = 0.025, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 3583, Miss = 88, Miss_rate = 0.025, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 3634, Miss = 94, Miss_rate = 0.026, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 3617, Miss = 88, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 3682, Miss = 94, Miss_rate = 0.026, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 3560, Miss = 92, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 3547, Miss = 92, Miss_rate = 0.026, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 3401, Miss = 84, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 3432, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 3650, Miss = 88, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 3552, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 3650, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 3737, Miss = 90, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 3432, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 3552, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 3530, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 3869, Miss = 94, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 3633, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 3967, Miss = 96, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 3516, Miss = 86, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 3858, Miss = 94, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 3748, Miss = 90, Miss_rate = 0.024, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 3978, Miss = 96, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 4208, Miss = 104, Miss_rate = 0.025, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 4096, Miss = 100, Miss_rate = 0.024, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 3432, Miss = 84, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 4121, Miss = 100, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 4040, Miss = 100, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 3552, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 4148, Miss = 100, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 4253, Miss = 102, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 4132, Miss = 100, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 4257, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 3541, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 4115, Miss = 100, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 3639, Miss = 88, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 4115, Miss = 100, Miss_rate = 0.024, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 3748, Miss = 90, Miss_rate = 0.024, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 4466, Miss = 108, Miss_rate = 0.024, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 3410, Miss = 84, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 4188, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 239122
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0245
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163477
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 76046
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163684
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=239122
icnt_total_pkts_simt_to_mem=239122
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 239122
Req_Network_cycles = 86329
Req_Network_injected_packets_per_cycle =       2.7699 
Req_Network_conflicts_per_cycle =       2.4566
Req_Network_conflicts_per_cycle_util =      23.9851
Req_Bank_Level_Parallism =      27.0439
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.8471
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0482

Reply_Network_injected_packets_num = 239122
Reply_Network_cycles = 86329
Reply_Network_injected_packets_per_cycle =        2.7699
Reply_Network_conflicts_per_cycle =        2.3612
Reply_Network_conflicts_per_cycle_util =      21.3889
Reply_Bank_Level_Parallism =      25.0915
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3950
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0346
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 34 sec (694 sec)
gpgpu_simulation_rate = 12494 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 9129032x
Processing kernel ./traces/kernel-15.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 15
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-15.traceg
GPGPU-Sim uArch: Shader 622 bind to kernel 15 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x7743a5b0, kernel=0x80eaa1c0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 630 bind to kernel 15 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x78c3d570, kernel=0x80eaa1c0
thread block = 1,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5737
gpu_sim_insn = 8648
gpu_ipc =       1.5074
gpu_tot_sim_cycle = 92066
gpu_tot_sim_insn = 8679608
gpu_tot_ipc =      94.2759
gpu_tot_issued_cta = 1199
gpu_occupancy = 5.2828% 
gpu_tot_occupancy = 10.6907% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0701
partiton_level_parallism_total  =       2.6017
partiton_level_parallism_util =       1.5581
partiton_level_parallism_util_total  =      26.3098
L2_BW  =       2.5383 GB/Sec
L2_BW_total  =      94.2424 GB/Sec
gpu_total_sim_rate=11808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5822, Miss = 2379, Miss_rate = 0.409, Pending_hits = 2831, Reservation_fails = 1098
	L1D_cache_core[1]: Access = 6045, Miss = 2407, Miss_rate = 0.398, Pending_hits = 2998, Reservation_fails = 1266
	L1D_cache_core[2]: Access = 6011, Miss = 2286, Miss_rate = 0.380, Pending_hits = 3067, Reservation_fails = 1197
	L1D_cache_core[3]: Access = 6299, Miss = 2398, Miss_rate = 0.381, Pending_hits = 3208, Reservation_fails = 1304
	L1D_cache_core[4]: Access = 6067, Miss = 2309, Miss_rate = 0.381, Pending_hits = 3094, Reservation_fails = 1384
	L1D_cache_core[5]: Access = 6299, Miss = 2398, Miss_rate = 0.381, Pending_hits = 3210, Reservation_fails = 1333
	L1D_cache_core[6]: Access = 6115, Miss = 2327, Miss_rate = 0.381, Pending_hits = 3118, Reservation_fails = 1138
	L1D_cache_core[7]: Access = 6299, Miss = 2398, Miss_rate = 0.381, Pending_hits = 3210, Reservation_fails = 1246
	L1D_cache_core[8]: Access = 6171, Miss = 2349, Miss_rate = 0.381, Pending_hits = 3146, Reservation_fails = 1286
	L1D_cache_core[9]: Access = 6266, Miss = 2381, Miss_rate = 0.380, Pending_hits = 3210, Reservation_fails = 1664
	L1D_cache_core[10]: Access = 6186, Miss = 2350, Miss_rate = 0.380, Pending_hits = 3169, Reservation_fails = 1147
	L1D_cache_core[11]: Access = 5966, Miss = 2429, Miss_rate = 0.407, Pending_hits = 2915, Reservation_fails = 1349
	L1D_cache_core[12]: Access = 6009, Miss = 2383, Miss_rate = 0.397, Pending_hits = 2985, Reservation_fails = 1274
	L1D_cache_core[13]: Access = 6019, Miss = 2288, Miss_rate = 0.380, Pending_hits = 3060, Reservation_fails = 1359
	L1D_cache_core[14]: Access = 6328, Miss = 2408, Miss_rate = 0.381, Pending_hits = 3214, Reservation_fails = 1315
	L1D_cache_core[15]: Access = 6044, Miss = 2303, Miss_rate = 0.381, Pending_hits = 3083, Reservation_fails = 1190
	L1D_cache_core[16]: Access = 6332, Miss = 2414, Miss_rate = 0.381, Pending_hits = 3227, Reservation_fails = 1406
	L1D_cache_core[17]: Access = 6100, Miss = 2325, Miss_rate = 0.381, Pending_hits = 3111, Reservation_fails = 1273
	L1D_cache_core[18]: Access = 6332, Miss = 2414, Miss_rate = 0.381, Pending_hits = 3227, Reservation_fails = 1416
	L1D_cache_core[19]: Access = 6148, Miss = 2343, Miss_rate = 0.381, Pending_hits = 3135, Reservation_fails = 1200
	L1D_cache_core[20]: Access = 6283, Miss = 2397, Miss_rate = 0.382, Pending_hits = 3211, Reservation_fails = 1432
	L1D_cache_core[21]: Access = 6159, Miss = 2350, Miss_rate = 0.382, Pending_hits = 3147, Reservation_fails = 1376
	L1D_cache_core[22]: Access = 6118, Miss = 2492, Miss_rate = 0.407, Pending_hits = 2983, Reservation_fails = 1504
	L1D_cache_core[23]: Access = 5959, Miss = 2368, Miss_rate = 0.397, Pending_hits = 2954, Reservation_fails = 1283
	L1D_cache_core[24]: Access = 6105, Miss = 2322, Miss_rate = 0.380, Pending_hits = 3094, Reservation_fails = 1333
	L1D_cache_core[25]: Access = 6189, Miss = 2354, Miss_rate = 0.380, Pending_hits = 3136, Reservation_fails = 1240
	L1D_cache_core[26]: Access = 5914, Miss = 2253, Miss_rate = 0.381, Pending_hits = 3009, Reservation_fails = 1316
	L1D_cache_core[27]: Access = 6226, Miss = 2373, Miss_rate = 0.381, Pending_hits = 3164, Reservation_fails = 1411
	L1D_cache_core[28]: Access = 5962, Miss = 2271, Miss_rate = 0.381, Pending_hits = 3033, Reservation_fails = 1256
	L1D_cache_core[29]: Access = 6250, Miss = 2382, Miss_rate = 0.381, Pending_hits = 3177, Reservation_fails = 1314
	L1D_cache_core[30]: Access = 6018, Miss = 2293, Miss_rate = 0.381, Pending_hits = 3061, Reservation_fails = 1275
	L1D_cache_core[31]: Access = 6168, Miss = 2349, Miss_rate = 0.381, Pending_hits = 3144, Reservation_fails = 1264
	L1D_cache_core[32]: Access = 5993, Miss = 2281, Miss_rate = 0.381, Pending_hits = 3055, Reservation_fails = 1227
	L1D_cache_core[33]: Access = 6085, Miss = 2476, Miss_rate = 0.407, Pending_hits = 2966, Reservation_fails = 1300
	L1D_cache_core[34]: Access = 5908, Miss = 2345, Miss_rate = 0.397, Pending_hits = 2929, Reservation_fails = 1226
	L1D_cache_core[35]: Access = 6306, Miss = 2401, Miss_rate = 0.381, Pending_hits = 3195, Reservation_fails = 1649
	L1D_cache_core[36]: Access = 6173, Miss = 2352, Miss_rate = 0.381, Pending_hits = 3130, Reservation_fails = 1430
	L1D_cache_core[37]: Access = 6115, Miss = 2335, Miss_rate = 0.382, Pending_hits = 3110, Reservation_fails = 1396
	L1D_cache_core[38]: Access = 6203, Miss = 2367, Miss_rate = 0.382, Pending_hits = 3153, Reservation_fails = 1161
	L1D_cache_core[39]: Access = 5947, Miss = 2269, Miss_rate = 0.382, Pending_hits = 3026, Reservation_fails = 1323
	L1D_cache_core[40]: Access = 6259, Miss = 2389, Miss_rate = 0.382, Pending_hits = 3181, Reservation_fails = 1399
	L1D_cache_core[41]: Access = 5995, Miss = 2287, Miss_rate = 0.381, Pending_hits = 3050, Reservation_fails = 1261
	L1D_cache_core[42]: Access = 6185, Miss = 2365, Miss_rate = 0.382, Pending_hits = 3145, Reservation_fails = 1516
	L1D_cache_core[43]: Access = 5973, Miss = 2284, Miss_rate = 0.382, Pending_hits = 3034, Reservation_fails = 1329
	L1D_cache_core[44]: Access = 6069, Miss = 2476, Miss_rate = 0.408, Pending_hits = 2950, Reservation_fails = 1488
	L1D_cache_core[45]: Access = 5850, Miss = 2326, Miss_rate = 0.398, Pending_hits = 2893, Reservation_fails = 1407
	L1D_cache_core[46]: Access = 6224, Miss = 2369, Miss_rate = 0.381, Pending_hits = 3131, Reservation_fails = 1561
	L1D_cache_core[47]: Access = 6034, Miss = 2298, Miss_rate = 0.381, Pending_hits = 3051, Reservation_fails = 1223
	L1D_cache_core[48]: Access = 6201, Miss = 2366, Miss_rate = 0.382, Pending_hits = 3144, Reservation_fails = 1255
	L1D_cache_core[49]: Access = 6073, Miss = 2317, Miss_rate = 0.382, Pending_hits = 3080, Reservation_fails = 1132
	L1D_cache_core[50]: Access = 6033, Miss = 2303, Miss_rate = 0.382, Pending_hits = 3060, Reservation_fails = 1219
	L1D_cache_core[51]: Access = 6121, Miss = 2335, Miss_rate = 0.381, Pending_hits = 3088, Reservation_fails = 1113
	L1D_cache_core[52]: Access = 5865, Miss = 2237, Miss_rate = 0.381, Pending_hits = 2976, Reservation_fails = 1166
	L1D_cache_core[53]: Access = 6046, Miss = 2308, Miss_rate = 0.382, Pending_hits = 3065, Reservation_fails = 1151
	L1D_cache_core[54]: Access = 5812, Miss = 2216, Miss_rate = 0.381, Pending_hits = 2949, Reservation_fails = 1002
	L1D_cache_core[55]: Access = 6036, Miss = 2460, Miss_rate = 0.408, Pending_hits = 2933, Reservation_fails = 1311
	L1D_cache_core[56]: Access = 5807, Miss = 2307, Miss_rate = 0.397, Pending_hits = 2872, Reservation_fails = 1274
	L1D_cache_core[57]: Access = 6257, Miss = 2385, Miss_rate = 0.381, Pending_hits = 3162, Reservation_fails = 1418
	L1D_cache_core[58]: Access = 6018, Miss = 2296, Miss_rate = 0.382, Pending_hits = 3045, Reservation_fails = 1298
	L1D_cache_core[59]: Access = 6234, Miss = 2382, Miss_rate = 0.382, Pending_hits = 3152, Reservation_fails = 1536
	L1D_cache_core[60]: Access = 6050, Miss = 2311, Miss_rate = 0.382, Pending_hits = 3069, Reservation_fails = 1278
	L1D_cache_core[61]: Access = 6234, Miss = 2382, Miss_rate = 0.382, Pending_hits = 3161, Reservation_fails = 1198
	L1D_cache_core[62]: Access = 6106, Miss = 2333, Miss_rate = 0.382, Pending_hits = 3097, Reservation_fails = 1335
	L1D_cache_core[63]: Access = 6066, Miss = 2319, Miss_rate = 0.382, Pending_hits = 3077, Reservation_fails = 1272
	L1D_cache_core[64]: Access = 6007, Miss = 2302, Miss_rate = 0.383, Pending_hits = 3038, Reservation_fails = 1193
	L1D_cache_core[65]: Access = 5799, Miss = 2222, Miss_rate = 0.383, Pending_hits = 2935, Reservation_fails = 1306
	L1D_cache_core[66]: Access = 5996, Miss = 2451, Miss_rate = 0.409, Pending_hits = 2904, Reservation_fails = 1337
	L1D_cache_core[67]: Access = 5741, Miss = 2284, Miss_rate = 0.398, Pending_hits = 2832, Reservation_fails = 1244
	L1D_cache_core[68]: Access = 6175, Miss = 2353, Miss_rate = 0.381, Pending_hits = 3098, Reservation_fails = 1262
	L1D_cache_core[69]: Access = 5879, Miss = 2242, Miss_rate = 0.381, Pending_hits = 2967, Reservation_fails = 1094
	L1D_cache_core[70]: Access = 6152, Miss = 2350, Miss_rate = 0.382, Pending_hits = 3109, Reservation_fails = 1253
	L1D_cache_core[71]: Access = 5920, Miss = 2261, Miss_rate = 0.382, Pending_hits = 2995, Reservation_fails = 1096
	L1D_cache_core[72]: Access = 6152, Miss = 2350, Miss_rate = 0.382, Pending_hits = 3111, Reservation_fails = 1295
	L1D_cache_core[73]: Access = 5968, Miss = 2279, Miss_rate = 0.382, Pending_hits = 3019, Reservation_fails = 1159
	L1D_cache_core[74]: Access = 6152, Miss = 2350, Miss_rate = 0.382, Pending_hits = 3111, Reservation_fails = 1143
	L1D_cache_core[75]: Access = 6024, Miss = 2301, Miss_rate = 0.382, Pending_hits = 3047, Reservation_fails = 1332
	L1D_cache_core[76]: Access = 6047, Miss = 2308, Miss_rate = 0.382, Pending_hits = 3062, Reservation_fails = 1479
	L1D_cache_core[77]: Access = 6087, Miss = 2478, Miss_rate = 0.407, Pending_hits = 2958, Reservation_fails = 1302
	L1D_cache_core[78]: Access = 5886, Miss = 2334, Miss_rate = 0.397, Pending_hits = 2914, Reservation_fails = 1358
	L1D_cache_core[79]: Access = 5883, Miss = 2243, Miss_rate = 0.381, Pending_hits = 2980, Reservation_fails = 1325
	L1D_total_cache_accesses = 486355
	L1D_total_cache_misses = 187478
	L1D_total_cache_miss_rate = 0.3855
	L1D_total_cache_pending_hits = 245340
	L1D_total_cache_reservation_fails = 103881
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 245340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 245340
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 96222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 567811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163884

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7659
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 96222
ctas_completed 1199, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
122, 122, 122, 77, 32, 32, 32, 32, 
gpgpu_n_tot_thrd_icount = 9751936
gpgpu_n_tot_w_icount = 304748
gpgpu_n_stall_shd_mem = 217049
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75640
gpgpu_n_mem_write_global = 163884
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 885844
gpgpu_n_store_insn = 295824
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 203699
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:187322	W0_Idle:2436740	W0_Scoreboard:2770082	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:138	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:1536	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2257	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:258176
single_issue_nums: WS0:77432	WS1:76314	WS2:75898	WS3:75104	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 605120 {8:75640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6555360 {40:163884,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3025600 {40:75640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1311072 {8:163884,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 333 
avg_icnt2mem_latency = 149 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69994 	155079 	14430 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	14225 	40397 	57306 	92274 	35280 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	71581 	58566 	53832 	39230 	14647 	1668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      25100     25272     14244     13680     14027     13539    none      none      none      none      none      none      none      none      none      none  
dram[1]:      23592     23765     14023     13785     13661     13492    none      none      none      none      none      none      none      none      none      none  
dram[2]:      18411     24665     13808     13510     13583     13752    none      none      none      none      none      none      none      none      none      none  
dram[3]:      23795     25503     14790     13496     14000     13326    none      none      none      none      none      none      none      none      none      none  
dram[4]:      25970     24049     14579     13084     14225     13685    none      none      none      none      none      none      none      none      none      none  
dram[5]:      24276     29198     14412     13974     13753     13439    none      none      none      none      none      none      none      none      none      none  
dram[6]:      25310     25147     13954     13169     13835     13393    none      none      none      none      none      none      none      none      none      none  
dram[7]:      21850     23149     13817     12753     14002     13571    none      none      none      none      none      none      none      none      none      none  
dram[8]:      22467     21901     14362     13734     13685     13447    none      none      none      none      none      none      none      none      none      none  
dram[9]:      26713     25995     14254     12940     14202     13855    none      none      none      none      none      none      none      none      none      none  
dram[10]:      25565     22022     14100     13120     14262     13504    none      none      none      none      none      none      none      none      none      none  
dram[11]:      23933     24711     14056     12969     13620     13660    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     23732     13935     13927     14068     13907    none      none      none      none      none      none      none      none      none      none  
dram[13]:      24638     24580     14002     13730     13684     13310    none      none      none      none      none      none      none      none      none      none  
dram[14]:      27290     26044     14526     14275     13967     13783    none      none      none      none      none      none      none      none      none      none  
dram[15]:      23756     24526     13822     14582     13863     13514    none      none      none      none      none      none      none      none      none      none  
dram[16]:      25340     25850     14185     13989     14109     13569    none      none      none      none      none      none      none      none      none      none  
dram[17]:      23323     25031     14048     14418     13952     13588    none      none      none      none      none      none      none      none      none      none  
dram[18]:      22695     25822     13994     14048     13621     13641    none      none      none      none      none      none      none      none      none      none  
dram[19]:      25560     25123     14632     13934     14033     13611    none      none      none      none      none      none      none      none      none      none  
dram[20]:      25169     26551     14222     14296     12536     13765    none      none      none      none      none      none      none      none      none      none  
dram[21]:      23846     23530     14337     14586     13641     13434    none      none      none      none      none      none      none      none      none      none  
dram[22]:      23387     23063     14045     14622     13232     13201    none      none      none      none      none      none      none      none      none      none  
dram[23]:      25242     28437     13794     14748     12994     13964    none      none      none      none      none      none      none      none      none      none  
dram[24]:      23244     25960     14093     14674     13463     13480    none      none      none      none      none      none      none      none      none      none  
dram[25]:      24755     25465     14006     14279     13754     13843    none      none      none      none      none      none      none      none      none      none  
dram[26]:      23584     25534     14135     14449     13636     14108    none      none      none      none      none      none      none      none      none      none  
dram[27]:      24622     25267     14023     14215     13560     13379    none      none      none      none      none      none      none      none      none      none  
dram[28]:      25972     22769     14013     14224     13616     13940    none      none      none      none      none      none      none      none      none      none  
dram[29]:      24635     23785     13943     13897     13399     13617    none      none      none      none      none      none      none      none      none      none  
dram[30]:      25425     27181     14695     14023     13896     14068    none      none      none      none      none      none      none      none      none      none  
dram[31]:      25234     22399     14026     14488     13361     13959    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       672       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       693       675       684         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       359       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68949 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002546
n_activity=420 dram_eff=0.419
bk0: 3a 69119i bk1: 3a 69119i bk2: 41a 69106i bk3: 49a 69094i bk4: 40a 69082i bk5: 40a 69066i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.002546 
total_CMD = 69131 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 68883 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68949 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002546 
Either_Row_CoL_Bus_Util = 0.002633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0059163
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68953 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002488
n_activity=368 dram_eff=0.4674
bk0: 1a 69119i bk1: 3a 69119i bk2: 40a 69100i bk3: 48a 69087i bk4: 40a 69071i bk5: 40a 69068i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.002488 
total_CMD = 69131 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 68894 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68953 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002488 
Either_Row_CoL_Bus_Util = 0.002575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0052075
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68950 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002531
n_activity=403 dram_eff=0.4342
bk0: 3a 69118i bk1: 3a 69118i bk2: 40a 69098i bk3: 49a 69079i bk4: 40a 69089i bk5: 40a 69078i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.002531 
total_CMD = 69131 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 68886 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68950 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002531 
Either_Row_CoL_Bus_Util = 0.002618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00882383
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68950 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002546
n_activity=384 dram_eff=0.4583
bk0: 2a 69119i bk1: 3a 69119i bk2: 43a 69106i bk3: 48a 69088i bk4: 40a 69073i bk5: 40a 69067i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.002546 
total_CMD = 69131 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 68889 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68950 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002546 
Either_Row_CoL_Bus_Util = 0.002618 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005525 
queue_avg = 0.006755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00675529
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68952 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002517
n_activity=337 dram_eff=0.5163
bk0: 1a 69119i bk1: 4a 69118i bk2: 41a 69098i bk3: 48a 69084i bk4: 40a 69095i bk5: 40a 69056i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.002517 
total_CMD = 69131 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 68893 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68952 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002517 
Either_Row_CoL_Bus_Util = 0.002589 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005587 
queue_avg = 0.005063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00506285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68950 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002531
n_activity=346 dram_eff=0.5058
bk0: 2a 69118i bk1: 1a 69119i bk2: 42a 69110i bk3: 50a 69094i bk4: 40a 69092i bk5: 40a 69075i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.002531 
total_CMD = 69131 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 68894 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68950 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002531 
Either_Row_CoL_Bus_Util = 0.002618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00532323
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68951 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002517
n_activity=346 dram_eff=0.5029
bk0: 2a 69118i bk1: 2a 69119i bk2: 41a 69098i bk3: 49a 69081i bk4: 40a 69091i bk5: 40a 69063i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.002517 
total_CMD = 69131 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 68901 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68951 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002517 
Either_Row_CoL_Bus_Util = 0.002604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00538109
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68952 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002531
n_activity=359 dram_eff=0.4875
bk0: 5a 69118i bk1: 2a 69118i bk2: 40a 69106i bk3: 48a 69093i bk4: 40a 69084i bk5: 40a 69058i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.002531 
total_CMD = 69131 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 68882 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68952 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002531 
Either_Row_CoL_Bus_Util = 0.002589 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.011173 
queue_avg = 0.003602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00360186
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68951 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002531
n_activity=465 dram_eff=0.3763
bk0: 4a 69118i bk1: 1a 69119i bk2: 41a 69108i bk3: 49a 69099i bk4: 40a 69100i bk5: 40a 69089i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.002531 
total_CMD = 69131 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 68890 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68951 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002531 
Either_Row_CoL_Bus_Util = 0.002604 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005556 
queue_avg = 0.001649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164904
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68950 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002531
n_activity=414 dram_eff=0.4227
bk0: 1a 69119i bk1: 4a 69119i bk2: 42a 69102i bk3: 48a 69088i bk4: 40a 69085i bk5: 40a 69060i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.002531 
total_CMD = 69131 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 68887 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68950 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002531 
Either_Row_CoL_Bus_Util = 0.002618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00418047
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68951 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002517
n_activity=424 dram_eff=0.4104
bk0: 4a 69116i bk1: 1a 69119i bk2: 40a 69104i bk3: 49a 69099i bk4: 40a 69085i bk5: 40a 69071i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.002517 
total_CMD = 69131 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 68887 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68951 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002517 
Either_Row_CoL_Bus_Util = 0.002604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.004166
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68952 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002502
n_activity=444 dram_eff=0.3896
bk0: 1a 69119i bk1: 4a 69117i bk2: 40a 69102i bk3: 48a 69102i bk4: 40a 69098i bk5: 40a 69098i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.002502 
total_CMD = 69131 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 68882 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68952 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002502 
Either_Row_CoL_Bus_Util = 0.002589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021264
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68961 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002372
n_activity=362 dram_eff=0.453
bk0: 1a 69119i bk1: 2a 69119i bk2: 41a 69105i bk3: 40a 69097i bk4: 40a 69089i bk5: 40a 69061i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.002372 
total_CMD = 69131 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 68903 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68961 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002372 
Either_Row_CoL_Bus_Util = 0.002459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00648045
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68958 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002416
n_activity=303 dram_eff=0.5512
bk0: 4a 69117i bk1: 2a 69118i bk2: 41a 69102i bk3: 40a 69101i bk4: 40a 69090i bk5: 40a 69063i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.002416 
total_CMD = 69131 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 68907 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68958 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002416 
Either_Row_CoL_Bus_Util = 0.002502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00380437
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68956 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002445
n_activity=375 dram_eff=0.4507
bk0: 2a 69118i bk1: 4a 69118i bk2: 42a 69101i bk3: 41a 69103i bk4: 40a 69084i bk5: 40a 69065i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.002445 
total_CMD = 69131 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 68888 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68956 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002445 
Either_Row_CoL_Bus_Util = 0.002531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00539555
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68961 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002387
n_activity=370 dram_eff=0.4459
bk0: 2a 69119i bk1: 1a 69119i bk2: 40a 69099i bk3: 42a 69096i bk4: 40a 69084i bk5: 40a 69058i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.002387 
total_CMD = 69131 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 68891 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68961 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002387 
Either_Row_CoL_Bus_Util = 0.002459 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005882 
queue_avg = 0.004209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0042094
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68952 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002517
n_activity=391 dram_eff=0.445
bk0: 3a 69119i bk1: 2a 69119i bk2: 41a 69108i bk3: 48a 69094i bk4: 40a 69097i bk5: 40a 69071i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.002517 
total_CMD = 69131 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 68883 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68952 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002517 
Either_Row_CoL_Bus_Util = 0.002589 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005587 
queue_avg = 0.004484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00448424
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68950 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002546
n_activity=339 dram_eff=0.5192
bk0: 3a 69119i bk1: 3a 69119i bk2: 40a 69099i bk3: 50a 69093i bk4: 40a 69093i bk5: 40a 69054i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.002546 
total_CMD = 69131 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 68896 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68950 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002546 
Either_Row_CoL_Bus_Util = 0.002618 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005525 
queue_avg = 0.004933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00493266
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68952 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002517
n_activity=293 dram_eff=0.5939
bk0: 3a 69119i bk1: 2a 69118i bk2: 40a 69106i bk3: 49a 69082i bk4: 40a 69080i bk5: 40a 69066i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.002517 
total_CMD = 69131 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 68908 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68952 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002517 
Either_Row_CoL_Bus_Util = 0.002589 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005587 
queue_avg = 0.003906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00390563
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68948 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00256
n_activity=392 dram_eff=0.4515
bk0: 3a 69119i bk1: 3a 69118i bk2: 43a 69105i bk3: 48a 69097i bk4: 40a 69084i bk5: 40a 69041i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.002560 
total_CMD = 69131 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 68893 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68948 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002560 
Either_Row_CoL_Bus_Util = 0.002647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0145232
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68941 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002662
n_activity=446 dram_eff=0.4126
bk0: 2a 69118i bk1: 5a 69119i bk2: 41a 69098i bk3: 48a 69089i bk4: 48a 69084i bk5: 40a 69069i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.002662 
total_CMD = 69131 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 68869 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68941 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002662 
Either_Row_CoL_Bus_Util = 0.002748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.004166
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68947 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002575
n_activity=384 dram_eff=0.4635
bk0: 2a 69117i bk1: 2a 69119i bk2: 42a 69105i bk3: 50a 69088i bk4: 42a 69082i bk5: 40a 69057i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.002575 
total_CMD = 69131 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 68893 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68947 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002575 
Either_Row_CoL_Bus_Util = 0.002662 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00564146
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68945 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002604
n_activity=413 dram_eff=0.4358
bk0: 1a 69119i bk1: 2a 69119i bk2: 41a 69109i bk3: 48a 69090i bk4: 48a 69076i bk5: 40a 69043i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.002604 
total_CMD = 69131 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 68880 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68945 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002604 
Either_Row_CoL_Bus_Util = 0.002691 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00681315
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68944 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002618
n_activity=394 dram_eff=0.4594
bk0: 4a 69118i bk1: 1a 69119i bk2: 40a 69110i bk3: 48a 69093i bk4: 48a 69075i bk5: 40a 69047i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.002618 
total_CMD = 69131 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 68885 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68944 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002618 
Either_Row_CoL_Bus_Util = 0.002705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00934458
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68946 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002618
n_activity=349 dram_eff=0.5186
bk0: 2a 69119i bk1: 1a 69118i bk2: 41a 69103i bk3: 49a 69086i bk4: 48a 69080i bk5: 40a 69048i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.002618 
total_CMD = 69131 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 68894 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68946 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002618 
Either_Row_CoL_Bus_Util = 0.002676 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.010811 
queue_avg = 0.007392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00739176
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68942 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002647
n_activity=365 dram_eff=0.5014
bk0: 2a 69119i bk1: 4a 69117i bk2: 41a 69109i bk3: 48a 69092i bk4: 48a 69089i bk5: 40a 69043i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002647 
total_CMD = 69131 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 68874 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68942 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002647 
Either_Row_CoL_Bus_Util = 0.002734 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00823075
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68944 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002618
n_activity=341 dram_eff=0.5308
bk0: 2a 69119i bk1: 1a 69119i bk2: 41a 69106i bk3: 49a 69091i bk4: 48a 69077i bk5: 40a 69067i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.002618 
total_CMD = 69131 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 68881 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68944 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002618 
Either_Row_CoL_Bus_Util = 0.002705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00509178
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68943 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002633
n_activity=383 dram_eff=0.4752
bk0: 2a 69117i bk1: 4a 69118i bk2: 40a 69103i bk3: 48a 69086i bk4: 48a 69077i bk5: 40a 69079i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.002633 
total_CMD = 69131 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 68881 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68943 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002633 
Either_Row_CoL_Bus_Util = 0.002719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00365972
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68944 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002618
n_activity=367 dram_eff=0.4932
bk0: 1a 69119i bk1: 2a 69117i bk2: 41a 69098i bk3: 49a 69095i bk4: 48a 69087i bk5: 40a 69056i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.002618 
total_CMD = 69131 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 68876 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68944 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002618 
Either_Row_CoL_Bus_Util = 0.002705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00844773
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68943 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002633
n_activity=329 dram_eff=0.5532
bk0: 4a 69115i bk1: 1a 69117i bk2: 41a 69106i bk3: 48a 69093i bk4: 48a 69079i bk5: 40a 69053i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.002633 
total_CMD = 69131 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 68903 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68943 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002633 
Either_Row_CoL_Bus_Util = 0.002719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0083754
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68939 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002705
n_activity=398 dram_eff=0.4698
bk0: 4a 69118i bk1: 5a 69116i bk2: 42a 69097i bk3: 48a 69092i bk4: 48a 69073i bk5: 40a 69059i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.002705 
total_CMD = 69131 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 68869 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68939 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002705 
Either_Row_CoL_Bus_Util = 0.002777 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005208 
queue_avg = 0.013612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0136118
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69131 n_nop=68945 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002618
n_activity=396 dram_eff=0.4571
bk0: 1a 69119i bk1: 2a 69119i bk2: 40a 69091i bk3: 50a 69091i bk4: 48a 69081i bk5: 40a 69075i bk6: 0a 69131i bk7: 0a 69131i bk8: 0a 69131i bk9: 0a 69131i bk10: 0a 69131i bk11: 0a 69131i bk12: 0a 69131i bk13: 0a 69131i bk14: 0a 69131i bk15: 0a 69131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.002618 
total_CMD = 69131 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 68877 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 69131 
n_nop = 68945 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.002618 
Either_Row_CoL_Bus_Util = 0.002691 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005376 
queue_avg = 0.005338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00533769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3636, Miss = 88, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 3958, Miss = 96, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 3448, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 3740, Miss = 92, Miss_rate = 0.025, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 3462, Miss = 86, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 3884, Miss = 96, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 3755, Miss = 90, Miss_rate = 0.024, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 3784, Miss = 94, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 3649, Miss = 92, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 3914, Miss = 96, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 3438, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 3832, Miss = 96, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 3476, Miss = 86, Miss_rate = 0.025, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 3842, Miss = 96, Miss_rate = 0.025, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 3589, Miss = 88, Miss_rate = 0.025, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 3641, Miss = 94, Miss_rate = 0.026, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 3626, Miss = 88, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 3690, Miss = 94, Miss_rate = 0.025, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 3564, Miss = 92, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 3552, Miss = 92, Miss_rate = 0.026, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 3405, Miss = 84, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 3438, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 3656, Miss = 88, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 3557, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 3656, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 3745, Miss = 90, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 3438, Miss = 84, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 3557, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 3537, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 3875, Miss = 94, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 3637, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 3974, Miss = 96, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 3522, Miss = 86, Miss_rate = 0.024, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 3865, Miss = 94, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 3755, Miss = 90, Miss_rate = 0.024, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 3984, Miss = 96, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 4217, Miss = 104, Miss_rate = 0.025, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 4105, Miss = 100, Miss_rate = 0.024, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 3438, Miss = 84, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 4126, Miss = 100, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 3546, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 4046, Miss = 100, Miss_rate = 0.025, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 3557, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 4154, Miss = 100, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 4260, Miss = 102, Miss_rate = 0.024, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 4137, Miss = 100, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 4263, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 3547, Miss = 86, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 4120, Miss = 100, Miss_rate = 0.024, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 3646, Miss = 88, Miss_rate = 0.024, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 4120, Miss = 100, Miss_rate = 0.024, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 3755, Miss = 90, Miss_rate = 0.024, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 4474, Miss = 108, Miss_rate = 0.024, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 3418, Miss = 84, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 4195, Miss = 102, Miss_rate = 0.024, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 239524
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0244
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163677
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 76248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163884
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=239524
icnt_total_pkts_simt_to_mem=239524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 239524
Req_Network_cycles = 92066
Req_Network_injected_packets_per_cycle =       2.6017 
Req_Network_conflicts_per_cycle =       2.3036
Req_Network_conflicts_per_cycle_util =      23.3054
Req_Bank_Level_Parallism =      26.3213
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.6074
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0453

Reply_Network_injected_packets_num = 239524
Reply_Network_cycles = 92066
Reply_Network_injected_packets_per_cycle =        2.6017
Reply_Network_conflicts_per_cycle =        2.2170
Reply_Network_conflicts_per_cycle_util =      20.8466
Reply_Bank_Level_Parallism =      24.4637
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3704
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0325
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 15 sec (735 sec)
gpgpu_simulation_rate = 11808 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 9056000x
Processing kernel ./traces/kernel-16.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 16
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-16.traceg
GPGPU-Sim uArch: Shader 638 bind to kernel 16 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x7a440530, kernel=0x7cfde950
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e54ed0, kernel=0x7cfde950
thread block = 1,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5657e90, kernel=0x7cfde950
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e5ae50, kernel=0x7cfde950
thread block = 3,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x865de10, kernel=0x7cfde950
thread block = 4,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x9e60dd0, kernel=0x7cfde950
thread block = 5,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb663d90, kernel=0x7cfde950
thread block = 6,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xce66d50, kernel=0x7cfde950
thread block = 7,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe669d10, kernel=0x7cfde950
thread block = 8,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xfe6ccd0, kernel=0x7cfde950
thread block = 9,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1166fc90, kernel=0x7cfde950
thread block = 10,0,0
GPGPU-Sim uArch: Shader 87 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x12e72c50, kernel=0x7cfde950
thread block = 11,0,0
GPGPU-Sim uArch: Shader 95 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14675c10, kernel=0x7cfde950
thread block = 12,0,0
GPGPU-Sim uArch: Shader 103 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15e78bd0, kernel=0x7cfde950
thread block = 0,1,0
GPGPU-Sim uArch: Shader 111 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1767bb90, kernel=0x7cfde950
thread block = 1,1,0
GPGPU-Sim uArch: Shader 119 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x18e7eb50, kernel=0x7cfde950
thread block = 2,1,0
GPGPU-Sim uArch: Shader 127 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a681b10, kernel=0x7cfde950
thread block = 3,1,0
GPGPU-Sim uArch: Shader 135 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1be84ad0, kernel=0x7cfde950
thread block = 4,1,0
GPGPU-Sim uArch: Shader 143 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d687a90, kernel=0x7cfde950
thread block = 5,1,0
GPGPU-Sim uArch: Shader 151 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ee8aa50, kernel=0x7cfde950
thread block = 6,1,0
GPGPU-Sim uArch: Shader 159 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2068da10, kernel=0x7cfde950
thread block = 7,1,0
GPGPU-Sim uArch: Shader 167 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x21e909d0, kernel=0x7cfde950
thread block = 8,1,0
GPGPU-Sim uArch: Shader 175 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23693990, kernel=0x7cfde950
thread block = 9,1,0
GPGPU-Sim uArch: Shader 183 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x24e96950, kernel=0x7cfde950
thread block = 10,1,0
GPGPU-Sim uArch: Shader 191 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26699910, kernel=0x7cfde950
thread block = 11,1,0
GPGPU-Sim uArch: Shader 199 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x27e9c8d0, kernel=0x7cfde950
thread block = 12,1,0
GPGPU-Sim uArch: Shader 207 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2969f890, kernel=0x7cfde950
thread block = 0,2,0
GPGPU-Sim uArch: Shader 215 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2aea2850, kernel=0x7cfde950
thread block = 1,2,0
GPGPU-Sim uArch: Shader 223 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c6a5810, kernel=0x7cfde950
thread block = 2,2,0
GPGPU-Sim uArch: Shader 231 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2dea87d0, kernel=0x7cfde950
thread block = 3,2,0
GPGPU-Sim uArch: Shader 239 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f6ab790, kernel=0x7cfde950
thread block = 4,2,0
GPGPU-Sim uArch: Shader 247 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x30eae750, kernel=0x7cfde950
thread block = 5,2,0
GPGPU-Sim uArch: Shader 255 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x326b1710, kernel=0x7cfde950
thread block = 6,2,0
GPGPU-Sim uArch: Shader 263 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x33eb46d0, kernel=0x7cfde950
thread block = 7,2,0
GPGPU-Sim uArch: Shader 271 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x356b7690, kernel=0x7cfde950
thread block = 8,2,0
GPGPU-Sim uArch: Shader 279 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x36eba650, kernel=0x7cfde950
thread block = 9,2,0
GPGPU-Sim uArch: Shader 287 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x386bd610, kernel=0x7cfde950
thread block = 10,2,0
GPGPU-Sim uArch: Shader 295 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x39ec05d0, kernel=0x7cfde950
thread block = 11,2,0
GPGPU-Sim uArch: Shader 303 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b6c3590, kernel=0x7cfde950
thread block = 12,2,0
GPGPU-Sim uArch: Shader 311 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3cec6550, kernel=0x7cfde950
thread block = 0,3,0
GPGPU-Sim uArch: Shader 319 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e6c9510, kernel=0x7cfde950
thread block = 1,3,0
GPGPU-Sim uArch: Shader 327 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3fecc4d0, kernel=0x7cfde950
thread block = 2,3,0
GPGPU-Sim uArch: Shader 335 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x416cf490, kernel=0x7cfde950
thread block = 3,3,0
GPGPU-Sim uArch: Shader 343 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x42ed2450, kernel=0x7cfde950
thread block = 4,3,0
GPGPU-Sim uArch: Shader 351 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x446d5410, kernel=0x7cfde950
thread block = 5,3,0
GPGPU-Sim uArch: Shader 359 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x45ed83d0, kernel=0x7cfde950
thread block = 6,3,0
GPGPU-Sim uArch: Shader 367 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x476db390, kernel=0x7cfde950
thread block = 7,3,0
GPGPU-Sim uArch: Shader 375 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x48ede350, kernel=0x7cfde950
thread block = 8,3,0
GPGPU-Sim uArch: Shader 383 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a6e1310, kernel=0x7cfde950
thread block = 9,3,0
GPGPU-Sim uArch: Shader 391 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4bee42d0, kernel=0x7cfde950
thread block = 10,3,0
GPGPU-Sim uArch: Shader 399 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d6e7290, kernel=0x7cfde950
thread block = 11,3,0
GPGPU-Sim uArch: Shader 407 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4eeea250, kernel=0x7cfde950
thread block = 12,3,0
GPGPU-Sim uArch: Shader 415 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x506ed210, kernel=0x7cfde950
thread block = 0,4,0
GPGPU-Sim uArch: Shader 423 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x51ef01d0, kernel=0x7cfde950
thread block = 1,4,0
GPGPU-Sim uArch: Shader 431 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x536f3190, kernel=0x7cfde950
thread block = 2,4,0
GPGPU-Sim uArch: Shader 439 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x54ef6150, kernel=0x7cfde950
thread block = 3,4,0
GPGPU-Sim uArch: Shader 447 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x566f9110, kernel=0x7cfde950
thread block = 4,4,0
GPGPU-Sim uArch: Shader 455 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x57efc0d0, kernel=0x7cfde950
thread block = 5,4,0
GPGPU-Sim uArch: Shader 463 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x596ff090, kernel=0x7cfde950
thread block = 6,4,0
GPGPU-Sim uArch: Shader 471 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5af02050, kernel=0x7cfde950
thread block = 7,4,0
GPGPU-Sim uArch: Shader 479 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c705010, kernel=0x7cfde950
thread block = 8,4,0
GPGPU-Sim uArch: Shader 487 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5df07fd0, kernel=0x7cfde950
thread block = 9,4,0
GPGPU-Sim uArch: Shader 495 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f70af90, kernel=0x7cfde950
thread block = 10,4,0
GPGPU-Sim uArch: Shader 503 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x60f0df50, kernel=0x7cfde950
thread block = 11,4,0
GPGPU-Sim uArch: Shader 511 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62710f10, kernel=0x7cfde950
thread block = 12,4,0
GPGPU-Sim uArch: Shader 519 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63f13ed0, kernel=0x7cfde950
thread block = 0,5,0
GPGPU-Sim uArch: Shader 527 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65716e90, kernel=0x7cfde950
thread block = 1,5,0
GPGPU-Sim uArch: Shader 535 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x66f19e50, kernel=0x7cfde950
thread block = 2,5,0
GPGPU-Sim uArch: Shader 543 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6871ce10, kernel=0x7cfde950
thread block = 3,5,0
GPGPU-Sim uArch: Shader 551 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x69f1fdd0, kernel=0x7cfde950
thread block = 4,5,0
GPGPU-Sim uArch: Shader 559 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6b722d90, kernel=0x7cfde950
thread block = 5,5,0
GPGPU-Sim uArch: Shader 567 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6cf25d50, kernel=0x7cfde950
thread block = 6,5,0
GPGPU-Sim uArch: Shader 575 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6e728d10, kernel=0x7cfde950
thread block = 7,5,0
GPGPU-Sim uArch: Shader 583 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ff2bcd0, kernel=0x7cfde950
thread block = 8,5,0
GPGPU-Sim uArch: Shader 591 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7172ec90, kernel=0x7cfde950
thread block = 9,5,0
GPGPU-Sim uArch: Shader 599 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x72f31c50, kernel=0x7cfde950
thread block = 10,5,0
GPGPU-Sim uArch: Shader 607 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74734c10, kernel=0x7cfde950
thread block = 11,5,0
GPGPU-Sim uArch: Shader 615 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75f37bd0, kernel=0x7cfde950
thread block = 12,5,0
GPGPU-Sim uArch: Shader 623 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7773ab90, kernel=0x7cfde950
thread block = 0,6,0
GPGPU-Sim uArch: Shader 631 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x78f3db50, kernel=0x7cfde950
thread block = 1,6,0
GPGPU-Sim uArch: Shader 639 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a740b10, kernel=0x7cfde950
thread block = 2,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2952370, kernel=0x7cfde950
thread block = 3,6,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41554b0, kernel=0x7cfde950
thread block = 4,6,0
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5958470, kernel=0x7cfde950
thread block = 5,6,0
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x715b430, kernel=0x7cfde950
thread block = 6,6,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x895e3f0, kernel=0x7cfde950
thread block = 7,6,0
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa1613b0, kernel=0x7cfde950
thread block = 8,6,0
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xb964370, kernel=0x7cfde950
thread block = 9,6,0
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd167330, kernel=0x7cfde950
thread block = 10,6,0
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xe96a2f0, kernel=0x7cfde950
thread block = 11,6,0
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1016d2b0, kernel=0x7cfde950
thread block = 12,6,0
GPGPU-Sim uArch: Shader 80 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11970270, kernel=0x7cfde950
thread block = 0,7,0
GPGPU-Sim uArch: Shader 88 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13173230, kernel=0x7cfde950
thread block = 1,7,0
GPGPU-Sim uArch: Shader 96 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x149761f0, kernel=0x7cfde950
thread block = 2,7,0
GPGPU-Sim uArch: Shader 104 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x161791b0, kernel=0x7cfde950
thread block = 3,7,0
GPGPU-Sim uArch: Shader 112 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1797c170, kernel=0x7cfde950
thread block = 4,7,0
GPGPU-Sim uArch: Shader 120 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1917f130, kernel=0x7cfde950
thread block = 5,7,0
GPGPU-Sim uArch: Shader 128 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1a9820f0, kernel=0x7cfde950
thread block = 6,7,0
GPGPU-Sim uArch: Shader 136 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c1850b0, kernel=0x7cfde950
thread block = 7,7,0
GPGPU-Sim uArch: Shader 144 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1d988070, kernel=0x7cfde950
thread block = 8,7,0
GPGPU-Sim uArch: Shader 152 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f18b030, kernel=0x7cfde950
thread block = 9,7,0
GPGPU-Sim uArch: Shader 160 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2098dff0, kernel=0x7cfde950
thread block = 10,7,0
GPGPU-Sim uArch: Shader 168 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22190fb0, kernel=0x7cfde950
thread block = 11,7,0
GPGPU-Sim uArch: Shader 176 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23993f70, kernel=0x7cfde950
thread block = 12,7,0
GPGPU-Sim uArch: Shader 184 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25196f30, kernel=0x7cfde950
thread block = 0,8,0
GPGPU-Sim uArch: Shader 192 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26999ef0, kernel=0x7cfde950
thread block = 1,8,0
GPGPU-Sim uArch: Shader 200 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2819ceb0, kernel=0x7cfde950
thread block = 2,8,0
GPGPU-Sim uArch: Shader 208 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2999fe70, kernel=0x7cfde950
thread block = 3,8,0
GPGPU-Sim uArch: Shader 216 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b1a2e30, kernel=0x7cfde950
thread block = 4,8,0
GPGPU-Sim uArch: Shader 224 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c9a5df0, kernel=0x7cfde950
thread block = 5,8,0
GPGPU-Sim uArch: Shader 232 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e1a8db0, kernel=0x7cfde950
thread block = 6,8,0
GPGPU-Sim uArch: Shader 240 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f9abd70, kernel=0x7cfde950
thread block = 7,8,0
GPGPU-Sim uArch: Shader 248 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x311aed30, kernel=0x7cfde950
thread block = 8,8,0
GPGPU-Sim uArch: Shader 256 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x329b1cf0, kernel=0x7cfde950
thread block = 9,8,0
GPGPU-Sim uArch: Shader 264 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x341b4cb0, kernel=0x7cfde950
thread block = 10,8,0
GPGPU-Sim uArch: Shader 272 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x359b7c70, kernel=0x7cfde950
thread block = 11,8,0
GPGPU-Sim uArch: Shader 280 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x371bac30, kernel=0x7cfde950
thread block = 12,8,0
GPGPU-Sim uArch: Shader 288 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x389bdbf0, kernel=0x7cfde950
thread block = 0,9,0
GPGPU-Sim uArch: Shader 296 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a1c0bb0, kernel=0x7cfde950
thread block = 1,9,0
GPGPU-Sim uArch: Shader 304 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3b9c3b70, kernel=0x7cfde950
thread block = 2,9,0
GPGPU-Sim uArch: Shader 312 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d1c6b30, kernel=0x7cfde950
thread block = 3,9,0
GPGPU-Sim uArch: Shader 320 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3e9c9af0, kernel=0x7cfde950
thread block = 4,9,0
GPGPU-Sim uArch: Shader 328 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x401ccab0, kernel=0x7cfde950
thread block = 5,9,0
GPGPU-Sim uArch: Shader 336 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x419cfa70, kernel=0x7cfde950
thread block = 6,9,0
GPGPU-Sim uArch: Shader 344 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x431d2a30, kernel=0x7cfde950
thread block = 7,9,0
GPGPU-Sim uArch: Shader 352 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x449d59f0, kernel=0x7cfde950
thread block = 8,9,0
GPGPU-Sim uArch: Shader 360 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x461d89b0, kernel=0x7cfde950
thread block = 9,9,0
GPGPU-Sim uArch: Shader 368 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x479db970, kernel=0x7cfde950
thread block = 10,9,0
GPGPU-Sim uArch: Shader 376 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x491de930, kernel=0x7cfde950
thread block = 11,9,0
GPGPU-Sim uArch: Shader 384 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a9e18f0, kernel=0x7cfde950
thread block = 12,9,0
GPGPU-Sim uArch: Shader 392 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c1e48b0, kernel=0x7cfde950
thread block = 0,10,0
GPGPU-Sim uArch: Shader 400 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4d9e7870, kernel=0x7cfde950
thread block = 1,10,0
GPGPU-Sim uArch: Shader 408 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f1ea830, kernel=0x7cfde950
thread block = 2,10,0
GPGPU-Sim uArch: Shader 416 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x509ed7f0, kernel=0x7cfde950
thread block = 3,10,0
GPGPU-Sim uArch: Shader 424 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x521f07b0, kernel=0x7cfde950
thread block = 4,10,0
GPGPU-Sim uArch: Shader 432 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x539f3770, kernel=0x7cfde950
thread block = 5,10,0
GPGPU-Sim uArch: Shader 440 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x551f6730, kernel=0x7cfde950
thread block = 6,10,0
GPGPU-Sim uArch: Shader 448 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x569f96f0, kernel=0x7cfde950
thread block = 7,10,0
GPGPU-Sim uArch: Shader 456 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x581fc6b0, kernel=0x7cfde950
thread block = 8,10,0
GPGPU-Sim uArch: Shader 464 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x599ff670, kernel=0x7cfde950
thread block = 9,10,0
GPGPU-Sim uArch: Shader 472 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b202630, kernel=0x7cfde950
thread block = 10,10,0
GPGPU-Sim uArch: Shader 480 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5ca055f0, kernel=0x7cfde950
thread block = 11,10,0
GPGPU-Sim uArch: Shader 488 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e2085b0, kernel=0x7cfde950
thread block = 12,10,0
GPGPU-Sim uArch: Shader 496 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5fa0b570, kernel=0x7cfde950
thread block = 0,11,0
GPGPU-Sim uArch: Shader 504 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6120e530, kernel=0x7cfde950
thread block = 1,11,0
GPGPU-Sim uArch: Shader 512 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62a114f0, kernel=0x7cfde950
thread block = 2,11,0
GPGPU-Sim uArch: Shader 520 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x642144b0, kernel=0x7cfde950
thread block = 3,11,0
GPGPU-Sim uArch: Shader 528 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65a17470, kernel=0x7cfde950
thread block = 4,11,0
GPGPU-Sim uArch: Shader 536 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6721a430, kernel=0x7cfde950
thread block = 5,11,0
GPGPU-Sim uArch: Shader 544 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68a1d3f0, kernel=0x7cfde950
thread block = 6,11,0
GPGPU-Sim uArch: Shader 552 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a2203b0, kernel=0x7cfde950
thread block = 7,11,0
GPGPU-Sim uArch: Shader 560 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ba23370, kernel=0x7cfde950
thread block = 8,11,0
GPGPU-Sim uArch: Shader 568 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d226330, kernel=0x7cfde950
thread block = 9,11,0
GPGPU-Sim uArch: Shader 576 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ea292f0, kernel=0x7cfde950
thread block = 10,11,0
GPGPU-Sim uArch: Shader 584 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7022c2b0, kernel=0x7cfde950
thread block = 11,11,0
GPGPU-Sim uArch: Shader 592 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71a2f270, kernel=0x7cfde950
thread block = 12,11,0
GPGPU-Sim uArch: Shader 600 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73232230, kernel=0x7cfde950
thread block = 0,12,0
GPGPU-Sim uArch: Shader 608 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74a351f0, kernel=0x7cfde950
thread block = 1,12,0
GPGPU-Sim uArch: Shader 616 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x762381b0, kernel=0x7cfde950
thread block = 2,12,0
GPGPU-Sim uArch: Shader 624 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77a3b170, kernel=0x7cfde950
thread block = 3,12,0
GPGPU-Sim uArch: Shader 632 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7923e130, kernel=0x7cfde950
thread block = 4,12,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2c52b90, kernel=0x7cfde950
thread block = 5,12,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4455b50, kernel=0x7cfde950
thread block = 6,12,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5c58b10, kernel=0x7cfde950
thread block = 7,12,0
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x745bad0, kernel=0x7cfde950
thread block = 8,12,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8c5ea90, kernel=0x7cfde950
thread block = 9,12,0
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa461a50, kernel=0x7cfde950
thread block = 10,12,0
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbc64a10, kernel=0x7cfde950
thread block = 11,12,0
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd4679d0, kernel=0x7cfde950
thread block = 12,12,0
Destroy streams for kernel 16: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 6575
gpu_sim_insn = 1200512
gpu_ipc =     182.5874
gpu_tot_sim_cycle = 98641
gpu_tot_sim_insn = 9880120
gpu_tot_ipc =     100.1624
gpu_tot_issued_cta = 1368
gpu_occupancy = 10.6025% 
gpu_tot_occupancy = 10.6799% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.4687
partiton_level_parallism_total  =       2.7928
partiton_level_parallism_util =      34.1797
partiton_level_parallism_util_total  =      27.1250
L2_BW  =     198.0998 GB/Sec
L2_BW_total  =     101.1651 GB/Sec
gpu_total_sim_rate=12474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7037, Miss = 2854, Miss_rate = 0.406, Pending_hits = 3425, Reservation_fails = 1536
	L1D_cache_core[1]: Access = 7260, Miss = 2882, Miss_rate = 0.397, Pending_hits = 3592, Reservation_fails = 1686
	L1D_cache_core[2]: Access = 7226, Miss = 2761, Miss_rate = 0.382, Pending_hits = 3661, Reservation_fails = 1694
	L1D_cache_core[3]: Access = 7514, Miss = 2873, Miss_rate = 0.382, Pending_hits = 3802, Reservation_fails = 1669
	L1D_cache_core[4]: Access = 7282, Miss = 2784, Miss_rate = 0.382, Pending_hits = 3688, Reservation_fails = 1770
	L1D_cache_core[5]: Access = 7514, Miss = 2873, Miss_rate = 0.382, Pending_hits = 3804, Reservation_fails = 1873
	L1D_cache_core[6]: Access = 7330, Miss = 2802, Miss_rate = 0.382, Pending_hits = 3712, Reservation_fails = 1612
	L1D_cache_core[7]: Access = 7378, Miss = 2817, Miss_rate = 0.382, Pending_hits = 3740, Reservation_fails = 1571
	L1D_cache_core[8]: Access = 7108, Miss = 2710, Miss_rate = 0.381, Pending_hits = 3608, Reservation_fails = 1654
	L1D_cache_core[9]: Access = 6979, Miss = 2654, Miss_rate = 0.380, Pending_hits = 3560, Reservation_fails = 1977
	L1D_cache_core[10]: Access = 7123, Miss = 2711, Miss_rate = 0.381, Pending_hits = 3631, Reservation_fails = 1489
	L1D_cache_core[11]: Access = 6669, Miss = 2701, Miss_rate = 0.405, Pending_hits = 3265, Reservation_fails = 1559
	L1D_cache_core[12]: Access = 6925, Miss = 2741, Miss_rate = 0.396, Pending_hits = 3447, Reservation_fails = 1517
	L1D_cache_core[13]: Access = 6935, Miss = 2646, Miss_rate = 0.382, Pending_hits = 3522, Reservation_fails = 1658
	L1D_cache_core[14]: Access = 7244, Miss = 2766, Miss_rate = 0.382, Pending_hits = 3676, Reservation_fails = 1635
	L1D_cache_core[15]: Access = 6960, Miss = 2661, Miss_rate = 0.382, Pending_hits = 3545, Reservation_fails = 1458
	L1D_cache_core[16]: Access = 7248, Miss = 2772, Miss_rate = 0.382, Pending_hits = 3689, Reservation_fails = 1695
	L1D_cache_core[17]: Access = 7016, Miss = 2683, Miss_rate = 0.382, Pending_hits = 3573, Reservation_fails = 1609
	L1D_cache_core[18]: Access = 7248, Miss = 2772, Miss_rate = 0.382, Pending_hits = 3689, Reservation_fails = 1688
	L1D_cache_core[19]: Access = 7064, Miss = 2701, Miss_rate = 0.382, Pending_hits = 3597, Reservation_fails = 1567
	L1D_cache_core[20]: Access = 7199, Miss = 2755, Miss_rate = 0.383, Pending_hits = 3673, Reservation_fails = 1770
	L1D_cache_core[21]: Access = 7075, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3609, Reservation_fails = 1706
	L1D_cache_core[22]: Access = 6810, Miss = 2762, Miss_rate = 0.406, Pending_hits = 3333, Reservation_fails = 1785
	L1D_cache_core[23]: Access = 6875, Miss = 2726, Miss_rate = 0.397, Pending_hits = 3416, Reservation_fails = 1700
	L1D_cache_core[24]: Access = 6797, Miss = 2592, Miss_rate = 0.381, Pending_hits = 3444, Reservation_fails = 1624
	L1D_cache_core[25]: Access = 7105, Miss = 2712, Miss_rate = 0.382, Pending_hits = 3598, Reservation_fails = 1520
	L1D_cache_core[26]: Access = 6830, Miss = 2611, Miss_rate = 0.382, Pending_hits = 3471, Reservation_fails = 1587
	L1D_cache_core[27]: Access = 7142, Miss = 2731, Miss_rate = 0.382, Pending_hits = 3626, Reservation_fails = 1750
	L1D_cache_core[28]: Access = 6878, Miss = 2629, Miss_rate = 0.382, Pending_hits = 3495, Reservation_fails = 1586
	L1D_cache_core[29]: Access = 7166, Miss = 2740, Miss_rate = 0.382, Pending_hits = 3639, Reservation_fails = 1660
	L1D_cache_core[30]: Access = 6934, Miss = 2651, Miss_rate = 0.382, Pending_hits = 3523, Reservation_fails = 1583
	L1D_cache_core[31]: Access = 7084, Miss = 2707, Miss_rate = 0.382, Pending_hits = 3606, Reservation_fails = 1507
	L1D_cache_core[32]: Access = 6909, Miss = 2639, Miss_rate = 0.382, Pending_hits = 3517, Reservation_fails = 1518
	L1D_cache_core[33]: Access = 7001, Miss = 2834, Miss_rate = 0.405, Pending_hits = 3428, Reservation_fails = 1695
	L1D_cache_core[34]: Access = 6824, Miss = 2703, Miss_rate = 0.396, Pending_hits = 3391, Reservation_fails = 1472
	L1D_cache_core[35]: Access = 6998, Miss = 2671, Miss_rate = 0.382, Pending_hits = 3545, Reservation_fails = 1874
	L1D_cache_core[36]: Access = 7089, Miss = 2710, Miss_rate = 0.382, Pending_hits = 3592, Reservation_fails = 1726
	L1D_cache_core[37]: Access = 6807, Miss = 2605, Miss_rate = 0.383, Pending_hits = 3460, Reservation_fails = 1622
	L1D_cache_core[38]: Access = 7119, Miss = 2725, Miss_rate = 0.383, Pending_hits = 3615, Reservation_fails = 1562
	L1D_cache_core[39]: Access = 6863, Miss = 2627, Miss_rate = 0.383, Pending_hits = 3488, Reservation_fails = 1569
	L1D_cache_core[40]: Access = 7175, Miss = 2747, Miss_rate = 0.383, Pending_hits = 3643, Reservation_fails = 1687
	L1D_cache_core[41]: Access = 6911, Miss = 2645, Miss_rate = 0.383, Pending_hits = 3512, Reservation_fails = 1608
	L1D_cache_core[42]: Access = 7101, Miss = 2723, Miss_rate = 0.383, Pending_hits = 3607, Reservation_fails = 1796
	L1D_cache_core[43]: Access = 6889, Miss = 2642, Miss_rate = 0.384, Pending_hits = 3496, Reservation_fails = 1664
	L1D_cache_core[44]: Access = 6985, Miss = 2834, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 1775
	L1D_cache_core[45]: Access = 6766, Miss = 2684, Miss_rate = 0.397, Pending_hits = 3355, Reservation_fails = 1704
	L1D_cache_core[46]: Access = 7140, Miss = 2727, Miss_rate = 0.382, Pending_hits = 3593, Reservation_fails = 1825
	L1D_cache_core[47]: Access = 6950, Miss = 2656, Miss_rate = 0.382, Pending_hits = 3513, Reservation_fails = 1591
	L1D_cache_core[48]: Access = 6893, Miss = 2636, Miss_rate = 0.382, Pending_hits = 3494, Reservation_fails = 1418
	L1D_cache_core[49]: Access = 6989, Miss = 2675, Miss_rate = 0.383, Pending_hits = 3542, Reservation_fails = 1491
	L1D_cache_core[50]: Access = 6725, Miss = 2573, Miss_rate = 0.383, Pending_hits = 3410, Reservation_fails = 1404
	L1D_cache_core[51]: Access = 7037, Miss = 2693, Miss_rate = 0.383, Pending_hits = 3550, Reservation_fails = 1466
	L1D_cache_core[52]: Access = 6781, Miss = 2595, Miss_rate = 0.383, Pending_hits = 3438, Reservation_fails = 1477
	L1D_cache_core[53]: Access = 6962, Miss = 2666, Miss_rate = 0.383, Pending_hits = 3527, Reservation_fails = 1504
	L1D_cache_core[54]: Access = 6728, Miss = 2574, Miss_rate = 0.383, Pending_hits = 3411, Reservation_fails = 1307
	L1D_cache_core[55]: Access = 6952, Miss = 2818, Miss_rate = 0.405, Pending_hits = 3395, Reservation_fails = 1632
	L1D_cache_core[56]: Access = 6723, Miss = 2665, Miss_rate = 0.396, Pending_hits = 3334, Reservation_fails = 1554
	L1D_cache_core[57]: Access = 7173, Miss = 2743, Miss_rate = 0.382, Pending_hits = 3624, Reservation_fails = 1750
	L1D_cache_core[58]: Access = 6934, Miss = 2654, Miss_rate = 0.383, Pending_hits = 3507, Reservation_fails = 1671
	L1D_cache_core[59]: Access = 7150, Miss = 2740, Miss_rate = 0.383, Pending_hits = 3614, Reservation_fails = 1950
	L1D_cache_core[60]: Access = 6966, Miss = 2669, Miss_rate = 0.383, Pending_hits = 3531, Reservation_fails = 1692
	L1D_cache_core[61]: Access = 6926, Miss = 2652, Miss_rate = 0.383, Pending_hits = 3511, Reservation_fails = 1518
	L1D_cache_core[62]: Access = 7022, Miss = 2691, Miss_rate = 0.383, Pending_hits = 3559, Reservation_fails = 1618
	L1D_cache_core[63]: Access = 6758, Miss = 2589, Miss_rate = 0.383, Pending_hits = 3427, Reservation_fails = 1470
	L1D_cache_core[64]: Access = 6923, Miss = 2660, Miss_rate = 0.384, Pending_hits = 3500, Reservation_fails = 1562
	L1D_cache_core[65]: Access = 6715, Miss = 2580, Miss_rate = 0.384, Pending_hits = 3397, Reservation_fails = 1557
	L1D_cache_core[66]: Access = 6912, Miss = 2809, Miss_rate = 0.406, Pending_hits = 3366, Reservation_fails = 1641
	L1D_cache_core[67]: Access = 6657, Miss = 2642, Miss_rate = 0.397, Pending_hits = 3294, Reservation_fails = 1583
	L1D_cache_core[68]: Access = 7091, Miss = 2711, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1684
	L1D_cache_core[69]: Access = 6795, Miss = 2600, Miss_rate = 0.383, Pending_hits = 3429, Reservation_fails = 1383
	L1D_cache_core[70]: Access = 7068, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3571, Reservation_fails = 1561
	L1D_cache_core[71]: Access = 6836, Miss = 2619, Miss_rate = 0.383, Pending_hits = 3457, Reservation_fails = 1383
	L1D_cache_core[72]: Access = 7068, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3573, Reservation_fails = 1571
	L1D_cache_core[73]: Access = 6884, Miss = 2637, Miss_rate = 0.383, Pending_hits = 3481, Reservation_fails = 1420
	L1D_cache_core[74]: Access = 6844, Miss = 2620, Miss_rate = 0.383, Pending_hits = 3461, Reservation_fails = 1393
	L1D_cache_core[75]: Access = 6760, Miss = 2594, Miss_rate = 0.384, Pending_hits = 3410, Reservation_fails = 1623
	L1D_cache_core[76]: Access = 6559, Miss = 2513, Miss_rate = 0.383, Pending_hits = 3313, Reservation_fails = 1592
	L1D_cache_core[77]: Access = 6823, Miss = 2771, Miss_rate = 0.406, Pending_hits = 3321, Reservation_fails = 1536
	L1D_cache_core[78]: Access = 6622, Miss = 2627, Miss_rate = 0.397, Pending_hits = 3277, Reservation_fails = 1686
	L1D_cache_core[79]: Access = 7098, Miss = 2718, Miss_rate = 0.383, Pending_hits = 3574, Reservation_fails = 1619
	L1D_total_cache_accesses = 558856
	L1D_total_cache_misses = 215810
	L1D_total_cache_miss_rate = 0.3862
	L1D_total_cache_pending_hits = 281684
	L1D_total_cache_reservation_fails = 129099
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 281684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 281684
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 62819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189109

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10223
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 118876
ctas_completed 1368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
154, 154, 154, 109, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 11120576
gpgpu_n_tot_w_icount = 347518
gpgpu_n_stall_shd_mem = 249319
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86372
gpgpu_n_mem_write_global = 189109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1007044
gpgpu_n_store_insn = 336224
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 231619
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211766	W0_Idle:2809868	W0_Scoreboard:3131192	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:0	W8:166	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:4202	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2257	W25:0	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:294352
single_issue_nums: WS0:88378	WS1:86922	WS2:86506	WS3:85712	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 690976 {8:86372,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7564360 {40:189109,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3454880 {40:86372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1512872 {8:189109,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 334 
avg_icnt2mem_latency = 151 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79034 	180052 	16374 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	15973 	46199 	64437 	105591 	43239 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	79031 	65653 	61738 	47350 	19060 	2649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      28218     28178     16592     15693     16454     15895    none      none      none      none      none      none      none      none      none      none  
dram[1]:      26102     26532     16240     15684     15960     15736    none      none      none      none      none      none      none      none      none      none  
dram[2]:      20566     27394     16017     15400     15709     15889    none      none      none      none      none      none      none      none      none      none  
dram[3]:      26585     28482     16909     15394     16276     15258    none      none      none      none      none      none      none      none      none      none  
dram[4]:      28505     26908     16877     14925     16597     15856    none      none      none      none      none      none      none      none      none      none  
dram[5]:      27564     31794     16584     15898     15871     15581    none      none      none      none      none      none      none      none      none      none  
dram[6]:      28301     28282     16155     15056     16050     15437    none      none      none      none      none      none      none      none      none      none  
dram[7]:      24176     26000     16128     14447     16376     15756    none      none      none      none      none      none      none      none      none      none  
dram[8]:      24639     24592     16509     15616     15757     15450    none      none      none      none      none      none      none      none      none      none  
dram[9]:      29826     29044     16499     14732     16586     15950    none      none      none      none      none      none      none      none      none      none  
dram[10]:      28417     24933     16463     15002     16706     15739    none      none      none      none      none      none      none      none      none      none  
dram[11]:      27241     27648     16283     14780     15782     15808    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     26613     15998     16188     16348     15965    none      none      none      none      none      none      none      none      none      none  
dram[13]:      27568     27230     16474     16095     16075     15624    none      none      none      none      none      none      none      none      none      none  
dram[14]:      30199     29010     16796     16416     16404     15968    none      none      none      none      none      none      none      none      none      none  
dram[15]:      26890     27106     16086     16896     16034     15594    none      none      none      none      none      none      none      none      none      none  
dram[16]:      28164     28808     16452     16330     16466     15840    none      none      none      none      none      none      none      none      none      none  
dram[17]:      25324     27972     16344     16760     16366     15794    none      none      none      none      none      none      none      none      none      none  
dram[18]:      24709     28842     16348     16944     15724     15873    none      none      none      none      none      none      none      none      none      none  
dram[19]:      28646     28187     16815     17047     16453     15854    none      none      none      none      none      none      none      none      none      none  
dram[20]:      28402     29607     16541     16356     14583     16224    none      none      none      none      none      none      none      none      none      none  
dram[21]:      26856     26170     16559     17583     15778     15603    none      none      none      none      none      none      none      none      none      none  
dram[22]:      25941     25843     16188     16508     15355     15269    none      none      none      none      none      none      none      none      none      none  
dram[23]:      27512     30905     15984     16535     15060     16396    none      none      none      none      none      none      none      none      none      none  
dram[24]:      26108     28591     16409     16571     15632     15582    none      none      none      none      none      none      none      none      none      none  
dram[25]:      28064     28455     16160     16155     15992     16112    none      none      none      none      none      none      none      none      none      none  
dram[26]:      26500     28217     16397     16395     15930     16509    none      none      none      none      none      none      none      none      none      none  
dram[27]:      27566     28183     16185     16026     15712     15592    none      none      none      none      none      none      none      none      none      none  
dram[28]:      29058     25496     16203     16169     15802     16207    none      none      none      none      none      none      none      none      none      none  
dram[29]:      27558     27051     16193     15725     15513     15933    none      none      none      none      none      none      none      none      none      none  
dram[30]:      28344     30298     16875     15936     16098     16416    none      none      none      none      none      none      none      none      none      none  
dram[31]:      27909     25087     16278     16495     15481     16063    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       672       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       693       675       684         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       366       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73886 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002376
n_activity=420 dram_eff=0.419
bk0: 3a 74056i bk1: 3a 74056i bk2: 41a 74043i bk3: 49a 74031i bk4: 40a 74019i bk5: 40a 74003i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.002376 
total_CMD = 74068 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 73820 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73886 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002376 
Either_Row_CoL_Bus_Util = 0.002457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00552195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73890 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002322
n_activity=368 dram_eff=0.4674
bk0: 1a 74056i bk1: 3a 74056i bk2: 40a 74037i bk3: 48a 74024i bk4: 40a 74008i bk5: 40a 74005i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.002322 
total_CMD = 74068 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 73831 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73890 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.002403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0048604
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73887 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=403 dram_eff=0.4342
bk0: 3a 74055i bk1: 3a 74055i bk2: 40a 74035i bk3: 49a 74016i bk4: 40a 74026i bk5: 40a 74015i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.002363 
total_CMD = 74068 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 73823 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73887 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002363 
Either_Row_CoL_Bus_Util = 0.002444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00823568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73887 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002376
n_activity=384 dram_eff=0.4583
bk0: 2a 74056i bk1: 3a 74056i bk2: 43a 74043i bk3: 48a 74025i bk4: 40a 74010i bk5: 40a 74004i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.002376 
total_CMD = 74068 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 73826 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73887 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002376 
Either_Row_CoL_Bus_Util = 0.002444 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005525 
queue_avg = 0.006305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00630502
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73889 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002349
n_activity=337 dram_eff=0.5163
bk0: 1a 74056i bk1: 4a 74055i bk2: 41a 74035i bk3: 48a 74021i bk4: 40a 74032i bk5: 40a 73993i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.002349 
total_CMD = 74068 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 73830 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73889 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002349 
Either_Row_CoL_Bus_Util = 0.002417 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005587 
queue_avg = 0.004725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00472539
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73887 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=346 dram_eff=0.5058
bk0: 2a 74055i bk1: 1a 74056i bk2: 42a 74047i bk3: 50a 74031i bk4: 40a 74029i bk5: 40a 74012i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.002363 
total_CMD = 74068 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 73831 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73887 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002363 
Either_Row_CoL_Bus_Util = 0.002444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00496841
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73888 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002349
n_activity=346 dram_eff=0.5029
bk0: 2a 74055i bk1: 2a 74056i bk2: 41a 74035i bk3: 49a 74018i bk4: 40a 74028i bk5: 40a 74000i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.002349 
total_CMD = 74068 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 73838 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73888 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002349 
Either_Row_CoL_Bus_Util = 0.002430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00502241
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73889 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=359 dram_eff=0.4875
bk0: 5a 74055i bk1: 2a 74055i bk2: 40a 74043i bk3: 48a 74030i bk4: 40a 74021i bk5: 40a 73995i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.002363 
total_CMD = 74068 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 73819 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73889 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002363 
Either_Row_CoL_Bus_Util = 0.002417 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.011173 
queue_avg = 0.003362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00336178
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73888 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=465 dram_eff=0.3763
bk0: 4a 74055i bk1: 1a 74056i bk2: 41a 74045i bk3: 49a 74036i bk4: 40a 74037i bk5: 40a 74026i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.002363 
total_CMD = 74068 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 73827 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73888 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002363 
Either_Row_CoL_Bus_Util = 0.002430 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005556 
queue_avg = 0.001539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153913
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73887 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=414 dram_eff=0.4227
bk0: 1a 74056i bk1: 4a 74056i bk2: 42a 74039i bk3: 48a 74025i bk4: 40a 74022i bk5: 40a 73997i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.002363 
total_CMD = 74068 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 73824 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73887 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002363 
Either_Row_CoL_Bus_Util = 0.002444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00390182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73888 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002349
n_activity=424 dram_eff=0.4104
bk0: 4a 74053i bk1: 1a 74056i bk2: 40a 74041i bk3: 49a 74036i bk4: 40a 74022i bk5: 40a 74008i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.002349 
total_CMD = 74068 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 73824 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73888 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002349 
Either_Row_CoL_Bus_Util = 0.002430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00388832
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73889 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002336
n_activity=444 dram_eff=0.3896
bk0: 1a 74056i bk1: 4a 74054i bk2: 40a 74039i bk3: 48a 74039i bk4: 40a 74035i bk5: 40a 74035i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.002336 
total_CMD = 74068 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 73819 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73889 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002336 
Either_Row_CoL_Bus_Util = 0.002417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00198466
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73898 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002214
n_activity=362 dram_eff=0.453
bk0: 1a 74056i bk1: 2a 74056i bk2: 41a 74042i bk3: 40a 74034i bk4: 40a 74026i bk5: 40a 73998i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.002214 
total_CMD = 74068 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 73840 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73898 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002214 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0060485
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73895 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002255
n_activity=303 dram_eff=0.5512
bk0: 4a 74054i bk1: 2a 74055i bk2: 41a 74039i bk3: 40a 74038i bk4: 40a 74027i bk5: 40a 74000i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.002255 
total_CMD = 74068 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 73844 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73895 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002255 
Either_Row_CoL_Bus_Util = 0.002336 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00355079
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73893 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002282
n_activity=375 dram_eff=0.4507
bk0: 2a 74055i bk1: 4a 74055i bk2: 42a 74038i bk3: 41a 74040i bk4: 40a 74021i bk5: 40a 74002i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.002282 
total_CMD = 74068 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 73825 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73893 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002282 
Either_Row_CoL_Bus_Util = 0.002363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00503591
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73898 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002228
n_activity=370 dram_eff=0.4459
bk0: 2a 74056i bk1: 1a 74056i bk2: 40a 74036i bk3: 42a 74033i bk4: 40a 74021i bk5: 40a 73995i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.002228 
total_CMD = 74068 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 73828 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73898 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002228 
Either_Row_CoL_Bus_Util = 0.002295 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005882 
queue_avg = 0.003929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00392882
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73889 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002349
n_activity=391 dram_eff=0.445
bk0: 3a 74056i bk1: 2a 74056i bk2: 41a 74045i bk3: 48a 74031i bk4: 40a 74034i bk5: 40a 74008i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.002349 
total_CMD = 74068 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 73820 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73889 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002349 
Either_Row_CoL_Bus_Util = 0.002417 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005587 
queue_avg = 0.004185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00418534
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73887 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002376
n_activity=339 dram_eff=0.5192
bk0: 3a 74056i bk1: 3a 74056i bk2: 40a 74036i bk3: 50a 74030i bk4: 40a 74030i bk5: 40a 73991i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.002376 
total_CMD = 74068 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 73833 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73887 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002376 
Either_Row_CoL_Bus_Util = 0.002444 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005525 
queue_avg = 0.004604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00460388
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73889 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002349
n_activity=293 dram_eff=0.5939
bk0: 3a 74056i bk1: 2a 74055i bk2: 40a 74043i bk3: 49a 74019i bk4: 40a 74017i bk5: 40a 74003i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.002349 
total_CMD = 74068 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 73845 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73889 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002349 
Either_Row_CoL_Bus_Util = 0.002417 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005587 
queue_avg = 0.003645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0036453
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73885 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00239
n_activity=392 dram_eff=0.4515
bk0: 3a 74056i bk1: 3a 74055i bk2: 43a 74042i bk3: 48a 74034i bk4: 40a 74021i bk5: 40a 73978i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.002390 
total_CMD = 74068 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 73830 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73885 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002390 
Either_Row_CoL_Bus_Util = 0.002471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0135551
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73878 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002484
n_activity=446 dram_eff=0.4126
bk0: 2a 74055i bk1: 5a 74056i bk2: 41a 74035i bk3: 48a 74026i bk4: 48a 74021i bk5: 40a 74006i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.002484 
total_CMD = 74068 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 73806 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73878 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002484 
Either_Row_CoL_Bus_Util = 0.002565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00388832
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73884 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002403
n_activity=384 dram_eff=0.4635
bk0: 2a 74054i bk1: 2a 74056i bk2: 42a 74042i bk3: 50a 74025i bk4: 42a 74019i bk5: 40a 73994i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.002403 
total_CMD = 74068 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 73830 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73884 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002403 
Either_Row_CoL_Bus_Util = 0.002484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00526543
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73882 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00243
n_activity=413 dram_eff=0.4358
bk0: 1a 74056i bk1: 2a 74056i bk2: 41a 74046i bk3: 48a 74027i bk4: 48a 74013i bk5: 40a 73980i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.002430 
total_CMD = 74068 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 73817 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73882 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002430 
Either_Row_CoL_Bus_Util = 0.002511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00635902
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73881 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002444
n_activity=394 dram_eff=0.4594
bk0: 4a 74055i bk1: 1a 74056i bk2: 40a 74047i bk3: 48a 74030i bk4: 48a 74012i bk5: 40a 73984i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.002444 
total_CMD = 74068 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 73822 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73881 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002444 
Either_Row_CoL_Bus_Util = 0.002525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00872171
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73883 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002444
n_activity=349 dram_eff=0.5186
bk0: 2a 74056i bk1: 1a 74055i bk2: 41a 74040i bk3: 49a 74023i bk4: 48a 74017i bk5: 40a 73985i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.002444 
total_CMD = 74068 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 73831 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73883 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002444 
Either_Row_CoL_Bus_Util = 0.002498 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.010811 
queue_avg = 0.006899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00689907
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73879 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002471
n_activity=365 dram_eff=0.5014
bk0: 2a 74056i bk1: 4a 74054i bk2: 41a 74046i bk3: 48a 74029i bk4: 48a 74026i bk5: 40a 73980i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002471 
total_CMD = 74068 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 73811 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73879 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002471 
Either_Row_CoL_Bus_Util = 0.002552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00768213
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73881 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002444
n_activity=341 dram_eff=0.5308
bk0: 2a 74056i bk1: 1a 74056i bk2: 41a 74043i bk3: 49a 74028i bk4: 48a 74014i bk5: 40a 74004i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.002444 
total_CMD = 74068 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 73818 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73881 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002444 
Either_Row_CoL_Bus_Util = 0.002525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00475239
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73880 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002457
n_activity=383 dram_eff=0.4752
bk0: 2a 74054i bk1: 4a 74055i bk2: 40a 74040i bk3: 48a 74023i bk4: 48a 74014i bk5: 40a 74016i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.002457 
total_CMD = 74068 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 73818 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73880 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002457 
Either_Row_CoL_Bus_Util = 0.002538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00341578
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73881 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002444
n_activity=367 dram_eff=0.4932
bk0: 1a 74056i bk1: 2a 74054i bk2: 41a 74035i bk3: 49a 74032i bk4: 48a 74024i bk5: 40a 73993i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.002444 
total_CMD = 74068 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 73813 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73881 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002444 
Either_Row_CoL_Bus_Util = 0.002525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00788465
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73880 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002457
n_activity=329 dram_eff=0.5532
bk0: 4a 74052i bk1: 1a 74054i bk2: 41a 74043i bk3: 48a 74030i bk4: 48a 74016i bk5: 40a 73990i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.002457 
total_CMD = 74068 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 73840 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73880 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002457 
Either_Row_CoL_Bus_Util = 0.002538 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00781714
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73876 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002525
n_activity=398 dram_eff=0.4698
bk0: 4a 74055i bk1: 5a 74053i bk2: 42a 74034i bk3: 48a 74029i bk4: 48a 74010i bk5: 40a 73996i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.002525 
total_CMD = 74068 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 73806 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73876 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002525 
Either_Row_CoL_Bus_Util = 0.002592 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005208 
queue_avg = 0.012705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0127045
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74068 n_nop=73882 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002444
n_activity=396 dram_eff=0.4571
bk0: 1a 74056i bk1: 2a 74056i bk2: 40a 74028i bk3: 50a 74028i bk4: 48a 74018i bk5: 40a 74012i bk6: 0a 74068i bk7: 0a 74068i bk8: 0a 74068i bk9: 0a 74068i bk10: 0a 74068i bk11: 0a 74068i bk12: 0a 74068i bk13: 0a 74068i bk14: 0a 74068i bk15: 0a 74068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.002444 
total_CMD = 74068 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 73814 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 74068 
n_nop = 73882 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.002444 
Either_Row_CoL_Bus_Util = 0.002511 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.005376 
queue_avg = 0.004982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00498191

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4188, Miss = 88, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 4525, Miss = 96, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 3979, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 4271, Miss = 92, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 3993, Miss = 86, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 4436, Miss = 96, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 4330, Miss = 90, Miss_rate = 0.021, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 4323, Miss = 94, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 4203, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 4175, Miss = 92, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 4481, Miss = 96, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 3964, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 4384, Miss = 96, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 4007, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 4399, Miss = 96, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 4133, Miss = 88, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 4180, Miss = 94, Miss_rate = 0.022, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 4173, Miss = 88, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 4224, Miss = 94, Miss_rate = 0.022, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 4203, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 4100, Miss = 92, Miss_rate = 0.022, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 4083, Miss = 92, Miss_rate = 0.023, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 3923, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 3964, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 4218, Miss = 88, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 4106, Miss = 86, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 4218, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 4315, Miss = 90, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 3964, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 4106, Miss = 86, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 4076, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 4471, Miss = 94, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 4191, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 4583, Miss = 96, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 4048, Miss = 86, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 4560, Miss = 94, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 4330, Miss = 90, Miss_rate = 0.021, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 4702, Miss = 96, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 4203, Miss = 88, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 4816, Miss = 104, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 4830, Miss = 100, Miss_rate = 0.021, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 3964, Miss = 84, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 4684, Miss = 100, Miss_rate = 0.021, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 4077, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 4588, Miss = 100, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 4106, Miss = 86, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 4732, Miss = 100, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 4203, Miss = 88, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 4851, Miss = 102, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 4720, Miss = 100, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 4859, Miss = 102, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 4091, Miss = 86, Miss_rate = 0.021, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 4703, Miss = 100, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 4203, Miss = 88, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 4703, Miss = 100, Miss_rate = 0.021, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 4330, Miss = 90, Miss_rate = 0.021, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 5114, Miss = 108, Miss_rate = 0.021, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 3934, Miss = 84, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 4786, Miss = 102, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 275481
L2_total_cache_misses = 5848
L2_total_cache_miss_rate = 0.0212
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189109
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=275481
icnt_total_pkts_simt_to_mem=275481
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 275481
Req_Network_cycles = 98641
Req_Network_injected_packets_per_cycle =       2.7928 
Req_Network_conflicts_per_cycle =       2.4730
Req_Network_conflicts_per_cycle_util =      24.0291
Req_Bank_Level_Parallism =      27.1356
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.9353
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0479

Reply_Network_injected_packets_num = 275481
Reply_Network_cycles = 98641
Reply_Network_injected_packets_per_cycle =        2.7928
Reply_Network_conflicts_per_cycle =        2.3971
Reply_Network_conflicts_per_cycle_util =      21.6732
Reply_Bank_Level_Parallism =      25.2503
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4276
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0349
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 12 sec (792 sec)
gpgpu_simulation_rate = 12474 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 9129032x
Processing kernel ./traces/kernel-17.traceg
-kernel name = _Z4Fan1PfS_ii
-kernel id = 17
-grid dim = (2,1,1)
-block dim = (128,1,1)
-shmem = 0
-nregs = 15
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-17.traceg
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z4Fan1PfS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0xec6a990, kernel=0x846d11c0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 17 '_Z4Fan1PfS_ii'
Starting issue_block2core, core=0x1046d950, kernel=0x846d11c0
thread block = 1,0,0
Destroy streams for kernel 17: size 0
kernel_name = _Z4Fan1PfS_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 5741
gpu_sim_insn = 8615
gpu_ipc =       1.5006
gpu_tot_sim_cycle = 104382
gpu_tot_sim_insn = 9888735
gpu_tot_ipc =      94.7360
gpu_tot_issued_cta = 1370
gpu_occupancy = 5.3107% 
gpu_tot_occupancy = 10.6751% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0697
partiton_level_parallism_total  =       2.6430
partiton_level_parallism_util =       1.5444
partiton_level_parallism_util_total  =      26.4888
L2_BW  =       2.5239 GB/Sec
L2_BW_total  =      95.7398 GB/Sec
gpu_total_sim_rate=11856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7037, Miss = 2854, Miss_rate = 0.406, Pending_hits = 3425, Reservation_fails = 1536
	L1D_cache_core[1]: Access = 7260, Miss = 2882, Miss_rate = 0.397, Pending_hits = 3592, Reservation_fails = 1686
	L1D_cache_core[2]: Access = 7226, Miss = 2761, Miss_rate = 0.382, Pending_hits = 3661, Reservation_fails = 1694
	L1D_cache_core[3]: Access = 7514, Miss = 2873, Miss_rate = 0.382, Pending_hits = 3802, Reservation_fails = 1669
	L1D_cache_core[4]: Access = 7282, Miss = 2784, Miss_rate = 0.382, Pending_hits = 3688, Reservation_fails = 1770
	L1D_cache_core[5]: Access = 7514, Miss = 2873, Miss_rate = 0.382, Pending_hits = 3804, Reservation_fails = 1873
	L1D_cache_core[6]: Access = 7330, Miss = 2802, Miss_rate = 0.382, Pending_hits = 3712, Reservation_fails = 1612
	L1D_cache_core[7]: Access = 7378, Miss = 2817, Miss_rate = 0.382, Pending_hits = 3740, Reservation_fails = 1571
	L1D_cache_core[8]: Access = 7368, Miss = 2967, Miss_rate = 0.403, Pending_hits = 3611, Reservation_fails = 1750
	L1D_cache_core[9]: Access = 7124, Miss = 2797, Miss_rate = 0.393, Pending_hits = 3562, Reservation_fails = 2019
	L1D_cache_core[10]: Access = 7123, Miss = 2711, Miss_rate = 0.381, Pending_hits = 3631, Reservation_fails = 1489
	L1D_cache_core[11]: Access = 6669, Miss = 2701, Miss_rate = 0.405, Pending_hits = 3265, Reservation_fails = 1559
	L1D_cache_core[12]: Access = 6925, Miss = 2741, Miss_rate = 0.396, Pending_hits = 3447, Reservation_fails = 1517
	L1D_cache_core[13]: Access = 6935, Miss = 2646, Miss_rate = 0.382, Pending_hits = 3522, Reservation_fails = 1658
	L1D_cache_core[14]: Access = 7244, Miss = 2766, Miss_rate = 0.382, Pending_hits = 3676, Reservation_fails = 1635
	L1D_cache_core[15]: Access = 6960, Miss = 2661, Miss_rate = 0.382, Pending_hits = 3545, Reservation_fails = 1458
	L1D_cache_core[16]: Access = 7248, Miss = 2772, Miss_rate = 0.382, Pending_hits = 3689, Reservation_fails = 1695
	L1D_cache_core[17]: Access = 7016, Miss = 2683, Miss_rate = 0.382, Pending_hits = 3573, Reservation_fails = 1609
	L1D_cache_core[18]: Access = 7248, Miss = 2772, Miss_rate = 0.382, Pending_hits = 3689, Reservation_fails = 1688
	L1D_cache_core[19]: Access = 7064, Miss = 2701, Miss_rate = 0.382, Pending_hits = 3597, Reservation_fails = 1567
	L1D_cache_core[20]: Access = 7199, Miss = 2755, Miss_rate = 0.383, Pending_hits = 3673, Reservation_fails = 1770
	L1D_cache_core[21]: Access = 7075, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3609, Reservation_fails = 1706
	L1D_cache_core[22]: Access = 6810, Miss = 2762, Miss_rate = 0.406, Pending_hits = 3333, Reservation_fails = 1785
	L1D_cache_core[23]: Access = 6875, Miss = 2726, Miss_rate = 0.397, Pending_hits = 3416, Reservation_fails = 1700
	L1D_cache_core[24]: Access = 6797, Miss = 2592, Miss_rate = 0.381, Pending_hits = 3444, Reservation_fails = 1624
	L1D_cache_core[25]: Access = 7105, Miss = 2712, Miss_rate = 0.382, Pending_hits = 3598, Reservation_fails = 1520
	L1D_cache_core[26]: Access = 6830, Miss = 2611, Miss_rate = 0.382, Pending_hits = 3471, Reservation_fails = 1587
	L1D_cache_core[27]: Access = 7142, Miss = 2731, Miss_rate = 0.382, Pending_hits = 3626, Reservation_fails = 1750
	L1D_cache_core[28]: Access = 6878, Miss = 2629, Miss_rate = 0.382, Pending_hits = 3495, Reservation_fails = 1586
	L1D_cache_core[29]: Access = 7166, Miss = 2740, Miss_rate = 0.382, Pending_hits = 3639, Reservation_fails = 1660
	L1D_cache_core[30]: Access = 6934, Miss = 2651, Miss_rate = 0.382, Pending_hits = 3523, Reservation_fails = 1583
	L1D_cache_core[31]: Access = 7084, Miss = 2707, Miss_rate = 0.382, Pending_hits = 3606, Reservation_fails = 1507
	L1D_cache_core[32]: Access = 6909, Miss = 2639, Miss_rate = 0.382, Pending_hits = 3517, Reservation_fails = 1518
	L1D_cache_core[33]: Access = 7001, Miss = 2834, Miss_rate = 0.405, Pending_hits = 3428, Reservation_fails = 1695
	L1D_cache_core[34]: Access = 6824, Miss = 2703, Miss_rate = 0.396, Pending_hits = 3391, Reservation_fails = 1472
	L1D_cache_core[35]: Access = 6998, Miss = 2671, Miss_rate = 0.382, Pending_hits = 3545, Reservation_fails = 1874
	L1D_cache_core[36]: Access = 7089, Miss = 2710, Miss_rate = 0.382, Pending_hits = 3592, Reservation_fails = 1726
	L1D_cache_core[37]: Access = 6807, Miss = 2605, Miss_rate = 0.383, Pending_hits = 3460, Reservation_fails = 1622
	L1D_cache_core[38]: Access = 7119, Miss = 2725, Miss_rate = 0.383, Pending_hits = 3615, Reservation_fails = 1562
	L1D_cache_core[39]: Access = 6863, Miss = 2627, Miss_rate = 0.383, Pending_hits = 3488, Reservation_fails = 1569
	L1D_cache_core[40]: Access = 7175, Miss = 2747, Miss_rate = 0.383, Pending_hits = 3643, Reservation_fails = 1687
	L1D_cache_core[41]: Access = 6911, Miss = 2645, Miss_rate = 0.383, Pending_hits = 3512, Reservation_fails = 1608
	L1D_cache_core[42]: Access = 7101, Miss = 2723, Miss_rate = 0.383, Pending_hits = 3607, Reservation_fails = 1796
	L1D_cache_core[43]: Access = 6889, Miss = 2642, Miss_rate = 0.384, Pending_hits = 3496, Reservation_fails = 1664
	L1D_cache_core[44]: Access = 6985, Miss = 2834, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 1775
	L1D_cache_core[45]: Access = 6766, Miss = 2684, Miss_rate = 0.397, Pending_hits = 3355, Reservation_fails = 1704
	L1D_cache_core[46]: Access = 7140, Miss = 2727, Miss_rate = 0.382, Pending_hits = 3593, Reservation_fails = 1825
	L1D_cache_core[47]: Access = 6950, Miss = 2656, Miss_rate = 0.382, Pending_hits = 3513, Reservation_fails = 1591
	L1D_cache_core[48]: Access = 6893, Miss = 2636, Miss_rate = 0.382, Pending_hits = 3494, Reservation_fails = 1418
	L1D_cache_core[49]: Access = 6989, Miss = 2675, Miss_rate = 0.383, Pending_hits = 3542, Reservation_fails = 1491
	L1D_cache_core[50]: Access = 6725, Miss = 2573, Miss_rate = 0.383, Pending_hits = 3410, Reservation_fails = 1404
	L1D_cache_core[51]: Access = 7037, Miss = 2693, Miss_rate = 0.383, Pending_hits = 3550, Reservation_fails = 1466
	L1D_cache_core[52]: Access = 6781, Miss = 2595, Miss_rate = 0.383, Pending_hits = 3438, Reservation_fails = 1477
	L1D_cache_core[53]: Access = 6962, Miss = 2666, Miss_rate = 0.383, Pending_hits = 3527, Reservation_fails = 1504
	L1D_cache_core[54]: Access = 6728, Miss = 2574, Miss_rate = 0.383, Pending_hits = 3411, Reservation_fails = 1307
	L1D_cache_core[55]: Access = 6952, Miss = 2818, Miss_rate = 0.405, Pending_hits = 3395, Reservation_fails = 1632
	L1D_cache_core[56]: Access = 6723, Miss = 2665, Miss_rate = 0.396, Pending_hits = 3334, Reservation_fails = 1554
	L1D_cache_core[57]: Access = 7173, Miss = 2743, Miss_rate = 0.382, Pending_hits = 3624, Reservation_fails = 1750
	L1D_cache_core[58]: Access = 6934, Miss = 2654, Miss_rate = 0.383, Pending_hits = 3507, Reservation_fails = 1671
	L1D_cache_core[59]: Access = 7150, Miss = 2740, Miss_rate = 0.383, Pending_hits = 3614, Reservation_fails = 1950
	L1D_cache_core[60]: Access = 6966, Miss = 2669, Miss_rate = 0.383, Pending_hits = 3531, Reservation_fails = 1692
	L1D_cache_core[61]: Access = 6926, Miss = 2652, Miss_rate = 0.383, Pending_hits = 3511, Reservation_fails = 1518
	L1D_cache_core[62]: Access = 7022, Miss = 2691, Miss_rate = 0.383, Pending_hits = 3559, Reservation_fails = 1618
	L1D_cache_core[63]: Access = 6758, Miss = 2589, Miss_rate = 0.383, Pending_hits = 3427, Reservation_fails = 1470
	L1D_cache_core[64]: Access = 6923, Miss = 2660, Miss_rate = 0.384, Pending_hits = 3500, Reservation_fails = 1562
	L1D_cache_core[65]: Access = 6715, Miss = 2580, Miss_rate = 0.384, Pending_hits = 3397, Reservation_fails = 1557
	L1D_cache_core[66]: Access = 6912, Miss = 2809, Miss_rate = 0.406, Pending_hits = 3366, Reservation_fails = 1641
	L1D_cache_core[67]: Access = 6657, Miss = 2642, Miss_rate = 0.397, Pending_hits = 3294, Reservation_fails = 1583
	L1D_cache_core[68]: Access = 7091, Miss = 2711, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1684
	L1D_cache_core[69]: Access = 6795, Miss = 2600, Miss_rate = 0.383, Pending_hits = 3429, Reservation_fails = 1383
	L1D_cache_core[70]: Access = 7068, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3571, Reservation_fails = 1561
	L1D_cache_core[71]: Access = 6836, Miss = 2619, Miss_rate = 0.383, Pending_hits = 3457, Reservation_fails = 1383
	L1D_cache_core[72]: Access = 7068, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3573, Reservation_fails = 1571
	L1D_cache_core[73]: Access = 6884, Miss = 2637, Miss_rate = 0.383, Pending_hits = 3481, Reservation_fails = 1420
	L1D_cache_core[74]: Access = 6844, Miss = 2620, Miss_rate = 0.383, Pending_hits = 3461, Reservation_fails = 1393
	L1D_cache_core[75]: Access = 6760, Miss = 2594, Miss_rate = 0.384, Pending_hits = 3410, Reservation_fails = 1623
	L1D_cache_core[76]: Access = 6559, Miss = 2513, Miss_rate = 0.383, Pending_hits = 3313, Reservation_fails = 1592
	L1D_cache_core[77]: Access = 6823, Miss = 2771, Miss_rate = 0.406, Pending_hits = 3321, Reservation_fails = 1536
	L1D_cache_core[78]: Access = 6622, Miss = 2627, Miss_rate = 0.397, Pending_hits = 3277, Reservation_fails = 1686
	L1D_cache_core[79]: Access = 7098, Miss = 2718, Miss_rate = 0.383, Pending_hits = 3574, Reservation_fails = 1619
	L1D_total_cache_accesses = 559261
	L1D_total_cache_misses = 216210
	L1D_total_cache_miss_rate = 0.3866
	L1D_total_cache_pending_hits = 281689
	L1D_total_cache_reservation_fails = 129237
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 281689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 281689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 62819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189308

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10296
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 118941
ctas_completed 1370, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
154, 154, 154, 109, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 11130944
gpgpu_n_tot_w_icount = 347842
gpgpu_n_stall_shd_mem = 249582
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86573
gpgpu_n_mem_write_global = 189308
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1007442
gpgpu_n_store_insn = 336423
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 231882
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211794	W0_Idle:2812400	W0_Scoreboard:3134020	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:34	W8:166	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:4202	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2257	W25:1	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:294613
single_issue_nums: WS0:88468	WS1:87012	WS2:86596	WS3:85766	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 692584 {8:86573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7572320 {40:189308,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3462920 {40:86573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1514464 {8:189308,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 334 
avg_icnt2mem_latency = 151 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79434 	180052 	16374 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	16041 	46530 	64438 	105591 	43239 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	79409 	65675 	61738 	47350 	19060 	2649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      28421     28387     16598     15710     16459     15900    none      none      none      none      none      none      none      none      none      none  
dram[1]:      26299     26729     16250     15688     15965     15747    none      none      none      none      none      none      none      none      none      none  
dram[2]:      20700     27594     16028     15409     15730     15889    none      none      none      none      none      none      none      none      none      none  
dram[3]:      26787     28690     16933     15399     16276     15273    none      none      none      none      none      none      none      none      none      none  
dram[4]:      28702     27112     16891     14934     16602     15866    none      none      none      none      none      none      none      none      none      none  
dram[5]:      27774     32013     16594     15911     15881     15585    none      none      none      none      none      none      none      none      none      none  
dram[6]:      28509     28494     16170     15069     16055     15452    none      none      none      none      none      none      none      none      none      none  
dram[7]:      24347     26211     16138     14459     16381     15756    none      none      none      none      none      none      none      none      none      none  
dram[8]:      24795     24783     16520     15621     15772     15465    none      none      none      none      none      none      none      none      none      none  
dram[9]:      30045     29256     16523     14745     16596     15960    none      none      none      none      none      none      none      none      none      none  
dram[10]:      28621     25135     16468     15014     16711     15745    none      none      none      none      none      none      none      none      none      none  
dram[11]:      27455     27845     16293     14784     15787     15819    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     26814     16018     16199     16354     15970    none      none      none      none      none      none      none      none      none      none  
dram[13]:      27773     27432     16479     16105     16080     15629    none      none      none      none      none      none      none      none      none      none  
dram[14]:      30408     29220     16816     16426     16404     15979    none      none      none      none      none      none      none      none      none      none  
dram[15]:      27100     27302     16091     16906     16054     15599    none      none      none      none      none      none      none      none      none      none  
dram[16]:      28378     29027     16462     16355     16471     15840    none      none      none      none      none      none      none      none      none      none  
dram[17]:      25455     28167     16355     16768     16371     15799    none      none      none      none      none      none      none      none      none      none  
dram[18]:      24847     29038     16352     16953     15744     15884    none      none      none      none      none      none      none      none      none      none  
dram[19]:      28863     28400     16834     17051     16453     15864    none      none      none      none      none      none      none      none      none      none  
dram[20]:      28600     29807     16556     16360     14592     16230    none      none      none      none      none      none      none      none      none      none  
dram[21]:      27057     26364     16574     17596     15794     15614    none      none      none      none      none      none      none      none      none      none  
dram[22]:      26143     26044     16204     16517     15355     15284    none      none      none      none      none      none      none      none      none      none  
dram[23]:      27662     31104     15999     16548     15064     16396    none      none      none      none      none      none      none      none      none      none  
dram[24]:      26314     28780     16414     16580     15641     15597    none      none      none      none      none      none      none      none      none      none  
dram[25]:      28266     28662     16180     16159     15996     16123    none      none      none      none      none      none      none      none      none      none  
dram[26]:      26719     28431     16407     16407     15939     16514    none      none      none      none      none      none      none      none      none      none  
dram[27]:      27663     28382     16195     16031     15716     15602    none      none      none      none      none      none      none      none      none      none  
dram[28]:      29277     25706     16223     16173     15811     16212    none      none      none      none      none      none      none      none      none      none  
dram[29]:      27773     27270     16198     15742     15517     15938    none      none      none      none      none      none      none      none      none      none  
dram[30]:      28544     30495     16894     15941     16098     16421    none      none      none      none      none      none      none      none      none      none  
dram[31]:      28107     25289     16283     16508     15503     16078    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       672       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       693       675       684         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       366       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78196 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002246
n_activity=420 dram_eff=0.419
bk0: 3a 78366i bk1: 3a 78366i bk2: 41a 78353i bk3: 49a 78341i bk4: 40a 78329i bk5: 40a 78313i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.002246 
total_CMD = 78378 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 78130 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78196 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002246 
Either_Row_CoL_Bus_Util = 0.002322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0052183
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78200 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002194
n_activity=368 dram_eff=0.4674
bk0: 1a 78366i bk1: 3a 78366i bk2: 40a 78347i bk3: 48a 78334i bk4: 40a 78318i bk5: 40a 78315i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.002194 
total_CMD = 78378 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 78141 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78200 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.002271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00459313
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78197 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002233
n_activity=403 dram_eff=0.4342
bk0: 3a 78365i bk1: 3a 78365i bk2: 40a 78345i bk3: 49a 78326i bk4: 40a 78336i bk5: 40a 78325i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.002233 
total_CMD = 78378 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 78133 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78197 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002233 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0077828
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78197 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002246
n_activity=384 dram_eff=0.4583
bk0: 2a 78366i bk1: 3a 78366i bk2: 43a 78353i bk3: 48a 78335i bk4: 40a 78320i bk5: 40a 78314i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.002246 
total_CMD = 78378 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 78136 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78197 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002246 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005525 
queue_avg = 0.005958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0059583
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78199 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00222
n_activity=337 dram_eff=0.5163
bk0: 1a 78366i bk1: 4a 78365i bk2: 41a 78345i bk3: 48a 78331i bk4: 40a 78342i bk5: 40a 78303i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.002220 
total_CMD = 78378 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 78140 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78199 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002220 
Either_Row_CoL_Bus_Util = 0.002284 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005587 
queue_avg = 0.004466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00446554
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78197 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002233
n_activity=346 dram_eff=0.5058
bk0: 2a 78365i bk1: 1a 78366i bk2: 42a 78357i bk3: 50a 78341i bk4: 40a 78339i bk5: 40a 78322i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.002233 
total_CMD = 78378 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 78141 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78197 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002233 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0046952
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78198 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00222
n_activity=346 dram_eff=0.5029
bk0: 2a 78365i bk1: 2a 78366i bk2: 41a 78345i bk3: 49a 78328i bk4: 40a 78338i bk5: 40a 78310i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.002220 
total_CMD = 78378 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 78148 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78198 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002220 
Either_Row_CoL_Bus_Util = 0.002297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00474623
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78199 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002233
n_activity=359 dram_eff=0.4875
bk0: 5a 78365i bk1: 2a 78365i bk2: 40a 78353i bk3: 48a 78340i bk4: 40a 78331i bk5: 40a 78305i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.002233 
total_CMD = 78378 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 78129 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78199 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002233 
Either_Row_CoL_Bus_Util = 0.002284 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.011173 
queue_avg = 0.003177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00317691
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78198 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002233
n_activity=465 dram_eff=0.3763
bk0: 4a 78365i bk1: 1a 78366i bk2: 41a 78355i bk3: 49a 78346i bk4: 40a 78347i bk5: 40a 78336i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.002233 
total_CMD = 78378 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 78137 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78198 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002233 
Either_Row_CoL_Bus_Util = 0.002297 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005556 
queue_avg = 0.001454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145449
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78197 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002233
n_activity=414 dram_eff=0.4227
bk0: 1a 78366i bk1: 4a 78366i bk2: 42a 78349i bk3: 48a 78335i bk4: 40a 78332i bk5: 40a 78307i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.002233 
total_CMD = 78378 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 78134 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78197 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002233 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00368726
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78198 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00222
n_activity=424 dram_eff=0.4104
bk0: 4a 78363i bk1: 1a 78366i bk2: 40a 78351i bk3: 49a 78346i bk4: 40a 78332i bk5: 40a 78318i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.002220 
total_CMD = 78378 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 78134 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78198 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002220 
Either_Row_CoL_Bus_Util = 0.002297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0036745
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78199 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002207
n_activity=444 dram_eff=0.3896
bk0: 1a 78366i bk1: 4a 78364i bk2: 40a 78349i bk3: 48a 78349i bk4: 40a 78345i bk5: 40a 78345i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.002207 
total_CMD = 78378 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 78129 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78199 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002207 
Either_Row_CoL_Bus_Util = 0.002284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00187553
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78208 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002092
n_activity=362 dram_eff=0.453
bk0: 1a 78366i bk1: 2a 78366i bk2: 41a 78352i bk3: 40a 78344i bk4: 40a 78336i bk5: 40a 78308i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.002092 
total_CMD = 78378 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 78150 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78208 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002092 
Either_Row_CoL_Bus_Util = 0.002169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00571589
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78205 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002131
n_activity=303 dram_eff=0.5512
bk0: 4a 78364i bk1: 2a 78365i bk2: 41a 78349i bk3: 40a 78348i bk4: 40a 78337i bk5: 40a 78310i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.002131 
total_CMD = 78378 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 78154 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78205 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002131 
Either_Row_CoL_Bus_Util = 0.002207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00335553
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78203 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002156
n_activity=375 dram_eff=0.4507
bk0: 2a 78365i bk1: 4a 78365i bk2: 42a 78348i bk3: 41a 78350i bk4: 40a 78331i bk5: 40a 78312i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.002156 
total_CMD = 78378 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 78135 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78203 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002156 
Either_Row_CoL_Bus_Util = 0.002233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00475899
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78208 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002105
n_activity=370 dram_eff=0.4459
bk0: 2a 78366i bk1: 1a 78366i bk2: 40a 78346i bk3: 42a 78343i bk4: 40a 78331i bk5: 40a 78305i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.002105 
total_CMD = 78378 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 78138 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78208 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002105 
Either_Row_CoL_Bus_Util = 0.002169 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005882 
queue_avg = 0.003713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00371278
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78199 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00222
n_activity=391 dram_eff=0.445
bk0: 3a 78366i bk1: 2a 78366i bk2: 41a 78355i bk3: 48a 78341i bk4: 40a 78344i bk5: 40a 78318i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.002220 
total_CMD = 78378 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 78130 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78199 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002220 
Either_Row_CoL_Bus_Util = 0.002284 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005587 
queue_avg = 0.003955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00395519
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78197 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002246
n_activity=339 dram_eff=0.5192
bk0: 3a 78366i bk1: 3a 78366i bk2: 40a 78346i bk3: 50a 78340i bk4: 40a 78340i bk5: 40a 78301i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.002246 
total_CMD = 78378 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 78143 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78197 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002246 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005525 
queue_avg = 0.004351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00435071
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78199 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00222
n_activity=293 dram_eff=0.5939
bk0: 3a 78366i bk1: 2a 78365i bk2: 40a 78353i bk3: 49a 78329i bk4: 40a 78327i bk5: 40a 78313i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.002220 
total_CMD = 78378 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 78155 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78199 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002220 
Either_Row_CoL_Bus_Util = 0.002284 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005587 
queue_avg = 0.003445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00344484
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78195 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002258
n_activity=392 dram_eff=0.4515
bk0: 3a 78366i bk1: 3a 78365i bk2: 43a 78352i bk3: 48a 78344i bk4: 40a 78331i bk5: 40a 78288i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.002258 
total_CMD = 78378 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 78140 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78195 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002258 
Either_Row_CoL_Bus_Util = 0.002335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0128097
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78188 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002348
n_activity=446 dram_eff=0.4126
bk0: 2a 78365i bk1: 5a 78366i bk2: 41a 78345i bk3: 48a 78336i bk4: 48a 78331i bk5: 40a 78316i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.002348 
total_CMD = 78378 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 78116 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78188 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002348 
Either_Row_CoL_Bus_Util = 0.002424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0036745
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78194 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002271
n_activity=384 dram_eff=0.4635
bk0: 2a 78364i bk1: 2a 78366i bk2: 42a 78352i bk3: 50a 78335i bk4: 42a 78329i bk5: 40a 78304i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.002271 
total_CMD = 78378 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 78140 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78194 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002271 
Either_Row_CoL_Bus_Util = 0.002348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00497589
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78192 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002297
n_activity=413 dram_eff=0.4358
bk0: 1a 78366i bk1: 2a 78366i bk2: 41a 78356i bk3: 48a 78337i bk4: 48a 78323i bk5: 40a 78290i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.002297 
total_CMD = 78378 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 78127 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78192 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002297 
Either_Row_CoL_Bus_Util = 0.002373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00600934
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78191 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002309
n_activity=394 dram_eff=0.4594
bk0: 4a 78365i bk1: 1a 78366i bk2: 40a 78357i bk3: 48a 78340i bk4: 48a 78322i bk5: 40a 78294i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.002309 
total_CMD = 78378 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 78132 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78191 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002309 
Either_Row_CoL_Bus_Util = 0.002386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00824211
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78193 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002309
n_activity=349 dram_eff=0.5186
bk0: 2a 78366i bk1: 1a 78365i bk2: 41a 78350i bk3: 49a 78333i bk4: 48a 78327i bk5: 40a 78295i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.002309 
total_CMD = 78378 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 78141 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78193 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002309 
Either_Row_CoL_Bus_Util = 0.002360 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.010811 
queue_avg = 0.006520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00651969
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78189 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002335
n_activity=365 dram_eff=0.5014
bk0: 2a 78366i bk1: 4a 78364i bk2: 41a 78356i bk3: 48a 78339i bk4: 48a 78336i bk5: 40a 78290i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002335 
total_CMD = 78378 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 78121 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78189 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002335 
Either_Row_CoL_Bus_Util = 0.002411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00725969
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78191 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002309
n_activity=341 dram_eff=0.5308
bk0: 2a 78366i bk1: 1a 78366i bk2: 41a 78353i bk3: 49a 78338i bk4: 48a 78324i bk5: 40a 78314i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.002309 
total_CMD = 78378 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 78128 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78191 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002309 
Either_Row_CoL_Bus_Util = 0.002386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00449106
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78190 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002322
n_activity=383 dram_eff=0.4752
bk0: 2a 78364i bk1: 4a 78365i bk2: 40a 78350i bk3: 48a 78333i bk4: 48a 78324i bk5: 40a 78326i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.002322 
total_CMD = 78378 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 78128 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78190 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.002399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00322795
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78191 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002309
n_activity=367 dram_eff=0.4932
bk0: 1a 78366i bk1: 2a 78364i bk2: 41a 78345i bk3: 49a 78342i bk4: 48a 78334i bk5: 40a 78303i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.002309 
total_CMD = 78378 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 78123 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78191 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002309 
Either_Row_CoL_Bus_Util = 0.002386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00745107
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78190 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002322
n_activity=329 dram_eff=0.5532
bk0: 4a 78362i bk1: 1a 78364i bk2: 41a 78353i bk3: 48a 78340i bk4: 48a 78326i bk5: 40a 78300i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.002322 
total_CMD = 78378 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 78150 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78190 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002322 
Either_Row_CoL_Bus_Util = 0.002399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00738728
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78186 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002386
n_activity=398 dram_eff=0.4698
bk0: 4a 78365i bk1: 5a 78363i bk2: 42a 78344i bk3: 48a 78339i bk4: 48a 78320i bk5: 40a 78306i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.002386 
total_CMD = 78378 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 78116 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78186 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002386 
Either_Row_CoL_Bus_Util = 0.002450 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005208 
queue_avg = 0.012006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0120059
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78378 n_nop=78192 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002309
n_activity=396 dram_eff=0.4571
bk0: 1a 78366i bk1: 2a 78366i bk2: 40a 78338i bk3: 50a 78338i bk4: 48a 78328i bk5: 40a 78322i bk6: 0a 78378i bk7: 0a 78378i bk8: 0a 78378i bk9: 0a 78378i bk10: 0a 78378i bk11: 0a 78378i bk12: 0a 78378i bk13: 0a 78378i bk14: 0a 78378i bk15: 0a 78378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.002309 
total_CMD = 78378 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 78124 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78378 
n_nop = 78192 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000077 
CoL_Bus_Util = 0.002309 
Either_Row_CoL_Bus_Util = 0.002373 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.005376 
queue_avg = 0.004708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00470795

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4196, Miss = 92, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 4530, Miss = 100, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 3984, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 4276, Miss = 94, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 3998, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 4444, Miss = 100, Miss_rate = 0.023, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 4330, Miss = 97, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 4181, Miss = 94, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 4486, Miss = 100, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 4392, Miss = 100, Miss_rate = 0.023, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 4012, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 4406, Miss = 100, Miss_rate = 0.023, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 4139, Miss = 91, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 4187, Miss = 97, Miss_rate = 0.023, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 4182, Miss = 92, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 4232, Miss = 97, Miss_rate = 0.023, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 4104, Miss = 94, Miss_rate = 0.023, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 4088, Miss = 94, Miss_rate = 0.023, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 3927, Miss = 85, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 4224, Miss = 92, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 4224, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 4323, Miss = 95, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 4083, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 4478, Miss = 97, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 4195, Miss = 91, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 4590, Miss = 100, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 4054, Miss = 88, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 4567, Miss = 97, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 4708, Miss = 100, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 4823, Miss = 108, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 4839, Miss = 105, Miss_rate = 0.022, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 4689, Miss = 102, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 4082, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 4594, Miss = 102, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 4738, Miss = 102, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 4858, Miss = 105, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 4725, Miss = 102, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 4096, Miss = 88, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 4865, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 4708, Miss = 102, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 4708, Miss = 102, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 5122, Miss = 114, Miss_rate = 0.022, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 3942, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 4793, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 275881
L2_total_cache_misses = 6047
L2_total_cache_miss_rate = 0.0219
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 87181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189308
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=275881
icnt_total_pkts_simt_to_mem=275881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 275881
Req_Network_cycles = 104382
Req_Network_injected_packets_per_cycle =       2.6430 
Req_Network_conflicts_per_cycle =       2.3370
Req_Network_conflicts_per_cycle_util =      23.4314
Req_Bank_Level_Parallism =      26.4990
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.7189
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0454

Reply_Network_injected_packets_num = 275881
Reply_Network_cycles = 104382
Reply_Network_injected_packets_per_cycle =        2.6430
Reply_Network_conflicts_per_cycle =        2.2664
Reply_Network_conflicts_per_cycle_util =      21.1793
Reply_Bank_Level_Parallism =      24.6984
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4041
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0330
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 54 sec (834 sec)
gpgpu_simulation_rate = 11856 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 9056000x
Processing kernel ./traces/kernel-18.traceg
-kernel name = _Z4Fan2PfS_S_iii
-kernel id = 18
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 16
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fc238000000
-local mem base_addr = 0x00007fc236000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-18.traceg
GPGPU-Sim uArch: Shader 81 bind to kernel 18 '_Z4Fan2PfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
Starting issue_block2core, core=0x11c70910, kernel=0x7dcfc0a0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 89 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x134738d0, kernel=0x7dcfc0a0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 97 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14c76890, kernel=0x7dcfc0a0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 105 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16479850, kernel=0x7dcfc0a0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 113 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17c7c810, kernel=0x7dcfc0a0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 121 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1947f7d0, kernel=0x7dcfc0a0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 129 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ac82790, kernel=0x7dcfc0a0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 137 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c485750, kernel=0x7dcfc0a0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 145 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1dc88710, kernel=0x7dcfc0a0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 153 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f48b6d0, kernel=0x7dcfc0a0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 161 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20c8e690, kernel=0x7dcfc0a0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 169 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22491650, kernel=0x7dcfc0a0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 177 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23c94610, kernel=0x7dcfc0a0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 185 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x254975d0, kernel=0x7dcfc0a0
thread block = 0,1,0
GPGPU-Sim uArch: Shader 193 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26c9a590, kernel=0x7dcfc0a0
thread block = 1,1,0
GPGPU-Sim uArch: Shader 201 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2849d550, kernel=0x7dcfc0a0
thread block = 2,1,0
GPGPU-Sim uArch: Shader 209 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29ca0510, kernel=0x7dcfc0a0
thread block = 3,1,0
GPGPU-Sim uArch: Shader 217 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b4a34d0, kernel=0x7dcfc0a0
thread block = 4,1,0
GPGPU-Sim uArch: Shader 225 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cca6490, kernel=0x7dcfc0a0
thread block = 5,1,0
GPGPU-Sim uArch: Shader 233 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e4a9450, kernel=0x7dcfc0a0
thread block = 6,1,0
GPGPU-Sim uArch: Shader 241 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2fcac410, kernel=0x7dcfc0a0
thread block = 7,1,0
GPGPU-Sim uArch: Shader 249 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x314af3d0, kernel=0x7dcfc0a0
thread block = 8,1,0
GPGPU-Sim uArch: Shader 257 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32cb2390, kernel=0x7dcfc0a0
thread block = 9,1,0
GPGPU-Sim uArch: Shader 265 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x344b5350, kernel=0x7dcfc0a0
thread block = 10,1,0
GPGPU-Sim uArch: Shader 273 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35cb8310, kernel=0x7dcfc0a0
thread block = 11,1,0
GPGPU-Sim uArch: Shader 281 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x374bb2d0, kernel=0x7dcfc0a0
thread block = 12,1,0
GPGPU-Sim uArch: Shader 289 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38cbe290, kernel=0x7dcfc0a0
thread block = 0,2,0
GPGPU-Sim uArch: Shader 297 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a4c1250, kernel=0x7dcfc0a0
thread block = 1,2,0
GPGPU-Sim uArch: Shader 305 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bcc4210, kernel=0x7dcfc0a0
thread block = 2,2,0
GPGPU-Sim uArch: Shader 313 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d4c71d0, kernel=0x7dcfc0a0
thread block = 3,2,0
GPGPU-Sim uArch: Shader 321 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3ecca190, kernel=0x7dcfc0a0
thread block = 4,2,0
GPGPU-Sim uArch: Shader 329 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x404cd150, kernel=0x7dcfc0a0
thread block = 5,2,0
GPGPU-Sim uArch: Shader 337 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41cd0110, kernel=0x7dcfc0a0
thread block = 6,2,0
GPGPU-Sim uArch: Shader 345 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x434d30d0, kernel=0x7dcfc0a0
thread block = 7,2,0
GPGPU-Sim uArch: Shader 353 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44cd6090, kernel=0x7dcfc0a0
thread block = 8,2,0
GPGPU-Sim uArch: Shader 361 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x464d9050, kernel=0x7dcfc0a0
thread block = 9,2,0
GPGPU-Sim uArch: Shader 369 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47cdc010, kernel=0x7dcfc0a0
thread block = 10,2,0
GPGPU-Sim uArch: Shader 377 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x494defd0, kernel=0x7dcfc0a0
thread block = 11,2,0
GPGPU-Sim uArch: Shader 385 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4ace1f90, kernel=0x7dcfc0a0
thread block = 12,2,0
GPGPU-Sim uArch: Shader 393 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c4e4f50, kernel=0x7dcfc0a0
thread block = 0,3,0
GPGPU-Sim uArch: Shader 401 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4dce7f10, kernel=0x7dcfc0a0
thread block = 1,3,0
GPGPU-Sim uArch: Shader 409 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f4eaed0, kernel=0x7dcfc0a0
thread block = 2,3,0
GPGPU-Sim uArch: Shader 417 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50cede90, kernel=0x7dcfc0a0
thread block = 3,3,0
GPGPU-Sim uArch: Shader 425 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x524f0e50, kernel=0x7dcfc0a0
thread block = 4,3,0
GPGPU-Sim uArch: Shader 433 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53cf3e10, kernel=0x7dcfc0a0
thread block = 5,3,0
GPGPU-Sim uArch: Shader 441 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x554f6dd0, kernel=0x7dcfc0a0
thread block = 6,3,0
GPGPU-Sim uArch: Shader 449 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56cf9d90, kernel=0x7dcfc0a0
thread block = 7,3,0
GPGPU-Sim uArch: Shader 457 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x584fcd50, kernel=0x7dcfc0a0
thread block = 8,3,0
GPGPU-Sim uArch: Shader 465 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x59cffd10, kernel=0x7dcfc0a0
thread block = 9,3,0
GPGPU-Sim uArch: Shader 473 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b502cd0, kernel=0x7dcfc0a0
thread block = 10,3,0
GPGPU-Sim uArch: Shader 481 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5cd05c90, kernel=0x7dcfc0a0
thread block = 11,3,0
GPGPU-Sim uArch: Shader 489 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e508c50, kernel=0x7dcfc0a0
thread block = 12,3,0
GPGPU-Sim uArch: Shader 497 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5fd0bc10, kernel=0x7dcfc0a0
thread block = 0,4,0
GPGPU-Sim uArch: Shader 505 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6150ebd0, kernel=0x7dcfc0a0
thread block = 1,4,0
GPGPU-Sim uArch: Shader 513 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62d11b90, kernel=0x7dcfc0a0
thread block = 2,4,0
GPGPU-Sim uArch: Shader 521 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64514b50, kernel=0x7dcfc0a0
thread block = 3,4,0
GPGPU-Sim uArch: Shader 529 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x65d17b10, kernel=0x7dcfc0a0
thread block = 4,4,0
GPGPU-Sim uArch: Shader 537 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6751aad0, kernel=0x7dcfc0a0
thread block = 5,4,0
GPGPU-Sim uArch: Shader 545 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x68d1da90, kernel=0x7dcfc0a0
thread block = 6,4,0
GPGPU-Sim uArch: Shader 553 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a520a50, kernel=0x7dcfc0a0
thread block = 7,4,0
GPGPU-Sim uArch: Shader 561 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6bd23a10, kernel=0x7dcfc0a0
thread block = 8,4,0
GPGPU-Sim uArch: Shader 569 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d5269d0, kernel=0x7dcfc0a0
thread block = 9,4,0
GPGPU-Sim uArch: Shader 577 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6ed29990, kernel=0x7dcfc0a0
thread block = 10,4,0
GPGPU-Sim uArch: Shader 585 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7052c950, kernel=0x7dcfc0a0
thread block = 11,4,0
GPGPU-Sim uArch: Shader 593 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x71d2f910, kernel=0x7dcfc0a0
thread block = 12,4,0
GPGPU-Sim uArch: Shader 601 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x735328d0, kernel=0x7dcfc0a0
thread block = 0,5,0
GPGPU-Sim uArch: Shader 609 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x74d35890, kernel=0x7dcfc0a0
thread block = 1,5,0
GPGPU-Sim uArch: Shader 617 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76538850, kernel=0x7dcfc0a0
thread block = 2,5,0
GPGPU-Sim uArch: Shader 625 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x77d3b810, kernel=0x7dcfc0a0
thread block = 3,5,0
GPGPU-Sim uArch: Shader 633 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7953e7d0, kernel=0x7dcfc0a0
thread block = 4,5,0
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2f53170, kernel=0x7dcfc0a0
thread block = 5,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4756130, kernel=0x7dcfc0a0
thread block = 6,5,0
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5f590f0, kernel=0x7dcfc0a0
thread block = 7,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x775c0b0, kernel=0x7dcfc0a0
thread block = 8,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x8f5f070, kernel=0x7dcfc0a0
thread block = 9,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xa762030, kernel=0x7dcfc0a0
thread block = 10,5,0
GPGPU-Sim uArch: Shader 50 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xbf64ff0, kernel=0x7dcfc0a0
thread block = 11,5,0
GPGPU-Sim uArch: Shader 58 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xd767fb0, kernel=0x7dcfc0a0
thread block = 12,5,0
GPGPU-Sim uArch: Shader 66 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xef6af70, kernel=0x7dcfc0a0
thread block = 0,6,0
GPGPU-Sim uArch: Shader 74 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1076df30, kernel=0x7dcfc0a0
thread block = 1,6,0
GPGPU-Sim uArch: Shader 82 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x11f70ef0, kernel=0x7dcfc0a0
thread block = 2,6,0
GPGPU-Sim uArch: Shader 90 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13773eb0, kernel=0x7dcfc0a0
thread block = 3,6,0
GPGPU-Sim uArch: Shader 98 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x14f76e70, kernel=0x7dcfc0a0
thread block = 4,6,0
GPGPU-Sim uArch: Shader 106 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16779e30, kernel=0x7dcfc0a0
thread block = 5,6,0
GPGPU-Sim uArch: Shader 114 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x17f7cdf0, kernel=0x7dcfc0a0
thread block = 6,6,0
GPGPU-Sim uArch: Shader 122 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1977fdb0, kernel=0x7dcfc0a0
thread block = 7,6,0
GPGPU-Sim uArch: Shader 130 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1af82d70, kernel=0x7dcfc0a0
thread block = 8,6,0
GPGPU-Sim uArch: Shader 138 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1c785d30, kernel=0x7dcfc0a0
thread block = 9,6,0
GPGPU-Sim uArch: Shader 146 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1df88cf0, kernel=0x7dcfc0a0
thread block = 10,6,0
GPGPU-Sim uArch: Shader 154 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1f78bcb0, kernel=0x7dcfc0a0
thread block = 11,6,0
GPGPU-Sim uArch: Shader 162 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x20f8ec70, kernel=0x7dcfc0a0
thread block = 12,6,0
GPGPU-Sim uArch: Shader 170 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x22791c30, kernel=0x7dcfc0a0
thread block = 0,7,0
GPGPU-Sim uArch: Shader 178 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x23f94bf0, kernel=0x7dcfc0a0
thread block = 1,7,0
GPGPU-Sim uArch: Shader 186 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x25797bb0, kernel=0x7dcfc0a0
thread block = 2,7,0
GPGPU-Sim uArch: Shader 194 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x26f9ab70, kernel=0x7dcfc0a0
thread block = 3,7,0
GPGPU-Sim uArch: Shader 202 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2879db30, kernel=0x7dcfc0a0
thread block = 4,7,0
GPGPU-Sim uArch: Shader 210 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x29fa0af0, kernel=0x7dcfc0a0
thread block = 5,7,0
GPGPU-Sim uArch: Shader 218 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2b7a3ab0, kernel=0x7dcfc0a0
thread block = 6,7,0
GPGPU-Sim uArch: Shader 226 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2cfa6a70, kernel=0x7dcfc0a0
thread block = 7,7,0
GPGPU-Sim uArch: Shader 234 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2e7a9a30, kernel=0x7dcfc0a0
thread block = 8,7,0
GPGPU-Sim uArch: Shader 242 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x2ffac9f0, kernel=0x7dcfc0a0
thread block = 9,7,0
GPGPU-Sim uArch: Shader 250 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x317af9b0, kernel=0x7dcfc0a0
thread block = 10,7,0
GPGPU-Sim uArch: Shader 258 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x32fb2970, kernel=0x7dcfc0a0
thread block = 11,7,0
GPGPU-Sim uArch: Shader 266 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x347b5930, kernel=0x7dcfc0a0
thread block = 12,7,0
GPGPU-Sim uArch: Shader 274 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x35fb88f0, kernel=0x7dcfc0a0
thread block = 0,8,0
GPGPU-Sim uArch: Shader 282 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x377bb8b0, kernel=0x7dcfc0a0
thread block = 1,8,0
GPGPU-Sim uArch: Shader 290 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x38fbe870, kernel=0x7dcfc0a0
thread block = 2,8,0
GPGPU-Sim uArch: Shader 298 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3a7c1830, kernel=0x7dcfc0a0
thread block = 3,8,0
GPGPU-Sim uArch: Shader 306 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3bfc47f0, kernel=0x7dcfc0a0
thread block = 4,8,0
GPGPU-Sim uArch: Shader 314 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3d7c77b0, kernel=0x7dcfc0a0
thread block = 5,8,0
GPGPU-Sim uArch: Shader 322 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3efca770, kernel=0x7dcfc0a0
thread block = 6,8,0
GPGPU-Sim uArch: Shader 330 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x407cd730, kernel=0x7dcfc0a0
thread block = 7,8,0
GPGPU-Sim uArch: Shader 338 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x41fd06f0, kernel=0x7dcfc0a0
thread block = 8,8,0
GPGPU-Sim uArch: Shader 346 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x437d36b0, kernel=0x7dcfc0a0
thread block = 9,8,0
GPGPU-Sim uArch: Shader 354 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x44fd6670, kernel=0x7dcfc0a0
thread block = 10,8,0
GPGPU-Sim uArch: Shader 362 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x467d9630, kernel=0x7dcfc0a0
thread block = 11,8,0
GPGPU-Sim uArch: Shader 370 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x47fdc5f0, kernel=0x7dcfc0a0
thread block = 12,8,0
GPGPU-Sim uArch: Shader 378 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x497df5b0, kernel=0x7dcfc0a0
thread block = 0,9,0
GPGPU-Sim uArch: Shader 386 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4afe2570, kernel=0x7dcfc0a0
thread block = 1,9,0
GPGPU-Sim uArch: Shader 394 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4c7e5530, kernel=0x7dcfc0a0
thread block = 2,9,0
GPGPU-Sim uArch: Shader 402 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4dfe84f0, kernel=0x7dcfc0a0
thread block = 3,9,0
GPGPU-Sim uArch: Shader 410 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4f7eb4b0, kernel=0x7dcfc0a0
thread block = 4,9,0
GPGPU-Sim uArch: Shader 418 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x50fee470, kernel=0x7dcfc0a0
thread block = 5,9,0
GPGPU-Sim uArch: Shader 426 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x527f1430, kernel=0x7dcfc0a0
thread block = 6,9,0
GPGPU-Sim uArch: Shader 434 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x53ff43f0, kernel=0x7dcfc0a0
thread block = 7,9,0
GPGPU-Sim uArch: Shader 442 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x557f73b0, kernel=0x7dcfc0a0
thread block = 8,9,0
GPGPU-Sim uArch: Shader 450 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x56ffa370, kernel=0x7dcfc0a0
thread block = 9,9,0
GPGPU-Sim uArch: Shader 458 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x587fd330, kernel=0x7dcfc0a0
thread block = 10,9,0
GPGPU-Sim uArch: Shader 466 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5a0002f0, kernel=0x7dcfc0a0
thread block = 11,9,0
GPGPU-Sim uArch: Shader 474 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5b8032b0, kernel=0x7dcfc0a0
thread block = 12,9,0
GPGPU-Sim uArch: Shader 482 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5d006270, kernel=0x7dcfc0a0
thread block = 0,10,0
GPGPU-Sim uArch: Shader 490 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x5e809230, kernel=0x7dcfc0a0
thread block = 1,10,0
GPGPU-Sim uArch: Shader 498 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6000c1f0, kernel=0x7dcfc0a0
thread block = 2,10,0
GPGPU-Sim uArch: Shader 506 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6180f1b0, kernel=0x7dcfc0a0
thread block = 3,10,0
GPGPU-Sim uArch: Shader 514 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x63012170, kernel=0x7dcfc0a0
thread block = 4,10,0
GPGPU-Sim uArch: Shader 522 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x64815130, kernel=0x7dcfc0a0
thread block = 5,10,0
GPGPU-Sim uArch: Shader 530 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x660180f0, kernel=0x7dcfc0a0
thread block = 6,10,0
GPGPU-Sim uArch: Shader 538 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6781b0b0, kernel=0x7dcfc0a0
thread block = 7,10,0
GPGPU-Sim uArch: Shader 546 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6901e070, kernel=0x7dcfc0a0
thread block = 8,10,0
GPGPU-Sim uArch: Shader 554 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6a821030, kernel=0x7dcfc0a0
thread block = 9,10,0
GPGPU-Sim uArch: Shader 562 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6c023ff0, kernel=0x7dcfc0a0
thread block = 10,10,0
GPGPU-Sim uArch: Shader 570 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6d826fb0, kernel=0x7dcfc0a0
thread block = 11,10,0
GPGPU-Sim uArch: Shader 578 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x6f029f70, kernel=0x7dcfc0a0
thread block = 12,10,0
GPGPU-Sim uArch: Shader 586 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7082cf30, kernel=0x7dcfc0a0
thread block = 0,11,0
GPGPU-Sim uArch: Shader 594 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7202fef0, kernel=0x7dcfc0a0
thread block = 1,11,0
GPGPU-Sim uArch: Shader 602 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x73832eb0, kernel=0x7dcfc0a0
thread block = 2,11,0
GPGPU-Sim uArch: Shader 610 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x75035e70, kernel=0x7dcfc0a0
thread block = 3,11,0
GPGPU-Sim uArch: Shader 618 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x76838e30, kernel=0x7dcfc0a0
thread block = 4,11,0
GPGPU-Sim uArch: Shader 626 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7803bdf0, kernel=0x7dcfc0a0
thread block = 5,11,0
GPGPU-Sim uArch: Shader 634 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7983edb0, kernel=0x7dcfc0a0
thread block = 6,11,0
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x3253750, kernel=0x7dcfc0a0
thread block = 7,11,0
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x4a56710, kernel=0x7dcfc0a0
thread block = 8,11,0
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x62596d0, kernel=0x7dcfc0a0
thread block = 9,11,0
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x7a5c690, kernel=0x7dcfc0a0
thread block = 10,11,0
GPGPU-Sim uArch: Shader 35 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x925f650, kernel=0x7dcfc0a0
thread block = 11,11,0
GPGPU-Sim uArch: Shader 43 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xaa62610, kernel=0x7dcfc0a0
thread block = 12,11,0
GPGPU-Sim uArch: Shader 51 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xc2655d0, kernel=0x7dcfc0a0
thread block = 0,12,0
GPGPU-Sim uArch: Shader 59 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xda68590, kernel=0x7dcfc0a0
thread block = 1,12,0
GPGPU-Sim uArch: Shader 67 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0xf26b550, kernel=0x7dcfc0a0
thread block = 2,12,0
GPGPU-Sim uArch: Shader 75 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x10a6e510, kernel=0x7dcfc0a0
thread block = 3,12,0
GPGPU-Sim uArch: Shader 83 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x122714d0, kernel=0x7dcfc0a0
thread block = 4,12,0
GPGPU-Sim uArch: Shader 91 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x13a74490, kernel=0x7dcfc0a0
thread block = 5,12,0
GPGPU-Sim uArch: Shader 99 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x15277450, kernel=0x7dcfc0a0
thread block = 6,12,0
GPGPU-Sim uArch: Shader 107 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x16a7a410, kernel=0x7dcfc0a0
thread block = 7,12,0
GPGPU-Sim uArch: Shader 115 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1827d3d0, kernel=0x7dcfc0a0
thread block = 8,12,0
GPGPU-Sim uArch: Shader 123 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x19a80390, kernel=0x7dcfc0a0
thread block = 9,12,0
GPGPU-Sim uArch: Shader 131 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1b283350, kernel=0x7dcfc0a0
thread block = 10,12,0
GPGPU-Sim uArch: Shader 139 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1ca86310, kernel=0x7dcfc0a0
thread block = 11,12,0
GPGPU-Sim uArch: Shader 147 bind to kernel 18 '_Z4Fan2PfS_S_iii'
Starting issue_block2core, core=0x1e2892d0, kernel=0x7dcfc0a0
thread block = 12,12,0
Destroy streams for kernel 18: size 0
kernel_name = _Z4Fan2PfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 5024
gpu_sim_insn = 115328
gpu_ipc =      22.9554
gpu_tot_sim_cycle = 109406
gpu_tot_sim_insn = 10004063
gpu_tot_ipc =      91.4398
gpu_tot_issued_cta = 1539
gpu_occupancy = 12.5000% 
gpu_tot_occupancy = 10.6794% 
max_total_param_size = 0
gpu_stall_dramfull = 14454
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       2.5216
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =      26.4888
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =      91.3434 GB/Sec
gpu_total_sim_rate=11433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7037, Miss = 2854, Miss_rate = 0.406, Pending_hits = 3425, Reservation_fails = 1536
	L1D_cache_core[1]: Access = 7260, Miss = 2882, Miss_rate = 0.397, Pending_hits = 3592, Reservation_fails = 1686
	L1D_cache_core[2]: Access = 7226, Miss = 2761, Miss_rate = 0.382, Pending_hits = 3661, Reservation_fails = 1694
	L1D_cache_core[3]: Access = 7514, Miss = 2873, Miss_rate = 0.382, Pending_hits = 3802, Reservation_fails = 1669
	L1D_cache_core[4]: Access = 7282, Miss = 2784, Miss_rate = 0.382, Pending_hits = 3688, Reservation_fails = 1770
	L1D_cache_core[5]: Access = 7514, Miss = 2873, Miss_rate = 0.382, Pending_hits = 3804, Reservation_fails = 1873
	L1D_cache_core[6]: Access = 7330, Miss = 2802, Miss_rate = 0.382, Pending_hits = 3712, Reservation_fails = 1612
	L1D_cache_core[7]: Access = 7378, Miss = 2817, Miss_rate = 0.382, Pending_hits = 3740, Reservation_fails = 1571
	L1D_cache_core[8]: Access = 7368, Miss = 2967, Miss_rate = 0.403, Pending_hits = 3611, Reservation_fails = 1750
	L1D_cache_core[9]: Access = 7124, Miss = 2797, Miss_rate = 0.393, Pending_hits = 3562, Reservation_fails = 2019
	L1D_cache_core[10]: Access = 7123, Miss = 2711, Miss_rate = 0.381, Pending_hits = 3631, Reservation_fails = 1489
	L1D_cache_core[11]: Access = 6669, Miss = 2701, Miss_rate = 0.405, Pending_hits = 3265, Reservation_fails = 1559
	L1D_cache_core[12]: Access = 6925, Miss = 2741, Miss_rate = 0.396, Pending_hits = 3447, Reservation_fails = 1517
	L1D_cache_core[13]: Access = 6935, Miss = 2646, Miss_rate = 0.382, Pending_hits = 3522, Reservation_fails = 1658
	L1D_cache_core[14]: Access = 7244, Miss = 2766, Miss_rate = 0.382, Pending_hits = 3676, Reservation_fails = 1635
	L1D_cache_core[15]: Access = 6960, Miss = 2661, Miss_rate = 0.382, Pending_hits = 3545, Reservation_fails = 1458
	L1D_cache_core[16]: Access = 7248, Miss = 2772, Miss_rate = 0.382, Pending_hits = 3689, Reservation_fails = 1695
	L1D_cache_core[17]: Access = 7016, Miss = 2683, Miss_rate = 0.382, Pending_hits = 3573, Reservation_fails = 1609
	L1D_cache_core[18]: Access = 7248, Miss = 2772, Miss_rate = 0.382, Pending_hits = 3689, Reservation_fails = 1688
	L1D_cache_core[19]: Access = 7064, Miss = 2701, Miss_rate = 0.382, Pending_hits = 3597, Reservation_fails = 1567
	L1D_cache_core[20]: Access = 7199, Miss = 2755, Miss_rate = 0.383, Pending_hits = 3673, Reservation_fails = 1770
	L1D_cache_core[21]: Access = 7075, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3609, Reservation_fails = 1706
	L1D_cache_core[22]: Access = 6810, Miss = 2762, Miss_rate = 0.406, Pending_hits = 3333, Reservation_fails = 1785
	L1D_cache_core[23]: Access = 6875, Miss = 2726, Miss_rate = 0.397, Pending_hits = 3416, Reservation_fails = 1700
	L1D_cache_core[24]: Access = 6797, Miss = 2592, Miss_rate = 0.381, Pending_hits = 3444, Reservation_fails = 1624
	L1D_cache_core[25]: Access = 7105, Miss = 2712, Miss_rate = 0.382, Pending_hits = 3598, Reservation_fails = 1520
	L1D_cache_core[26]: Access = 6830, Miss = 2611, Miss_rate = 0.382, Pending_hits = 3471, Reservation_fails = 1587
	L1D_cache_core[27]: Access = 7142, Miss = 2731, Miss_rate = 0.382, Pending_hits = 3626, Reservation_fails = 1750
	L1D_cache_core[28]: Access = 6878, Miss = 2629, Miss_rate = 0.382, Pending_hits = 3495, Reservation_fails = 1586
	L1D_cache_core[29]: Access = 7166, Miss = 2740, Miss_rate = 0.382, Pending_hits = 3639, Reservation_fails = 1660
	L1D_cache_core[30]: Access = 6934, Miss = 2651, Miss_rate = 0.382, Pending_hits = 3523, Reservation_fails = 1583
	L1D_cache_core[31]: Access = 7084, Miss = 2707, Miss_rate = 0.382, Pending_hits = 3606, Reservation_fails = 1507
	L1D_cache_core[32]: Access = 6909, Miss = 2639, Miss_rate = 0.382, Pending_hits = 3517, Reservation_fails = 1518
	L1D_cache_core[33]: Access = 7001, Miss = 2834, Miss_rate = 0.405, Pending_hits = 3428, Reservation_fails = 1695
	L1D_cache_core[34]: Access = 6824, Miss = 2703, Miss_rate = 0.396, Pending_hits = 3391, Reservation_fails = 1472
	L1D_cache_core[35]: Access = 6998, Miss = 2671, Miss_rate = 0.382, Pending_hits = 3545, Reservation_fails = 1874
	L1D_cache_core[36]: Access = 7089, Miss = 2710, Miss_rate = 0.382, Pending_hits = 3592, Reservation_fails = 1726
	L1D_cache_core[37]: Access = 6807, Miss = 2605, Miss_rate = 0.383, Pending_hits = 3460, Reservation_fails = 1622
	L1D_cache_core[38]: Access = 7119, Miss = 2725, Miss_rate = 0.383, Pending_hits = 3615, Reservation_fails = 1562
	L1D_cache_core[39]: Access = 6863, Miss = 2627, Miss_rate = 0.383, Pending_hits = 3488, Reservation_fails = 1569
	L1D_cache_core[40]: Access = 7175, Miss = 2747, Miss_rate = 0.383, Pending_hits = 3643, Reservation_fails = 1687
	L1D_cache_core[41]: Access = 6911, Miss = 2645, Miss_rate = 0.383, Pending_hits = 3512, Reservation_fails = 1608
	L1D_cache_core[42]: Access = 7101, Miss = 2723, Miss_rate = 0.383, Pending_hits = 3607, Reservation_fails = 1796
	L1D_cache_core[43]: Access = 6889, Miss = 2642, Miss_rate = 0.384, Pending_hits = 3496, Reservation_fails = 1664
	L1D_cache_core[44]: Access = 6985, Miss = 2834, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 1775
	L1D_cache_core[45]: Access = 6766, Miss = 2684, Miss_rate = 0.397, Pending_hits = 3355, Reservation_fails = 1704
	L1D_cache_core[46]: Access = 7140, Miss = 2727, Miss_rate = 0.382, Pending_hits = 3593, Reservation_fails = 1825
	L1D_cache_core[47]: Access = 6950, Miss = 2656, Miss_rate = 0.382, Pending_hits = 3513, Reservation_fails = 1591
	L1D_cache_core[48]: Access = 6893, Miss = 2636, Miss_rate = 0.382, Pending_hits = 3494, Reservation_fails = 1418
	L1D_cache_core[49]: Access = 6989, Miss = 2675, Miss_rate = 0.383, Pending_hits = 3542, Reservation_fails = 1491
	L1D_cache_core[50]: Access = 6725, Miss = 2573, Miss_rate = 0.383, Pending_hits = 3410, Reservation_fails = 1404
	L1D_cache_core[51]: Access = 7037, Miss = 2693, Miss_rate = 0.383, Pending_hits = 3550, Reservation_fails = 1466
	L1D_cache_core[52]: Access = 6781, Miss = 2595, Miss_rate = 0.383, Pending_hits = 3438, Reservation_fails = 1477
	L1D_cache_core[53]: Access = 6962, Miss = 2666, Miss_rate = 0.383, Pending_hits = 3527, Reservation_fails = 1504
	L1D_cache_core[54]: Access = 6728, Miss = 2574, Miss_rate = 0.383, Pending_hits = 3411, Reservation_fails = 1307
	L1D_cache_core[55]: Access = 6952, Miss = 2818, Miss_rate = 0.405, Pending_hits = 3395, Reservation_fails = 1632
	L1D_cache_core[56]: Access = 6723, Miss = 2665, Miss_rate = 0.396, Pending_hits = 3334, Reservation_fails = 1554
	L1D_cache_core[57]: Access = 7173, Miss = 2743, Miss_rate = 0.382, Pending_hits = 3624, Reservation_fails = 1750
	L1D_cache_core[58]: Access = 6934, Miss = 2654, Miss_rate = 0.383, Pending_hits = 3507, Reservation_fails = 1671
	L1D_cache_core[59]: Access = 7150, Miss = 2740, Miss_rate = 0.383, Pending_hits = 3614, Reservation_fails = 1950
	L1D_cache_core[60]: Access = 6966, Miss = 2669, Miss_rate = 0.383, Pending_hits = 3531, Reservation_fails = 1692
	L1D_cache_core[61]: Access = 6926, Miss = 2652, Miss_rate = 0.383, Pending_hits = 3511, Reservation_fails = 1518
	L1D_cache_core[62]: Access = 7022, Miss = 2691, Miss_rate = 0.383, Pending_hits = 3559, Reservation_fails = 1618
	L1D_cache_core[63]: Access = 6758, Miss = 2589, Miss_rate = 0.383, Pending_hits = 3427, Reservation_fails = 1470
	L1D_cache_core[64]: Access = 6923, Miss = 2660, Miss_rate = 0.384, Pending_hits = 3500, Reservation_fails = 1562
	L1D_cache_core[65]: Access = 6715, Miss = 2580, Miss_rate = 0.384, Pending_hits = 3397, Reservation_fails = 1557
	L1D_cache_core[66]: Access = 6912, Miss = 2809, Miss_rate = 0.406, Pending_hits = 3366, Reservation_fails = 1641
	L1D_cache_core[67]: Access = 6657, Miss = 2642, Miss_rate = 0.397, Pending_hits = 3294, Reservation_fails = 1583
	L1D_cache_core[68]: Access = 7091, Miss = 2711, Miss_rate = 0.382, Pending_hits = 3560, Reservation_fails = 1684
	L1D_cache_core[69]: Access = 6795, Miss = 2600, Miss_rate = 0.383, Pending_hits = 3429, Reservation_fails = 1383
	L1D_cache_core[70]: Access = 7068, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3571, Reservation_fails = 1561
	L1D_cache_core[71]: Access = 6836, Miss = 2619, Miss_rate = 0.383, Pending_hits = 3457, Reservation_fails = 1383
	L1D_cache_core[72]: Access = 7068, Miss = 2708, Miss_rate = 0.383, Pending_hits = 3573, Reservation_fails = 1571
	L1D_cache_core[73]: Access = 6884, Miss = 2637, Miss_rate = 0.383, Pending_hits = 3481, Reservation_fails = 1420
	L1D_cache_core[74]: Access = 6844, Miss = 2620, Miss_rate = 0.383, Pending_hits = 3461, Reservation_fails = 1393
	L1D_cache_core[75]: Access = 6760, Miss = 2594, Miss_rate = 0.384, Pending_hits = 3410, Reservation_fails = 1623
	L1D_cache_core[76]: Access = 6559, Miss = 2513, Miss_rate = 0.383, Pending_hits = 3313, Reservation_fails = 1592
	L1D_cache_core[77]: Access = 6823, Miss = 2771, Miss_rate = 0.406, Pending_hits = 3321, Reservation_fails = 1536
	L1D_cache_core[78]: Access = 6622, Miss = 2627, Miss_rate = 0.397, Pending_hits = 3277, Reservation_fails = 1686
	L1D_cache_core[79]: Access = 7098, Miss = 2718, Miss_rate = 0.383, Pending_hits = 3574, Reservation_fails = 1619
	L1D_total_cache_accesses = 559261
	L1D_total_cache_misses = 216210
	L1D_total_cache_miss_rate = 0.3866
	L1D_total_cache_pending_hits = 281689
	L1D_total_cache_reservation_fails = 129237
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 281689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 281689
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 62819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 651642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189308

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10296
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 118941
ctas_completed 1370, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
154, 154, 154, 109, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 11278368
gpgpu_n_tot_w_icount = 352449
gpgpu_n_stall_shd_mem = 249582
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86573
gpgpu_n_mem_write_global = 189308
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1007442
gpgpu_n_store_insn = 336423
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 231882
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17700
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:214545	W0_Idle:2813245	W0_Scoreboard:3138912	W1:148	W2:178	W3:0	W4:104	W5:0	W6:104	W7:34	W8:166	W9:45	W10:166	W11:45	W12:166	W13:45	W14:166	W15:45	W16:4202	W17:1	W18:2243	W19:1	W20:2242	W21:1	W22:2258	W23:1	W24:2257	W25:1	W26:2272	W27:0	W28:2271	W29:0	W30:2311	W31:48	W32:301281
single_issue_nums: WS0:90485	WS1:89003	WS2:88605	WS3:87769	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 692584 {8:86573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7572320 {40:189308,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3462920 {40:86573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1514464 {8:189308,}
maxmflatency = 1155 
max_icnt2mem_latency = 859 
maxmrqlatency = 57 
max_icnt2sh_latency = 124 
averagemflatency = 334 
avg_icnt2mem_latency = 151 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 11 
mrq_lat_table:2225 	1456 	996 	595 	335 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	79434 	180052 	16374 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	16041 	46530 	64438 	105591 	43239 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	79409 	65675 	61738 	47350 	19060 	2649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5398      5405      5554      5358      5414      5394         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5417      5389      5443      5447      5410      5364         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5398      5413      5463      5378      5373      5565         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5385      5405      5369      5458      5698      5383         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5530      5385      5406      5377      5394      5387         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5389      5658      5385      5422      5390      5382         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5401      5406      5442      5399      5398      5362         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5385      5416      5368      5357      5373      5541         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5397      5385      5454      5401      5376      5365         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5513      5397      5370      5361      5394      5390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5386      5385      5372      5361      5414      5410         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5401      5413      5434      5402      5356      5366         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5522      5401      5369      5422      5419      5414         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5397      5410      5401      5360      5374      5365         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5513      5385      5403      5450      5794      5390         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5385      5409      5471      5401      5357      5406         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5393      5409      5364      5406      5395      5549         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5385      5401      5430      5386      5391      5426         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5393      5398      5383      5373      5357      5369         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5385      5388      5470      5446      5710      5390         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5398      5513      5382      5438      5377      5410         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5386      5385      5442      5398      5358      5406         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5414      5394      5422      5418      5553      5368         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5393      5537      5362      5373      5377      5545         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5385      5533      5530      5376      5360      5370         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5397      5393      5365      5435      5382      5414         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5385      5525      5366      5357      5398      5391         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5394      5393      5451      5419      5414      5372         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5533      5413      5365      5385      5361      5398         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5394      5398      5393      5374      5379      5369         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5385      5525      5406      5356      5815      5427         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5649      5385      5478      5398      5361      5387         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000  3.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000  3.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  3.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  4.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  1.000000 42.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  2.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000  1.000000 41.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000 42.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  1.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  4.000000 40.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  4.000000  2.000000 41.000000 40.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  4.000000 42.000000 41.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  1.000000 40.000000 42.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  3.000000  2.000000 41.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  3.000000  3.000000 40.000000 50.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  3.000000  2.000000 40.000000 49.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  3.000000  3.000000 43.000000 48.000000 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  5.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000 42.000000 50.000000 42.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  1.000000  2.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  4.000000  1.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000  4.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000  1.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000  4.000000 40.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  1.000000  2.000000 41.000000 49.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000  1.000000 41.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000  5.000000 42.000000 48.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  1.000000  2.000000 40.000000 50.000000 48.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5641/192 = 29.380209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         3        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         3        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         3        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         4        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         1        42        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         2        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         1        41        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4        42        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         1        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         4        40        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         2        41        40        40        40         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         4        42        41        40        40         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         1        40        42        40        40         0         0         0         0         0         0         0         0         0         0 
dram[16]:         3         2        41        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[17]:         3         3        40        50        40        40         0         0         0         0         0         0         0         0         0         0 
dram[18]:         3         2        40        49        40        40         0         0         0         0         0         0         0         0         0         0 
dram[19]:         3         3        43        48        40        40         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         5        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2        42        50        42        40         0         0         0         0         0         0         0         0         0         0 
dram[22]:         1         2        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[23]:         4         1        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         4        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         1        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         4        40        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[28]:         1         2        41        49        48        40         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         1        41        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         5        42        48        48        40         0         0         0         0         0         0         0         0         0         0 
dram[31]:         1         2        40        50        48        40         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5641
min_bank_accesses = 0!
chip skew: 187/164 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      28421     28387     16598     15710     16459     15900    none      none      none      none      none      none      none      none      none      none  
dram[1]:      26299     26729     16250     15688     15965     15747    none      none      none      none      none      none      none      none      none      none  
dram[2]:      20700     27594     16028     15409     15730     15889    none      none      none      none      none      none      none      none      none      none  
dram[3]:      26787     28690     16933     15399     16276     15273    none      none      none      none      none      none      none      none      none      none  
dram[4]:      28702     27112     16891     14934     16602     15866    none      none      none      none      none      none      none      none      none      none  
dram[5]:      27774     32013     16594     15911     15881     15585    none      none      none      none      none      none      none      none      none      none  
dram[6]:      28509     28494     16170     15069     16055     15452    none      none      none      none      none      none      none      none      none      none  
dram[7]:      24347     26211     16138     14459     16381     15756    none      none      none      none      none      none      none      none      none      none  
dram[8]:      24795     24783     16520     15621     15772     15465    none      none      none      none      none      none      none      none      none      none  
dram[9]:      30045     29256     16523     14745     16596     15960    none      none      none      none      none      none      none      none      none      none  
dram[10]:      28621     25135     16468     15014     16711     15745    none      none      none      none      none      none      none      none      none      none  
dram[11]:      27455     27845     16293     14784     15787     15819    none      none      none      none      none      none      none      none      none      none  
dram[12]:      16307     26814     16018     16199     16354     15970    none      none      none      none      none      none      none      none      none      none  
dram[13]:      27773     27432     16479     16105     16080     15629    none      none      none      none      none      none      none      none      none      none  
dram[14]:      30408     29220     16816     16426     16404     15979    none      none      none      none      none      none      none      none      none      none  
dram[15]:      27100     27302     16091     16906     16054     15599    none      none      none      none      none      none      none      none      none      none  
dram[16]:      28378     29027     16462     16355     16471     15840    none      none      none      none      none      none      none      none      none      none  
dram[17]:      25455     28167     16355     16768     16371     15799    none      none      none      none      none      none      none      none      none      none  
dram[18]:      24847     29038     16352     16953     15744     15884    none      none      none      none      none      none      none      none      none      none  
dram[19]:      28863     28400     16834     17051     16453     15864    none      none      none      none      none      none      none      none      none      none  
dram[20]:      28600     29807     16556     16360     14592     16230    none      none      none      none      none      none      none      none      none      none  
dram[21]:      27057     26364     16574     17596     15794     15614    none      none      none      none      none      none      none      none      none      none  
dram[22]:      26143     26044     16204     16517     15355     15284    none      none      none      none      none      none      none      none      none      none  
dram[23]:      27662     31104     15999     16548     15064     16396    none      none      none      none      none      none      none      none      none      none  
dram[24]:      26314     28780     16414     16580     15641     15597    none      none      none      none      none      none      none      none      none      none  
dram[25]:      28266     28662     16180     16159     15996     16123    none      none      none      none      none      none      none      none      none      none  
dram[26]:      26719     28431     16407     16407     15939     16514    none      none      none      none      none      none      none      none      none      none  
dram[27]:      27663     28382     16195     16031     15716     15602    none      none      none      none      none      none      none      none      none      none  
dram[28]:      29277     25706     16223     16173     15811     16212    none      none      none      none      none      none      none      none      none      none  
dram[29]:      27773     27270     16198     15742     15517     15938    none      none      none      none      none      none      none      none      none      none  
dram[30]:      28544     30495     16894     15941     16098     16421    none      none      none      none      none      none      none      none      none      none  
dram[31]:      28107     25289     16283     16508     15503     16078    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        590       590       784       773       783       819         0         0         0         0         0         0         0         0         0         0
dram[1]:        379       464       677       715       672       670         0         0         0         0         0         0         0         0         0         0
dram[2]:        496       509       711       725       742       769         0         0         0         0         0         0         0         0         0         0
dram[3]:        500       603       757       761       751       766         0         0         0         0         0         0         0         0         0         0
dram[4]:        482       598       764       754       739       749         0         0         0         0         0         0         0         0         0         0
dram[5]:        479       609       760       761       830       762         0         0         0         0         0         0         0         0         0         0
dram[6]:        494       492       722       737       732       746         0         0         0         0         0         0         0         0         0         0
dram[7]:        595       411       745       753       731       729         0         0         0         0         0         0         0         0         0         0
dram[8]:        601       337      1079      1077      1071      1155         0         0         0         0         0         0         0         0         0         0
dram[9]:        591       612       868       893       889       889         0         0         0         0         0         0         0         0         0         0
dram[10]:        598       335       995      1006      1009      1023         0         0         0         0         0         0         0         0         0         0
dram[11]:        469       614       938       936       933      1003         0         0         0         0         0         0         0         0         0         0
dram[12]:        473       475       705       715       719       737         0         0         0         0         0         0         0         0         0         0
dram[13]:        484       419       665       662       646       652         0         0         0         0         0         0         0         0         0         0
dram[14]:        623       724       862       860       853       907         0         0         0         0         0         0         0         0         0         0
dram[15]:        462       361       654       673       671       660         0         0         0         0         0         0         0         0         0         0
dram[16]:        597       590       757       756       739       751         0         0         0         0         0         0         0         0         0         0
dram[17]:        617       621       764       772       760       790         0         0         0         0         0         0         0         0         0         0
dram[18]:        483       428       683       690       693       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        590       592       842       829       755       833         0         0         0         0         0         0         0         0         0         0
dram[20]:        484       606       770       760       757       792         0         0         0         0         0         0         0         0         0         0
dram[21]:        499       489       707       742       745       767         0         0         0         0         0         0         0         0         0         0
dram[22]:        393       478       639       644       704       643         0         0         0         0         0         0         0         0         0         0
dram[23]:        595       507       754       746       746       771         0         0         0         0         0         0         0         0         0         0
dram[24]:        443       492       722       706       707       751         0         0         0         0         0         0         0         0         0         0
dram[25]:        484       492       745       746       747       758         0         0         0         0         0         0         0         0         0         0
dram[26]:        478       481       693       693       675       684         0         0         0         0         0         0         0         0         0         0
dram[27]:        493       609       754       781       765       840         0         0         0         0         0         0         0         0         0         0
dram[28]:        484       402       713       684       677       670         0         0         0         0         0         0         0         0         0         0
dram[29]:        506       366       645       713       647       652         0         0         0         0         0         0         0         0         0         0
dram[30]:        653       640       893       915       929       896         0         0         0         0         0         0         0         0         0         0
dram[31]:        595       353       736       762       793       799         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81969 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002142
n_activity=420 dram_eff=0.419
bk0: 3a 82139i bk1: 3a 82139i bk2: 41a 82126i bk3: 49a 82114i bk4: 40a 82102i bk5: 40a 82086i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.522634
Bank_Level_Parallism_Ready = 1.409091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522634 

BW Util details:
bwutil = 0.002142 
total_CMD = 82151 
util_bw = 176 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 81903 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81969 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002142 
Either_Row_CoL_Bus_Util = 0.002215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00497864
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81973 n_act=6 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002094
n_activity=368 dram_eff=0.4674
bk0: 1a 82139i bk1: 3a 82139i bk2: 40a 82120i bk3: 48a 82107i bk4: 40a 82091i bk5: 40a 82088i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965116
Row_Buffer_Locality_read = 0.965116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.662447
Bank_Level_Parallism_Col = 1.672414
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.672414 

BW Util details:
bwutil = 0.002094 
total_CMD = 82151 
util_bw = 172 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 81914 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81973 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 172 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002094 
Either_Row_CoL_Bus_Util = 0.002167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00438217
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81970 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00213
n_activity=403 dram_eff=0.4342
bk0: 3a 82138i bk1: 3a 82138i bk2: 40a 82118i bk3: 49a 82099i bk4: 40a 82109i bk5: 40a 82098i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555102
Bank_Level_Parallism_Col = 1.556017
Bank_Level_Parallism_Ready = 1.365714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556017 

BW Util details:
bwutil = 0.002130 
total_CMD = 82151 
util_bw = 175 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 81906 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81970 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002130 
Either_Row_CoL_Bus_Util = 0.002203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00742535
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81970 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002142
n_activity=384 dram_eff=0.4583
bk0: 2a 82139i bk1: 3a 82139i bk2: 43a 82126i bk3: 48a 82108i bk4: 40a 82093i bk5: 40a 82087i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611570
Bank_Level_Parallism_Col = 1.613445
Bank_Level_Parallism_Ready = 1.482955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613445 

BW Util details:
bwutil = 0.002142 
total_CMD = 82151 
util_bw = 176 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 81909 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81970 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002142 
Either_Row_CoL_Bus_Util = 0.002203 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005525 
queue_avg = 0.005685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00568465
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81972 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002118
n_activity=337 dram_eff=0.5163
bk0: 1a 82139i bk1: 4a 82138i bk2: 41a 82118i bk3: 48a 82104i bk4: 40a 82115i bk5: 40a 82076i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638655
Bank_Level_Parallism_Col = 1.634043
Bank_Level_Parallism_Ready = 1.442529
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.634043 

BW Util details:
bwutil = 0.002118 
total_CMD = 82151 
util_bw = 174 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 81913 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81972 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002118 
Either_Row_CoL_Bus_Util = 0.002179 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005587 
queue_avg = 0.004260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00426045
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81970 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00213
n_activity=346 dram_eff=0.5058
bk0: 2a 82138i bk1: 1a 82139i bk2: 42a 82130i bk3: 50a 82114i bk4: 40a 82112i bk5: 40a 82095i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.489452
Bank_Level_Parallism_Col = 1.489270
Bank_Level_Parallism_Ready = 1.388571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484979 

BW Util details:
bwutil = 0.002130 
total_CMD = 82151 
util_bw = 175 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 81914 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81970 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002130 
Either_Row_CoL_Bus_Util = 0.002203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00447956
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81971 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002118
n_activity=346 dram_eff=0.5029
bk0: 2a 82138i bk1: 2a 82139i bk2: 41a 82118i bk3: 49a 82101i bk4: 40a 82111i bk5: 40a 82083i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695652
Bank_Level_Parallism_Col = 1.690266
Bank_Level_Parallism_Ready = 1.454023
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.690266 

BW Util details:
bwutil = 0.002118 
total_CMD = 82151 
util_bw = 174 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 81921 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81971 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002118 
Either_Row_CoL_Bus_Util = 0.002191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00452825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81972 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00213
n_activity=359 dram_eff=0.4875
bk0: 5a 82138i bk1: 2a 82138i bk2: 40a 82126i bk3: 48a 82113i bk4: 40a 82104i bk5: 40a 82078i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542169
Bank_Level_Parallism_Col = 1.536585
Bank_Level_Parallism_Ready = 1.445714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532520 

BW Util details:
bwutil = 0.002130 
total_CMD = 82151 
util_bw = 175 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 81902 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81972 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002130 
Either_Row_CoL_Bus_Util = 0.002179 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.011173 
queue_avg = 0.003031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.003031
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81971 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00213
n_activity=465 dram_eff=0.3763
bk0: 4a 82138i bk1: 1a 82139i bk2: 41a 82128i bk3: 49a 82119i bk4: 40a 82120i bk5: 40a 82109i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360996
Bank_Level_Parallism_Col = 1.352941
Bank_Level_Parallism_Ready = 1.257143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.352941 

BW Util details:
bwutil = 0.002130 
total_CMD = 82151 
util_bw = 175 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 81910 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81971 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002130 
Either_Row_CoL_Bus_Util = 0.002191 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005556 
queue_avg = 0.001388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00138769
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81970 n_act=6 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00213
n_activity=414 dram_eff=0.4227
bk0: 1a 82139i bk1: 4a 82139i bk2: 42a 82122i bk3: 48a 82108i bk4: 40a 82105i bk5: 40a 82080i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965714
Row_Buffer_Locality_read = 0.965714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590164
Bank_Level_Parallism_Col = 1.591667
Bank_Level_Parallism_Ready = 1.411429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591667 

BW Util details:
bwutil = 0.002130 
total_CMD = 82151 
util_bw = 175 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 81907 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81970 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 175 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002130 
Either_Row_CoL_Bus_Util = 0.002203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351791
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81971 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002118
n_activity=424 dram_eff=0.4104
bk0: 4a 82136i bk1: 1a 82139i bk2: 40a 82124i bk3: 49a 82119i bk4: 40a 82105i bk5: 40a 82091i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.485477
Bank_Level_Parallism_Ready = 1.379310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485477 

BW Util details:
bwutil = 0.002118 
total_CMD = 82151 
util_bw = 174 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 81907 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81971 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002118 
Either_Row_CoL_Bus_Util = 0.002191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00350574
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81972 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002106
n_activity=444 dram_eff=0.3896
bk0: 1a 82139i bk1: 4a 82137i bk2: 40a 82122i bk3: 48a 82122i bk4: 40a 82118i bk5: 40a 82118i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.965318
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297189
Bank_Level_Parallism_Col = 1.293878
Bank_Level_Parallism_Ready = 1.242775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.293878 

BW Util details:
bwutil = 0.002106 
total_CMD = 82151 
util_bw = 173 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 81902 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81972 
Read = 173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002106 
Either_Row_CoL_Bus_Util = 0.002179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00178939
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81981 n_act=6 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001996
n_activity=362 dram_eff=0.453
bk0: 1a 82139i bk1: 2a 82139i bk2: 41a 82125i bk3: 40a 82117i bk4: 40a 82109i bk5: 40a 82081i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.963415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.575893
Bank_Level_Parallism_Ready = 1.396341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575893 

BW Util details:
bwutil = 0.001996 
total_CMD = 82151 
util_bw = 164 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 81923 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81981 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 164 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.001996 
Either_Row_CoL_Bus_Util = 0.002069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00545337
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81978 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002033
n_activity=303 dram_eff=0.5512
bk0: 4a 82137i bk1: 2a 82138i bk2: 41a 82122i bk3: 40a 82121i bk4: 40a 82110i bk5: 40a 82083i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616071
Bank_Level_Parallism_Col = 1.603604
Bank_Level_Parallism_Ready = 1.389222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603604 

BW Util details:
bwutil = 0.002033 
total_CMD = 82151 
util_bw = 167 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 81927 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81978 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002033 
Either_Row_CoL_Bus_Util = 0.002106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00320142
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81976 n_act=6 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002057
n_activity=375 dram_eff=0.4507
bk0: 2a 82138i bk1: 4a 82138i bk2: 42a 82121i bk3: 41a 82123i bk4: 40a 82104i bk5: 40a 82085i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964497
Row_Buffer_Locality_read = 0.964497
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.506173
Bank_Level_Parallism_Col = 1.512605
Bank_Level_Parallism_Ready = 1.360947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.508403 

BW Util details:
bwutil = 0.002057 
total_CMD = 82151 
util_bw = 169 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 81908 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81976 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 169 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002057 
Either_Row_CoL_Bus_Util = 0.002130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00454042
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81981 n_act=6 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002008
n_activity=370 dram_eff=0.4459
bk0: 2a 82139i bk1: 1a 82139i bk2: 40a 82119i bk3: 42a 82116i bk4: 40a 82104i bk5: 40a 82078i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566667
Bank_Level_Parallism_Col = 1.567797
Bank_Level_Parallism_Ready = 1.436364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567797 

BW Util details:
bwutil = 0.002008 
total_CMD = 82151 
util_bw = 165 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 81911 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81981 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 165 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002008 
Either_Row_CoL_Bus_Util = 0.002069 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005882 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00354226
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81972 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002118
n_activity=391 dram_eff=0.445
bk0: 3a 82139i bk1: 2a 82139i bk2: 41a 82128i bk3: 48a 82114i bk4: 40a 82117i bk5: 40a 82091i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.418033
Bank_Level_Parallism_Ready = 1.356322
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.418033 

BW Util details:
bwutil = 0.002118 
total_CMD = 82151 
util_bw = 174 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 81903 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81972 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002118 
Either_Row_CoL_Bus_Util = 0.002179 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005587 
queue_avg = 0.003774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00377354
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81970 n_act=6 n_pre=0 n_ref_event=0 n_req=176 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002142
n_activity=339 dram_eff=0.5192
bk0: 3a 82139i bk1: 3a 82139i bk2: 40a 82119i bk3: 50a 82113i bk4: 40a 82113i bk5: 40a 82074i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965909
Row_Buffer_Locality_read = 0.965909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638298
Bank_Level_Parallism_Col = 1.625000
Bank_Level_Parallism_Ready = 1.454545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.625000 

BW Util details:
bwutil = 0.002142 
total_CMD = 82151 
util_bw = 176 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 81916 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81970 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 176 
total_req = 176 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 176 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002142 
Either_Row_CoL_Bus_Util = 0.002203 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005525 
queue_avg = 0.004151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00415089
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81972 n_act=6 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002118
n_activity=293 dram_eff=0.5939
bk0: 3a 82139i bk1: 2a 82138i bk2: 40a 82126i bk3: 49a 82102i bk4: 40a 82100i bk5: 40a 82086i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.744395
Bank_Level_Parallism_Col = 1.733032
Bank_Level_Parallism_Ready = 1.413793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.733032 

BW Util details:
bwutil = 0.002118 
total_CMD = 82151 
util_bw = 174 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 81928 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81972 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 174 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002118 
Either_Row_CoL_Bus_Util = 0.002179 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005587 
queue_avg = 0.003287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00328663
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81968 n_act=6 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002155
n_activity=392 dram_eff=0.4515
bk0: 3a 82139i bk1: 3a 82138i bk2: 43a 82125i bk3: 48a 82117i bk4: 40a 82104i bk5: 40a 82061i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.676471
Bank_Level_Parallism_Col = 1.682403
Bank_Level_Parallism_Ready = 1.474576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682403 

BW Util details:
bwutil = 0.002155 
total_CMD = 82151 
util_bw = 177 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 81913 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81968 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 177 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002155 
Either_Row_CoL_Bus_Util = 0.002228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0122214
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81961 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00224
n_activity=446 dram_eff=0.4126
bk0: 2a 82138i bk1: 5a 82139i bk2: 41a 82118i bk3: 48a 82109i bk4: 48a 82104i bk5: 40a 82089i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.505837
Bank_Level_Parallism_Ready = 1.402174
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505837 

BW Util details:
bwutil = 0.002240 
total_CMD = 82151 
util_bw = 184 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 81889 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81961 
Read = 184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002240 
Either_Row_CoL_Bus_Util = 0.002313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00350574
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81967 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=178 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002167
n_activity=384 dram_eff=0.4635
bk0: 2a 82137i bk1: 2a 82139i bk2: 42a 82125i bk3: 50a 82108i bk4: 42a 82102i bk5: 40a 82077i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.663866
Bank_Level_Parallism_Col = 1.658120
Bank_Level_Parallism_Ready = 1.455056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.658120 

BW Util details:
bwutil = 0.002167 
total_CMD = 82151 
util_bw = 178 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 81913 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81967 
Read = 178 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002167 
Either_Row_CoL_Bus_Util = 0.002240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00474736
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81965 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002191
n_activity=413 dram_eff=0.4358
bk0: 1a 82139i bk1: 2a 82139i bk2: 41a 82129i bk3: 48a 82110i bk4: 48a 82096i bk5: 40a 82063i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.633466
Bank_Level_Parallism_Col = 1.642276
Bank_Level_Parallism_Ready = 1.550000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642276 

BW Util details:
bwutil = 0.002191 
total_CMD = 82151 
util_bw = 180 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 81900 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81965 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002191 
Either_Row_CoL_Bus_Util = 0.002264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00573334
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81964 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002203
n_activity=394 dram_eff=0.4594
bk0: 4a 82138i bk1: 1a 82139i bk2: 40a 82130i bk3: 48a 82113i bk4: 48a 82095i bk5: 40a 82067i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646341
Bank_Level_Parallism_Col = 1.641975
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617284 

BW Util details:
bwutil = 0.002203 
total_CMD = 82151 
util_bw = 181 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 81905 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81964 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00786357
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81966 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002203
n_activity=349 dram_eff=0.5186
bk0: 2a 82139i bk1: 1a 82138i bk2: 41a 82123i bk3: 49a 82106i bk4: 48a 82100i bk5: 40a 82068i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.742616
Bank_Level_Parallism_Col = 1.735043
Bank_Level_Parallism_Ready = 1.491713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735043 

BW Util details:
bwutil = 0.002203 
total_CMD = 82151 
util_bw = 181 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 81914 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81966 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002252 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.010811 
queue_avg = 0.006220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00622025
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81962 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002228
n_activity=365 dram_eff=0.5014
bk0: 2a 82139i bk1: 4a 82137i bk2: 41a 82129i bk3: 48a 82112i bk4: 48a 82109i bk5: 40a 82063i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556420
Bank_Level_Parallism_Col = 1.563492
Bank_Level_Parallism_Ready = 1.469945
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563492 

BW Util details:
bwutil = 0.002228 
total_CMD = 82151 
util_bw = 183 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 81894 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81962 
Read = 183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002228 
Either_Row_CoL_Bus_Util = 0.002301 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00692627
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81964 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002203
n_activity=341 dram_eff=0.5308
bk0: 2a 82139i bk1: 1a 82139i bk2: 41a 82126i bk3: 49a 82111i bk4: 48a 82097i bk5: 40a 82087i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.552845
Bank_Level_Parallism_Ready = 1.381215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552845 

BW Util details:
bwutil = 0.002203 
total_CMD = 82151 
util_bw = 181 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 81901 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81964 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00428479
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81963 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002215
n_activity=383 dram_eff=0.4752
bk0: 2a 82137i bk1: 4a 82138i bk2: 40a 82123i bk3: 48a 82106i bk4: 48a 82097i bk5: 40a 82099i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552000
Bank_Level_Parallism_Col = 1.544715
Bank_Level_Parallism_Ready = 1.351648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544715 

BW Util details:
bwutil = 0.002215 
total_CMD = 82151 
util_bw = 182 
Wasted_Col = 68 
Wasted_Row = 0 
Idle = 81901 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81963 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002215 
Either_Row_CoL_Bus_Util = 0.002288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00307969
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81964 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002203
n_activity=367 dram_eff=0.4932
bk0: 1a 82139i bk1: 2a 82137i bk2: 41a 82118i bk3: 49a 82115i bk4: 48a 82107i bk5: 40a 82076i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549020
Bank_Level_Parallism_Col = 1.556000
Bank_Level_Parallism_Ready = 1.453039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556000 

BW Util details:
bwutil = 0.002203 
total_CMD = 82151 
util_bw = 181 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 81896 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81964 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00710886
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81963 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=182 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002215
n_activity=329 dram_eff=0.5532
bk0: 4a 82135i bk1: 1a 82137i bk2: 41a 82126i bk3: 48a 82113i bk4: 48a 82099i bk5: 40a 82073i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776316
Bank_Level_Parallism_Col = 1.747788
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.743363 

BW Util details:
bwutil = 0.002215 
total_CMD = 82151 
util_bw = 182 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 81923 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81963 
Read = 182 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002215 
Either_Row_CoL_Bus_Util = 0.002288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.007048
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81959 n_act=6 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002276
n_activity=398 dram_eff=0.4698
bk0: 4a 82138i bk1: 5a 82136i bk2: 42a 82117i bk3: 48a 82112i bk4: 48a 82093i bk5: 40a 82079i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967914
Row_Buffer_Locality_read = 0.967914
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595420
Bank_Level_Parallism_Col = 1.603113
Bank_Level_Parallism_Ready = 1.433155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.603113 

BW Util details:
bwutil = 0.002276 
total_CMD = 82151 
util_bw = 187 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 81889 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81959 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 187 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002276 
Either_Row_CoL_Bus_Util = 0.002337 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005208 
queue_avg = 0.011455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0114545
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82151 n_nop=81965 n_act=6 n_pre=0 n_ref_event=0 n_req=181 n_rd=181 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002203
n_activity=396 dram_eff=0.4571
bk0: 1a 82139i bk1: 2a 82139i bk2: 40a 82111i bk3: 50a 82111i bk4: 48a 82101i bk5: 40a 82095i bk6: 0a 82151i bk7: 0a 82151i bk8: 0a 82151i bk9: 0a 82151i bk10: 0a 82151i bk11: 0a 82151i bk12: 0a 82151i bk13: 0a 82151i bk14: 0a 82151i bk15: 0a 82151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966851
Row_Buffer_Locality_read = 0.966851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.539370
Bank_Level_Parallism_Col = 1.540000
Bank_Level_Parallism_Ready = 1.370166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540000 

BW Util details:
bwutil = 0.002203 
total_CMD = 82151 
util_bw = 181 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 81897 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82151 
n_nop = 81965 
Read = 181 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 181 
total_req = 181 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 181 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.002264 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005376 
queue_avg = 0.004492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00449173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4196, Miss = 92, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 345
L2_cache_bank[1]: Access = 4530, Miss = 100, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 260
L2_cache_bank[2]: Access = 3984, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 245
L2_cache_bank[3]: Access = 4276, Miss = 94, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 125
L2_cache_bank[4]: Access = 3998, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 232
L2_cache_bank[5]: Access = 4444, Miss = 100, Miss_rate = 0.023, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[6]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 13, Reservation_fails = 352
L2_cache_bank[7]: Access = 4330, Miss = 97, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 240
L2_cache_bank[8]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 362
L2_cache_bank[9]: Access = 4181, Miss = 94, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 266
L2_cache_bank[10]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 380
L2_cache_bank[11]: Access = 4486, Miss = 100, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 232
L2_cache_bank[12]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[13]: Access = 4392, Miss = 100, Miss_rate = 0.023, Pending_hits = 9, Reservation_fails = 235
L2_cache_bank[14]: Access = 4012, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 358
L2_cache_bank[15]: Access = 4406, Miss = 100, Miss_rate = 0.023, Pending_hits = 8, Reservation_fails = 110
L2_cache_bank[16]: Access = 4139, Miss = 91, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 355
L2_cache_bank[17]: Access = 4187, Miss = 97, Miss_rate = 0.023, Pending_hits = 26, Reservation_fails = 565
L2_cache_bank[18]: Access = 4182, Miss = 92, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 357
L2_cache_bank[19]: Access = 4232, Miss = 97, Miss_rate = 0.023, Pending_hits = 13, Reservation_fails = 476
L2_cache_bank[20]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 358
L2_cache_bank[21]: Access = 4104, Miss = 94, Miss_rate = 0.023, Pending_hits = 23, Reservation_fails = 433
L2_cache_bank[22]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 353
L2_cache_bank[23]: Access = 4088, Miss = 94, Miss_rate = 0.023, Pending_hits = 20, Reservation_fails = 425
L2_cache_bank[24]: Access = 3927, Miss = 85, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 248
L2_cache_bank[25]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 241
L2_cache_bank[26]: Access = 4224, Miss = 92, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 232
L2_cache_bank[27]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 113
L2_cache_bank[28]: Access = 4224, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 467
L2_cache_bank[29]: Access = 4323, Miss = 95, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 355
L2_cache_bank[30]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 126
L2_cache_bank[31]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 240
L2_cache_bank[32]: Access = 4083, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 361
L2_cache_bank[33]: Access = 4478, Miss = 97, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 210
L2_cache_bank[34]: Access = 4195, Miss = 91, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 352
L2_cache_bank[35]: Access = 4590, Miss = 100, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 241
L2_cache_bank[36]: Access = 4054, Miss = 88, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 242
L2_cache_bank[37]: Access = 4567, Miss = 97, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[38]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 13, Reservation_fails = 346
L2_cache_bank[39]: Access = 4708, Miss = 100, Miss_rate = 0.021, Pending_hits = 12, Reservation_fails = 246
L2_cache_bank[40]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 358
L2_cache_bank[41]: Access = 4823, Miss = 108, Miss_rate = 0.022, Pending_hits = 8, Reservation_fails = 231
L2_cache_bank[42]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[43]: Access = 4839, Miss = 105, Miss_rate = 0.022, Pending_hits = 13, Reservation_fails = 241
L2_cache_bank[44]: Access = 3970, Miss = 86, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 121
L2_cache_bank[45]: Access = 4689, Miss = 102, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 292
L2_cache_bank[46]: Access = 4082, Miss = 88, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 359
L2_cache_bank[47]: Access = 4594, Miss = 102, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 255
L2_cache_bank[48]: Access = 4111, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[49]: Access = 4738, Miss = 102, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 210
L2_cache_bank[50]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 242
L2_cache_bank[51]: Access = 4858, Miss = 105, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 232
L2_cache_bank[52]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[53]: Access = 4725, Miss = 102, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[54]: Access = 4096, Miss = 88, Miss_rate = 0.021, Pending_hits = 9, Reservation_fails = 248
L2_cache_bank[55]: Access = 4865, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 362
L2_cache_bank[56]: Access = 4097, Miss = 89, Miss_rate = 0.022, Pending_hits = 7, Reservation_fails = 266
L2_cache_bank[57]: Access = 4708, Miss = 102, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[58]: Access = 4210, Miss = 92, Miss_rate = 0.022, Pending_hits = 10, Reservation_fails = 247
L2_cache_bank[59]: Access = 4708, Miss = 102, Miss_rate = 0.022, Pending_hits = 5, Reservation_fails = 130
L2_cache_bank[60]: Access = 4337, Miss = 95, Miss_rate = 0.022, Pending_hits = 14, Reservation_fails = 370
L2_cache_bank[61]: Access = 5122, Miss = 114, Miss_rate = 0.022, Pending_hits = 14, Reservation_fails = 365
L2_cache_bank[62]: Access = 3942, Miss = 86, Miss_rate = 0.022, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[63]: Access = 4793, Miss = 105, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 371
L2_total_cache_accesses = 275881
L2_total_cache_misses = 6047
L2_total_cache_miss_rate = 0.0219
L2_total_cache_pending_hits = 608
L2_total_cache_reservation_fails = 17641
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188902
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 87181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 189308
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 17641
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=275881
icnt_total_pkts_simt_to_mem=275881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 275881
Req_Network_cycles = 109406
Req_Network_injected_packets_per_cycle =       2.5216 
Req_Network_conflicts_per_cycle =       2.2297
Req_Network_conflicts_per_cycle_util =      23.4314
Req_Bank_Level_Parallism =      26.4990
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5481
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0433

Reply_Network_injected_packets_num = 275881
Reply_Network_cycles = 109406
Reply_Network_injected_packets_per_cycle =        2.5216
Reply_Network_conflicts_per_cycle =        2.1623
Reply_Network_conflicts_per_cycle_util =      21.1793
Reply_Bank_Level_Parallism =      24.6984
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3855
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0315
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 35 sec (875 sec)
gpgpu_simulation_rate = 11433 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
gpgpu_silicon_slowdown = 9056000x
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
