$date
	Mon May  4 00:23:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux16_1x8_tb $end
$var wire 16 ! y7 [15:0] $end
$var wire 16 " y6 [15:0] $end
$var wire 16 # y5 [15:0] $end
$var wire 16 $ y4 [15:0] $end
$var wire 16 % y3 [15:0] $end
$var wire 16 & y2 [15:0] $end
$var wire 16 ' y1 [15:0] $end
$var wire 16 ( y0 [15:0] $end
$var reg 16 ) D0 [15:0] $end
$var reg 3 * s [2:0] $end
$scope module g $end
$var wire 16 + D0 [15:0] $end
$var wire 3 , s [2:0] $end
$var wire 16 - y7 [15:0] $end
$var wire 16 . y6 [15:0] $end
$var wire 16 / y5 [15:0] $end
$var wire 16 0 y4 [15:0] $end
$var wire 16 1 y3 [15:0] $end
$var wire 16 2 y2 [15:0] $end
$var wire 16 3 y1 [15:0] $end
$var wire 16 4 y0 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b1 +
b0 *
b1 )
b1 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b0 (
b0 4
b1 '
b1 3
b1 *
b1 ,
#2
b1 &
b1 2
b0 '
b0 3
b10 *
b10 ,
#3
b0 &
b0 2
b1 %
b1 1
b11 *
b11 ,
#4
b1 $
b1 0
b0 %
b0 1
b100 *
b100 ,
#5
b0 $
b0 0
b1 #
b1 /
b101 *
b101 ,
#6
b1 "
b1 .
b0 #
b0 /
b110 *
b110 ,
#7
b0 "
b0 .
b1 !
b1 -
b111 *
b111 ,
#8
b1 (
b1 4
b0 !
b0 -
b0 *
b0 ,
