<stg><name>compute</name>


<trans_list>

<trans id="282" from="1" to="2">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="3">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="3" to="4">
<condition id="238">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="3" to="2">
<condition id="240">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="4" to="5">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="5" to="6">
<condition id="241">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="5" to="5">
<condition id="242">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="6" to="7">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="7" to="10">
<condition id="243">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="7" to="8">
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="7">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="10" to="11">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %local_num_elements_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %local_num_elements)

]]></Node>
<StgValue><ssdm name="local_num_elements_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %knn_mat_7_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_2_read)

]]></Node>
<StgValue><ssdm name="knn_mat_7_2_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %knn_mat_7_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_1_read)

]]></Node>
<StgValue><ssdm name="knn_mat_7_1_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %knn_mat_7_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_0_read)

]]></Node>
<StgValue><ssdm name="knn_mat_7_0_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %knn_mat_6_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_2_read)

]]></Node>
<StgValue><ssdm name="knn_mat_6_2_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %knn_mat_6_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_1_read)

]]></Node>
<StgValue><ssdm name="knn_mat_6_1_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %knn_mat_6_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_0_read)

]]></Node>
<StgValue><ssdm name="knn_mat_6_0_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %knn_mat_5_3_read31 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_3_read)

]]></Node>
<StgValue><ssdm name="knn_mat_5_3_read31"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %knn_mat_5_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_2_read)

]]></Node>
<StgValue><ssdm name="knn_mat_5_2_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %knn_mat_5_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_1_read)

]]></Node>
<StgValue><ssdm name="knn_mat_5_1_read_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %knn_mat_5_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_0_read)

]]></Node>
<StgValue><ssdm name="knn_mat_5_0_read_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %knn_mat_4_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_3_read)

]]></Node>
<StgValue><ssdm name="knn_mat_4_3_read_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %knn_mat_4_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_2_read)

]]></Node>
<StgValue><ssdm name="knn_mat_4_2_read_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %knn_mat_4_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_1_read)

]]></Node>
<StgValue><ssdm name="knn_mat_4_1_read_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %knn_mat_4_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_0_read)

]]></Node>
<StgValue><ssdm name="knn_mat_4_0_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %knn_mat_3_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_3_read)

]]></Node>
<StgValue><ssdm name="knn_mat_3_3_read_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %knn_mat_3_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_2_read)

]]></Node>
<StgValue><ssdm name="knn_mat_3_2_read_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %knn_mat_3_1_read21 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_1_read)

]]></Node>
<StgValue><ssdm name="knn_mat_3_1_read21"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %knn_mat_3_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_0_read)

]]></Node>
<StgValue><ssdm name="knn_mat_3_0_read_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %knn_mat_2_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_3_read)

]]></Node>
<StgValue><ssdm name="knn_mat_2_3_read_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %knn_mat_2_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_2_read)

]]></Node>
<StgValue><ssdm name="knn_mat_2_2_read_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %knn_mat_2_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_1_read)

]]></Node>
<StgValue><ssdm name="knn_mat_2_1_read_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %knn_mat_2_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_0_read)

]]></Node>
<StgValue><ssdm name="knn_mat_2_0_read_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %knn_mat_1_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_3_read)

]]></Node>
<StgValue><ssdm name="knn_mat_1_3_read_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %knn_mat_1_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_2_read)

]]></Node>
<StgValue><ssdm name="knn_mat_1_2_read_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %knn_mat_1_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_1_read)

]]></Node>
<StgValue><ssdm name="knn_mat_1_1_read_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %knn_mat_1_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_0_read)

]]></Node>
<StgValue><ssdm name="knn_mat_1_0_read_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %knn_mat_0_3_read11 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_3_read)

]]></Node>
<StgValue><ssdm name="knn_mat_0_3_read11"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %knn_mat_0_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_2_read)

]]></Node>
<StgValue><ssdm name="knn_mat_0_2_read_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %knn_mat_0_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_1_read)

]]></Node>
<StgValue><ssdm name="knn_mat_0_1_read_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %knn_mat_0_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_0_read)

]]></Node>
<StgValue><ssdm name="knn_mat_0_0_read_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %test_image_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %test_image)

]]></Node>
<StgValue><ssdm name="test_image_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="11">
<![CDATA[
:32  %local_num_elements_cast1 = zext i11 %local_num_elements_read to i32

]]></Node>
<StgValue><ssdm name="local_num_elements_cast1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="11">
<![CDATA[
:33  %local_num_elements_cast1_cast = zext i11 %local_num_elements_read to i12

]]></Node>
<StgValue><ssdm name="local_num_elements_cast1_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
:34  %local_temp_0 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_temp_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
:35  %local_temp_1 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_temp_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
:36  %local_temp_2 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_temp_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64">
<![CDATA[
:37  %local_temp_3 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_temp_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
:38  %local_temp_4 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_temp_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
:39  %local_temp_5 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_temp_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
:40  %local_temp_6 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_temp_6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
:41  %local_temp_7 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_temp_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
:42  %dis_0 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="dis_0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
:43  %dis_1 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="dis_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
:44  %dis_2 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="dis_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
:45  %dis_3 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="dis_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
:46  %dis_4 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="dis_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
:47  %dis_5 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="dis_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
:48  %dis_6 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="dis_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
:49  %dis_7 = alloca [225 x i64], align 8

]]></Node>
<StgValue><ssdm name="dis_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:50  %tmp = add i12 %local_num_elements_cast1_cast, 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_29 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %tmp, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:52  %tmp_30 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_29, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="12">
<![CDATA[
:53  %p_cast4 = zext i12 %tmp_30 to i32

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:54  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %x1 = phi i32 [ 0, %0 ], [ %x1_1_7, %branch7 ]

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 225, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_31 = icmp eq i32 %x1, %p_cast4

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_31, label %2, label %branch56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch56:1  %newIndex = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="29">
<![CDATA[
branch56:2  %newIndex5 = zext i29 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch56:3  %train_images_0_addr = getelementptr [225 x i64]* %train_images_0, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="train_images_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
branch56:4  %train_images_0_load = load i64* %train_images_0_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_0_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56:8  %x1_1_s = or i32 %x1, 1

]]></Node>
<StgValue><ssdm name="x1_1_s"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56:9  %tmp_1 = icmp slt i32 %x1_1_s, %local_num_elements_cast1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:0  %train_images_1_addr = getelementptr [225 x i64]* %train_images_1, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="train_images_1_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
branch49:1  %train_images_1_load = load i64* %train_images_1_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_1_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch49:5  %x1_1_1 = or i32 %x1, 2

]]></Node>
<StgValue><ssdm name="x1_1_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch49:6  %tmp_2 = icmp slt i32 %x1_1_1, %local_num_elements_cast1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:0  %train_images_2_addr = getelementptr [225 x i64]* %train_images_2, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="train_images_2_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
branch42:1  %train_images_2_load = load i64* %train_images_2_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_2_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42:5  %x1_1_2 = or i32 %x1, 3

]]></Node>
<StgValue><ssdm name="x1_1_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42:6  %tmp_3 = icmp slt i32 %x1_1_2, %local_num_elements_cast1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:0  %train_images_3_addr = getelementptr [225 x i64]* %train_images_3, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="train_images_3_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="8">
<![CDATA[
branch35:1  %train_images_3_load = load i64* %train_images_3_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_3_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch35:5  %x1_1_3 = or i32 %x1, 4

]]></Node>
<StgValue><ssdm name="x1_1_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch35:6  %tmp_4 = icmp slt i32 %x1_1_3, %local_num_elements_cast1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch28:0  %train_images_4_addr = getelementptr [225 x i64]* %train_images_4, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="train_images_4_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
branch28:1  %train_images_4_load = load i64* %train_images_4_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_4_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28:5  %x1_1_4 = or i32 %x1, 5

]]></Node>
<StgValue><ssdm name="x1_1_4"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28:6  %tmp_5 = icmp slt i32 %x1_1_4, %local_num_elements_cast1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:0  %train_images_5_addr = getelementptr [225 x i64]* %train_images_5, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="train_images_5_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
branch21:1  %train_images_5_load = load i64* %train_images_5_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_5_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:5  %x1_1_5 = or i32 %x1, 6

]]></Node>
<StgValue><ssdm name="x1_1_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:6  %tmp_6 = icmp slt i32 %x1_1_5, %local_num_elements_cast1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0  %train_images_6_addr = getelementptr [225 x i64]* %train_images_6, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="train_images_6_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
branch14:1  %train_images_6_load = load i64* %train_images_6_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_6_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:5  %x1_1_6 = or i32 %x1, 7

]]></Node>
<StgValue><ssdm name="x1_1_6"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:6  %tmp_7 = icmp slt i32 %x1_1_6, %local_num_elements_cast1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %train_images_7_addr = getelementptr [225 x i64]* %train_images_7, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="train_images_7_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="8">
<![CDATA[
branch7:1  %train_images_7_load = load i64* %train_images_7_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_7_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:5  %x1_1_7 = add nsw i32 %x1, 8

]]></Node>
<StgValue><ssdm name="x1_1_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
branch56:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
branch56:4  %train_images_0_load = load i64* %train_images_0_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_0_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch56:5  %tmp_15 = xor i64 %train_images_0_load, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch56:6  %local_temp_0_addr = getelementptr [225 x i64]* %local_temp_0, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="local_temp_0_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch56:7  store i64 %tmp_15, i64* %local_temp_0_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch56:10  br i1 %tmp_1, label %branch49, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
branch49:1  %train_images_1_load = load i64* %train_images_1_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_1_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch49:2  %tmp_15_1 = xor i64 %train_images_1_load, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:3  %local_temp_1_addr = getelementptr [225 x i64]* %local_temp_1, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="local_temp_1_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch49:4  store i64 %tmp_15_1, i64* %local_temp_1_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch49:7  br i1 %tmp_2, label %branch42, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
branch42:1  %train_images_2_load = load i64* %train_images_2_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_2_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch42:2  %tmp_15_2 = xor i64 %train_images_2_load, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:3  %local_temp_2_addr = getelementptr [225 x i64]* %local_temp_2, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="local_temp_2_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch42:4  store i64 %tmp_15_2, i64* %local_temp_2_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch42:7  br i1 %tmp_3, label %branch35, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="8">
<![CDATA[
branch35:1  %train_images_3_load = load i64* %train_images_3_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_3_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch35:2  %tmp_15_3 = xor i64 %train_images_3_load, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:3  %local_temp_3_addr = getelementptr [225 x i64]* %local_temp_3, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="local_temp_3_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch35:4  store i64 %tmp_15_3, i64* %local_temp_3_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch35:7  br i1 %tmp_4, label %branch28, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
branch28:1  %train_images_4_load = load i64* %train_images_4_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_4_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch28:2  %tmp_15_4 = xor i64 %train_images_4_load, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_15_4"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch28:3  %local_temp_4_addr = getelementptr [225 x i64]* %local_temp_4, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="local_temp_4_addr"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch28:4  store i64 %tmp_15_4, i64* %local_temp_4_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch28:7  br i1 %tmp_5, label %branch21, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
branch21:1  %train_images_5_load = load i64* %train_images_5_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_5_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch21:2  %tmp_15_5 = xor i64 %train_images_5_load, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_15_5"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:3  %local_temp_5_addr = getelementptr [225 x i64]* %local_temp_5, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="local_temp_5_addr"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch21:4  store i64 %tmp_15_5, i64* %local_temp_5_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch21:7  br i1 %tmp_6, label %branch14, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
branch14:1  %train_images_6_load = load i64* %train_images_6_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_6_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch14:2  %tmp_15_6 = xor i64 %train_images_6_load, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_15_6"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:3  %local_temp_6_addr = getelementptr [225 x i64]* %local_temp_6, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="local_temp_6_addr"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch14:4  store i64 %tmp_15_6, i64* %local_temp_6_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch14:7  br i1 %tmp_7, label %branch7, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="8">
<![CDATA[
branch7:1  %train_images_7_load = load i64* %train_images_7_addr, align 8

]]></Node>
<StgValue><ssdm name="train_images_7_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch7:2  %tmp_15_7 = xor i64 %train_images_7_load, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_15_7"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:3  %local_temp_7_addr = getelementptr [225 x i64]* %local_temp_7, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="local_temp_7_addr"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch7:4  store i64 %tmp_15_7, i64* %local_temp_7_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch7:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %i = phi i11 [ 0, %2 ], [ %i_3, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1800, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %exitcond2 = icmp eq i11 %i, %local_num_elements_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %i_3 = add i11 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2, label %.preheader.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="11">
<![CDATA[
:0  %tmp_32 = trunc i11 %i to i3

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %i, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
:2  %newIndex7 = zext i8 %newIndex6 to i64

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %dis_0_addr = getelementptr [225 x i64]* %dis_0, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="dis_0_addr"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dis_1_addr = getelementptr [225 x i64]* %dis_1, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="dis_1_addr"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dis_2_addr = getelementptr [225 x i64]* %dis_2, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="dis_2_addr"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dis_3_addr = getelementptr [225 x i64]* %dis_3, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="dis_3_addr"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dis_4_addr = getelementptr [225 x i64]* %dis_4, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="dis_4_addr"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dis_5_addr = getelementptr [225 x i64]* %dis_5, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="dis_5_addr"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dis_6_addr = getelementptr [225 x i64]* %dis_6, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="dis_6_addr"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %dis_7_addr = getelementptr [225 x i64]* %dis_7, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="dis_7_addr"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:11  switch i3 %tmp_32, label %branch79 [
    i3 0, label %branch72
    i3 1, label %branch73
    i3 2, label %branch74
    i3 3, label %branch75
    i3 -4, label %branch76
    i3 -3, label %branch77
    i3 -2, label %branch78
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch78:0  store i64 0, i64* %dis_6_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch77:0  store i64 0, i64* %dis_5_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch76:0  store i64 0, i64* %dis_4_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch75:0  store i64 0, i64* %dis_3_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch74:0  store i64 0, i64* %dis_2_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch73:0  store i64 0, i64* %dis_1_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch72:0  store i64 0, i64* %dis_0_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch79:0  store i64 0, i64* %dis_7_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_32" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="11">
<![CDATA[
.preheader.preheader:0  %cast3 = zext i11 %local_num_elements_read to i17

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:1  %bound = mul i17 %cast3, 49

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i17 [ 0, %.preheader.preheader ], [ %indvar_flatten_next, %7 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %i1 = phi i6 [ 0, %.preheader.preheader ], [ %tmp_8_cast_mid2_v, %7 ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:2  %x2 = phi i11 [ 0, %.preheader.preheader ], [ %x2_1, %7 ]

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %exitcond_flatten = icmp eq i17 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %indvar_flatten_next = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_flatten, label %8, label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2  %exitcond = icmp ne i11 %x2, %local_num_elements_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader:3  %x2_mid2 = select i1 %exitcond, i11 %x2, i11 0

]]></Node>
<StgValue><ssdm name="x2_mid2"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:5  %i_s = add i6 1, %i1

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:6  %tmp_8_cast_mid2_v = select i1 %exitcond, i6 %i1, i6 %i_s

]]></Node>
<StgValue><ssdm name="tmp_8_cast_mid2_v"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="11">
<![CDATA[
.preheader:9  %tmp_33 = trunc i11 %x2_mid2 to i3

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:11  %newIndex8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %x2_mid2, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="8">
<![CDATA[
.preheader:12  %newIndex9 = zext i8 %newIndex8 to i64

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:13  %dis_0_addr_1 = getelementptr [225 x i64]* %dis_0, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="dis_0_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14  %dis_1_addr_1 = getelementptr [225 x i64]* %dis_1, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="dis_1_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:15  %dis_2_addr_1 = getelementptr [225 x i64]* %dis_2, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="dis_2_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16  %dis_3_addr_1 = getelementptr [225 x i64]* %dis_3, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="dis_3_addr_1"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:17  %dis_4_addr_1 = getelementptr [225 x i64]* %dis_4, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="dis_4_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18  %dis_5_addr_1 = getelementptr [225 x i64]* %dis_5, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="dis_5_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:19  %dis_6_addr_1 = getelementptr [225 x i64]* %dis_6, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="dis_6_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:20  %dis_7_addr_1 = getelementptr [225 x i64]* %dis_7, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="dis_7_addr_1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="8">
<![CDATA[
.preheader:21  %dis_0_load = load i64* %dis_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_0_load"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="8">
<![CDATA[
.preheader:22  %dis_1_load = load i64* %dis_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_1_load"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="8">
<![CDATA[
.preheader:23  %dis_2_load = load i64* %dis_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_2_load"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="8">
<![CDATA[
.preheader:24  %dis_3_load = load i64* %dis_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_3_load"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="8">
<![CDATA[
.preheader:25  %dis_4_load = load i64* %dis_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_4_load"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
.preheader:26  %dis_5_load = load i64* %dis_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_5_load"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="8">
<![CDATA[
.preheader:27  %dis_6_load = load i64* %dis_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_6_load"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
.preheader:28  %dis_7_load = load i64* %dis_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_7_load"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30  %local_temp_0_addr_1 = getelementptr [225 x i64]* %local_temp_0, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="local_temp_0_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="8">
<![CDATA[
.preheader:31  %local_temp_0_load = load i64* %local_temp_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_0_load"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32  %local_temp_1_addr_1 = getelementptr [225 x i64]* %local_temp_1, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="local_temp_1_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="8">
<![CDATA[
.preheader:33  %local_temp_1_load = load i64* %local_temp_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_1_load"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34  %local_temp_2_addr_1 = getelementptr [225 x i64]* %local_temp_2, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="local_temp_2_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="8">
<![CDATA[
.preheader:35  %local_temp_2_load = load i64* %local_temp_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_2_load"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36  %local_temp_3_addr_1 = getelementptr [225 x i64]* %local_temp_3, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="local_temp_3_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
.preheader:37  %local_temp_3_load = load i64* %local_temp_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_3_load"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:38  %local_temp_4_addr_1 = getelementptr [225 x i64]* %local_temp_4, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="local_temp_4_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="8">
<![CDATA[
.preheader:39  %local_temp_4_load = load i64* %local_temp_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_4_load"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40  %local_temp_5_addr_1 = getelementptr [225 x i64]* %local_temp_5, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="local_temp_5_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="8">
<![CDATA[
.preheader:41  %local_temp_5_load = load i64* %local_temp_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_5_load"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42  %local_temp_6_addr_1 = getelementptr [225 x i64]* %local_temp_6, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="local_temp_6_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="8">
<![CDATA[
.preheader:43  %local_temp_6_load = load i64* %local_temp_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_6_load"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44  %local_temp_7_addr_1 = getelementptr [225 x i64]* %local_temp_7, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="local_temp_7_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="8">
<![CDATA[
.preheader:45  %local_temp_7_load = load i64* %local_temp_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_7_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @dis_L_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="49" op_0_bw="6">
<![CDATA[
.preheader:7  %tmp_8_cast_mid2 = zext i6 %tmp_8_cast_mid2_v to i49

]]></Node>
<StgValue><ssdm name="tmp_8_cast_mid2"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader:8  %tmp_9_mid2 = shl i49 1, %tmp_8_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_9_mid2"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="3">
<![CDATA[
.preheader:10  %arrayNo = zext i3 %tmp_33 to i32

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="8">
<![CDATA[
.preheader:21  %dis_0_load = load i64* %dis_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_0_load"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="8">
<![CDATA[
.preheader:22  %dis_1_load = load i64* %dis_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_1_load"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="8">
<![CDATA[
.preheader:23  %dis_2_load = load i64* %dis_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_2_load"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="8">
<![CDATA[
.preheader:24  %dis_3_load = load i64* %dis_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_3_load"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="8">
<![CDATA[
.preheader:25  %dis_4_load = load i64* %dis_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_4_load"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
.preheader:26  %dis_5_load = load i64* %dis_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_5_load"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="8">
<![CDATA[
.preheader:27  %dis_6_load = load i64* %dis_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_6_load"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
.preheader:28  %dis_7_load = load i64* %dis_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dis_7_load"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32">
<![CDATA[
.preheader:29  %tmp_s = call i64 @_ssdm_op_Mux.ap_auto.8i64.i32(i64 %dis_0_load, i64 %dis_1_load, i64 %dis_2_load, i64 %dis_3_load, i64 %dis_4_load, i64 %dis_5_load, i64 %dis_6_load, i64 %dis_7_load, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="8">
<![CDATA[
.preheader:31  %local_temp_0_load = load i64* %local_temp_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_0_load"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="8">
<![CDATA[
.preheader:33  %local_temp_1_load = load i64* %local_temp_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_1_load"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="8">
<![CDATA[
.preheader:35  %local_temp_2_load = load i64* %local_temp_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_2_load"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
.preheader:37  %local_temp_3_load = load i64* %local_temp_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_3_load"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="8">
<![CDATA[
.preheader:39  %local_temp_4_load = load i64* %local_temp_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_4_load"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="8">
<![CDATA[
.preheader:41  %local_temp_5_load = load i64* %local_temp_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_5_load"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="8">
<![CDATA[
.preheader:43  %local_temp_6_load = load i64* %local_temp_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_6_load"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="8">
<![CDATA[
.preheader:45  %local_temp_7_load = load i64* %local_temp_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="local_temp_7_load"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32">
<![CDATA[
.preheader:46  %tmp_26 = call i64 @_ssdm_op_Mux.ap_auto.8i64.i32(i64 %local_temp_0_load, i64 %local_temp_1_load, i64 %local_temp_2_load, i64 %local_temp_3_load, i64 %local_temp_4_load, i64 %local_temp_5_load, i64 %local_temp_6_load, i64 %local_temp_7_load, i32 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="49" op_0_bw="64">
<![CDATA[
.preheader:47  %tmp_34 = trunc i64 %tmp_26 to i49

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader:48  %tmp_11 = and i49 %tmp_34, %tmp_9_mid2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader:49  %tmp_12 = lshr i49 %tmp_11, %tmp_8_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="49">
<![CDATA[
.preheader:50  %tmp_12_cast = zext i49 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:51  %tmp_13 = add i64 %tmp_12_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
.preheader:52  switch i3 %tmp_33, label %branch71 [
    i3 0, label %branch64
    i3 1, label %branch65
    i3 2, label %branch66
    i3 3, label %branch67
    i3 -4, label %branch68
    i3 -3, label %branch69
    i3 -2, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="261" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch70:0  store i64 %tmp_13, i64* %dis_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch69:0  store i64 %tmp_13, i64* %dis_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch68:0  store i64 %tmp_13, i64* %dis_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch67:0  store i64 %tmp_13, i64* %dis_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch66:0  store i64 %tmp_13, i64* %dis_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch65:0  store i64 %tmp_13, i64* %dis_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch64:0  store i64 %tmp_13, i64* %dis_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch71:0  store i64 %tmp_13, i64* %dis_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_33" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %x2_1 = add i11 %x2_mid2, 1

]]></Node>
<StgValue><ssdm name="x2_1"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="279" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="240" op_0_bw="240" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8">
<![CDATA[
:0  %update_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @update([225 x i64]* %dis_0, [225 x i64]* %dis_1, [225 x i64]* %dis_2, [225 x i64]* %dis_3, [225 x i64]* %dis_4, [225 x i64]* %dis_5, [225 x i64]* %dis_6, [225 x i64]* %dis_7, i8 %knn_mat_0_0_read_2, i8 %knn_mat_0_1_read_2, i8 %knn_mat_0_2_read_2, i8 %knn_mat_0_3_read11, i8 %knn_mat_1_0_read_2, i8 %knn_mat_1_1_read_2, i8 %knn_mat_1_2_read_2, i8 %knn_mat_1_3_read_2, i8 %knn_mat_2_0_read_2, i8 %knn_mat_2_1_read_2, i8 %knn_mat_2_2_read_2, i8 %knn_mat_2_3_read_2, i8 %knn_mat_3_0_read_2, i8 %knn_mat_3_1_read21, i8 %knn_mat_3_2_read_2, i8 %knn_mat_3_3_read_2, i8 %knn_mat_4_0_read_2, i8 %knn_mat_4_1_read_2, i8 %knn_mat_4_2_read_2, i8 %knn_mat_4_3_read_2, i8 %knn_mat_5_0_read_2, i8 %knn_mat_5_1_read_2, i8 %knn_mat_5_2_read_2, i8 %knn_mat_5_3_read31, i8 %knn_mat_6_0_read_2, i8 %knn_mat_6_1_read_2, i8 %knn_mat_6_2_read_2, i8 %knn_mat_7_0_read_2, i8 %knn_mat_7_1_read_2, i8 %knn_mat_7_2_read_2)

]]></Node>
<StgValue><ssdm name="update_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="280" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="240" op_0_bw="240" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8">
<![CDATA[
:0  %update_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @update([225 x i64]* %dis_0, [225 x i64]* %dis_1, [225 x i64]* %dis_2, [225 x i64]* %dis_3, [225 x i64]* %dis_4, [225 x i64]* %dis_5, [225 x i64]* %dis_6, [225 x i64]* %dis_7, i8 %knn_mat_0_0_read_2, i8 %knn_mat_0_1_read_2, i8 %knn_mat_0_2_read_2, i8 %knn_mat_0_3_read11, i8 %knn_mat_1_0_read_2, i8 %knn_mat_1_1_read_2, i8 %knn_mat_1_2_read_2, i8 %knn_mat_1_3_read_2, i8 %knn_mat_2_0_read_2, i8 %knn_mat_2_1_read_2, i8 %knn_mat_2_2_read_2, i8 %knn_mat_2_3_read_2, i8 %knn_mat_3_0_read_2, i8 %knn_mat_3_1_read21, i8 %knn_mat_3_2_read_2, i8 %knn_mat_3_3_read_2, i8 %knn_mat_4_0_read_2, i8 %knn_mat_4_1_read_2, i8 %knn_mat_4_2_read_2, i8 %knn_mat_4_3_read_2, i8 %knn_mat_5_0_read_2, i8 %knn_mat_5_1_read_2, i8 %knn_mat_5_2_read_2, i8 %knn_mat_5_3_read31, i8 %knn_mat_6_0_read_2, i8 %knn_mat_6_1_read_2, i8 %knn_mat_6_2_read_2, i8 %knn_mat_7_0_read_2, i8 %knn_mat_7_1_read_2, i8 %knn_mat_7_2_read_2)

]]></Node>
<StgValue><ssdm name="update_ret"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="240">
<![CDATA[
:1  ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %update_ret

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
