FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C271xx members of the 27xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0153)     // call	void_handler
0024: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0157)     // call	void_handler
0028: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0161)     // call	void_handler
002C: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   60h                      ;PSoC I2C Interrupt Vector
0060: 7D 05 F8 LJMP  _I2CHW_1_ISR       (0181)     ljmp	_I2CHW_1_ISR
0063: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0185)     // call	void_handler
0064: 7E       RETI                     (0186)     reti
0068: 71 10    OR    F,0x10             
                                        (0187)     ;---------------------------------------------------
                                        (0188)     ; Insert your custom code above this banner
                                        (0189)     ;---------------------------------------------------
                                        (0190)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0191) 
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  Start of Execution.
                                        (0194) ;-----------------------------------------------------------------------------
                                        (0195) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0196) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0197) ;
                                        (0198) 
                                        (0199) IF	(TOOLCHAIN & HITECH)
                                        (0200)  	AREA PD_startup(CODE, REL, CON)
                                        (0201) ELSE
                                        (0202)     org 68h
                                        (0203) ENDIF
                                        (0204) __Start:
                                        (0205) 
                                        (0206)     ; Initialize the voltage monitoring values,
                                        (0207)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0208)     ; least for now. 
                                        (0209)     ;
                                        (0210)     M8C_SetBank1
006A: 62 E3 80 MOV   REG[0xE3],0x80     (0211)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
006D: 70 EF    AND   F,0xEF             
006F: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0212)     M8C_SetBank0
                                        (0213) 
                                        (0214) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0215) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0216)     M8C_EnableWatchDog
                                        (0217) ENDIF
                                        (0218) 
                                        (0219) IF ( SELECT_32K )
                                        (0220)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0221) ELSE
0072: 41 FE FB AND   REG[0xFE],0xFB     (0222)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0223) ENDIF
                                        (0224) 
                                        (0225) IF	(TOOLCHAIN & HITECH)
                                        (0226)     ;---------------------------
                                        (0227)     ; Set up the Temporary stack
                                        (0228)     ;---------------------------
                                        (0229)     ; A temporary stack is set up for the SSC instructions.
                                        (0230)     ; The real stack start will be assigned later.
                                        (0231)     ;
                                        (0232) 	global		__Lstackps
                                        (0233) 	mov     a,low __Lstackps
                                        (0234) 	swap    a,sp
                                        (0235) ELSE
                                        (0236)     ;------------------
                                        (0237)     ; Set up the stack
                                        (0238)     ;------------------
0075: 50 56    MOV   A,0x56             (0239)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
0077: 4E       SWAP  SP,A               (0240)     swap  SP, A                    ; This is only temporary if going to LMM
0078: 62 E3 38 MOV   REG[0xE3],0x38     
007B: 55 FA 01 MOV   [_ramareas_end+164],0x1
007E: 4F       MOV   X,SP               
007F: 5B       MOV   A,X                
0080: 01 03    ADD   A,0x3              
0082: 53 F9    MOV   [_ramareas_end+163],A
0084: 55 F8 3A MOV   [_ramareas_end+162],0x3A
0087: 50 06    MOV   A,0x6              
0089: 00       SWI                      
008A: 71 10    OR    F,0x10             
008C: 51 F9    MOV   A,[_ramareas_end+163]
008E: 60 E8    MOV   REG[0xE8],A        
0090: 51 F8    MOV   A,[_ramareas_end+162]
0092: 60 EA    MOV   REG[0xEA],A        
0094: 70 EF    AND   F,0xEF             
                                        (0241) ENDIF
                                        (0242) 
                                        (0243)     ;-----------------------------------------------
                                        (0244)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0245)     ;-----------------------------------------------
                                        (0246) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0247) IF ( SUPPLY_VOLTAGE )         ; 1 means 5.0V
                                        (0248)  IF ( AGND_BYPASS )
                                        (0249)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0250)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0251)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0252)     ; value using the proper trim values.
                                        (0253)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0254)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0255)  ENDIF
                                        (0256) ELSE    ; 3.3 V Operation, not 5.0V
                                        (0257)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0258) ENDIF ;(SUPPLY_VOLTAGE)
                                        (0259) 
0096: 55 F8 00 MOV   [_ramareas_end+162],0x0(0260)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
0099: 55 F9 00 MOV   [_ramareas_end+163],0x0(0261)     mov  [bSSC_KEYSP], 0
009C: 71 10    OR    F,0x10             
                                        (0262) 
                                        (0263)     ;---------------------------------------
                                        (0264)     ; Initialize Crystal Oscillator and PLL
                                        (0265)     ;---------------------------------------
                                        (0266) 
                                        (0267) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0268)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0269)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0270)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0271)     ; the ECO to stabilize.
                                        (0272)     ;
                                        (0273)     M8C_SetBank1
                                        (0274)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0275)     M8C_SetBank0
                                        (0276)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0277)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0278)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0279) .WaitFor1s:
                                        (0280)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0281)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0282)                                           ;   since interrupts are not globally enabled
                                        (0283) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0284)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0285)     M8C_SetBank1
009E: 62 E0 02 MOV   REG[0xE0],0x2      (0286)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
00A1: 70 EF    AND   F,0xEF             
00A3: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0287)     M8C_SetBank0
                                        (0288)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0289) 
                                        (0290) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0291) 
                                        (0292) IF ( PLL_MODE )
                                        (0293)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0294)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0295)     ;
                                        (0296)     M8C_SetBank1
                                        (0297)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0298)     M8C_SetBank0
                                        (0299)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0300)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0301) 
                                        (0302) .WaitFor16ms:
                                        (0303)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0304)     jz   .WaitFor16ms
                                        (0305)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0306)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0307)     M8C_SetBank0
                                        (0308) 
                                        (0309) IF      ( WAIT_FOR_32K )
                                        (0310) ELSE ; !( WAIT_FOR_32K )
                                        (0311)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0312)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0313) ENDIF ;(WAIT_FOR_32K)
                                        (0314) ENDIF ;(PLL_MODE)
                                        (0315) 
                                        (0316) 	;-------------------------------------------------------
                                        (0317)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0318)     ;-------------------------------------------------------
                                        (0319) 
                                        (0320)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0321) 
                                        (0322) IF (SYSCLK_SOURCE)
                                        (0323)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0324) ENDIF
                                        (0325)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0326) 
                                        (0327)     ;------------------------
                                        (0328)     ; Close CT leakage path.
                                        (0329)     ;------------------------
00A6: 62 71 05 MOV   REG[0x71],0x5      (0330)     mov   reg[ACB00CR0], 05h
00A9: 62 75 05 MOV   REG[0x75],0x5      (0331)     mov   reg[ACB01CR0], 05h
00AC: 62 79 05 MOV   REG[0x79],0x5      (0332)     mov   reg[ACB02CR0], 05h
00AF: 62 7D 05 MOV   REG[0x7D],0x5      (0333)     mov   reg[ACB03CR0], 05h
                                        (0334) 
                                        (0335)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0336)     ;---------------------------------------------------
                                        (0337)     ; Insert your custom code below this banner
                                        (0338)     ;---------------------------------------------------
                                        (0339) 
                                        (0340)     ;---------------------------------------------------
                                        (0341)     ; Insert your custom code above this banner
                                        (0342)     ;---------------------------------------------------
                                        (0343)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0344) 
                                        (0345)     ;-------------------------
                                        (0346)     ; Load Base Configuration
                                        (0347)     ;-------------------------
                                        (0348)     ; Load global parameter settings and load the user modules in the
                                        (0349)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0350)     ; to minimize start up time; (2) We may still need to play with the
                                        (0351)     ; Sleep Timer.
                                        (0352)     ;
00B2: 7C 02 F2 LCALL 0x02F2             (0353)     lcall LoadConfigInit
                                        (0354) 
                                        (0355)     ;-----------------------------------
                                        (0356)     ; Initialize C Run-Time Environment
                                        (0357)     ;-----------------------------------
                                        (0358) IF ( C_LANGUAGE_SUPPORT )
00B5: 50 00    MOV   A,0x0              (0359)     mov  A,0                           ; clear the 'bss' segment to zero
00B7: 55 06 0E MOV   [__r0],0xE         (0360)     mov  [__r0],<__bss_start
                                        (0361) BssLoop:
00BA: 3C 06 56 CMP   [__r0],0x56        (0362)     cmp  [__r0],<__bss_end
00BD: A0 05    JZ    0x00C3             (0363)     jz   BssDone
00BF: 3F 06    MVI   [__r0],A           (0364)     mvi  [__r0],A
00C1: 8F F8    JMP   0x00BA             (0365)     jmp  BssLoop
                                        (0366) BssDone:
00C3: 50 02    MOV   A,0x2              (0367)     mov  A,>__idata_start              ; copy idata to data segment
00C5: 57 0F    MOV   X,0xF              (0368)     mov  X,<__idata_start
00C7: 55 06 00 MOV   [__r0],0x0         (0369)     mov  [__r0],<__data_start
                                        (0370) IDataLoop:
00CA: 3C 06 00 CMP   [__r0],0x0         (0371)     cmp  [__r0],<__data_end
00CD: A0 0B    JZ    0x00D9             (0372)     jz   C_RTE_Done
00CF: 08       PUSH  A                  (0373)     push A
00D0: 28       ROMX                     (0374)     romx
00D1: 3F 06    MVI   [__r0],A           (0375)     mvi  [__r0],A
00D3: 18       POP   A                  (0376)     pop  A
00D4: 75       INC   X                  (0377)     inc  X
00D5: 09 00    ADC   A,0x0              (0378)     adc  A,0
00D7: 8F F2    JMP   0x00CA             (0379)     jmp  IDataLoop
00D9: 71 10    OR    F,0x10             
00DB: 70 EF    AND   F,0xEF             
                                        (0380) 
                                        (0381) C_RTE_Done:
                                        (0382) 
                                        (0383) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0384) 
                                        (0385)     ;-------------------------------
                                        (0386)     ; Set Power-On Reset (POR) Level
                                        (0387)     ;-------------------------------
                                        (0388)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0389)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0390)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0391)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0392)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0393) 
                                        (0394)     M8C_SetBank1
                                        (0395) 
                                        (0396) IF ( SUPPLY_VOLTAGE )                       ; 1 Means 5 Volts
                                        (0397)  IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz )  ;    Also 24MHz?
                                        (0398)                                             ;       no, set 4.5V POR in user code, if desired
                                        (0399)  ELSE ; 24HMz                               ;
                                        (0400)     or    reg[VLT_CR],  VLT_CR_4V75_POR     ;       yes, 4.75V trip required
                                        (0401)  ENDIF ; OSC_CRO_CPU_24MHz
                                        (0402) ENDIF ; 5V
                                        (0403) 
                                        (0404)     M8C_SetBank0
                                        (0405) 
                                        (0406)     ;----------------------------
                                        (0407)     ; Wrap up and invoke "main"
                                        (0408)     ;----------------------------
                                        (0409) 
                                        (0410)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0411)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0412)     ;
00DD: 62 E0 00 MOV   REG[0xE0],0x0      (0413)     mov  reg[INT_MSK0],0
00E0: 71 10    OR    F,0x10             
                                        (0414) 
                                        (0415)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0416)     ;
                                        (0417)     M8C_SetBank1
00E2: 62 E0 00 MOV   REG[0xE0],0x0      (0418)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
00E5: 70 EF    AND   F,0xEF             
                                        (0419)     M8C_SetBank0
                                        (0420) 
                                        (0421)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0422)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0423)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0424)     ;
00E7: 62 E2 00 MOV   REG[0xE2],0x0      (0425)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0426) IF	(TOOLCHAIN & HITECH)
                                        (0427) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0428) ELSE
                                        (0429)                                    ; have been set during the boot process.
                                        (0430) IF ENABLE_LJMP_TO_MAIN
                                        (0431)     ljmp  _main                    ; goto main (no return)
                                        (0432) ELSE
00EA: 7C 0E 55 LCALL _main              (0433)     lcall _main                    ; call main
                                        (0434) .Exit:
00ED: 8F FF    JMP   0x00ED             (0435)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0436) ENDIF
                                        (0437) ENDIF ; TOOLCHAIN
                                        (0438) 
                                        (0439)     ;---------------------------------
                                        (0440)     ; Library Access to Global Parms
                                        (0441)     ;---------------------------------
                                        (0442)     ;
                                        (0443)  bGetPowerSetting:
                                        (0444) _bGetPowerSetting:
                                        (0445)     ; Synthesize the "power setting" value used by chips with SlowIMO mode.
                                        (0446)     ; Returns value of POWER_SETTING in the A register.
                                        (0447)     ; No inputs. No Side Effects.
                                        (0448)     ;
                                        (0449) IF ( SUPPLY_VOLTAGE )            ; 1 means 5.0V
                                        (0450)     mov   A, POWER_SET_5V0_24MHZ   ; Supply & Internal Main Oscillator speed
                                        (0451) ELSE        
00EF: 50 08    MOV   A,0x8              (0452)     mov   A, POWER_SET_3V3_24MHZ   ; Supply & Internal Main Oscillator speed
                                        (0453) ENDIF
00F1: 7F       RET                      (0454)     ret
                                        (0455) 
                                        (0456) IF	(TOOLCHAIN & HITECH)
                                        (0457) ELSE
                                        (0458)     ;---------------------------------
                                        (0459)     ; Order Critical RAM & ROM AREAs
                                        (0460)     ;---------------------------------
                                        (0461)     ;  'TOP' is all that has been defined so far...
                                        (0462) 
                                        (0463)     ;  ROM AREAs for C CONST, static & global items
                                        (0464)     ;
                                        (0465)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0466)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0467) __idata_start:
                                        (0468) 
                                        (0469)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0470) __func_lit_start:
                                        (0471) 
                                        (0472)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0473)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0474) 
                                        (0475)     ; CODE segment for general use
                                        (0476)     ;
                                        (0477)     AREA text (ROM, REL, CON)
                                        (0478) __text_start:
                                        (0479) 
                                        (0480)     ; RAM area usage
                                        (0481)     ;
                                        (0482)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0483) __data_start:
                                        (0484) 
                                        (0485)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0486)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0487)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0488) __bss_start:
                                        (0489) 
                                        (0490) ENDIF ; TOOLCHAIN
                                        (0491) 
                                        (0492) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
022D: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_modulio_adxl345_Bank1
                                        (0019) export LoadConfigTBL_modulio_adxl345_Bank0
                                        (0020) export LoadConfigTBL_modulio_adxl345_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_modulio_adxl345_Bank0:
                                        (0023) ;  Instance name I2CHW_1, User Module I2CHW
                                        (0024) ;  Global Register values Bank 0
                                        (0025) 	db		60h, 69h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0026) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0027) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0028) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0029) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0030) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0031) 	db		d6h, 48h		; I2CConfig register (I2CCFG)
                                        (0032) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0033) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0034) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0035) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0036) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0037) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0038) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0039) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0040) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0041) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0042) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0043) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0044) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0045) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0046) 	db		ffh
                                        (0047) LoadConfigTBL_modulio_adxl345_Bank1:
                                        (0048) ;  Instance name I2CHW_1, User Module I2CHW
                                        (0049) ;  Global Register values Bank 1
                                        (0050) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0051) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0052) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0053) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0054) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0055) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0056) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0057) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0058) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0059) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0060) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0061) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0062) 	db		e1h, ffh		; OscillatorControl_1 register (OSC_CR1)
                                        (0063) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0064) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0065) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0066) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0067) 	db		ffh
                                        (0068) AREA psoc_config(rom, rel)
                                        (0069) LoadConfigTBL_modulio_adxl345_Ordered:
                                        (0070) ;  Ordered Global Register values
                                        (0071) 	M8C_SetBank0
022F: 62 00 00 MOV   REG[0x0],0x0       (0072) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0232: 71 10    OR    F,0x10             
                                        (0073) 	M8C_SetBank1
0234: 62 00 00 MOV   REG[0x0],0x0       (0074) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
0237: 62 01 3C MOV   REG[0x1],0x3C      (0075) 	mov	reg[01h], 3ch		; Port_0_DriveMode_1 register (PRT0DM1)
023A: 70 EF    AND   F,0xEF             
                                        (0076) 	M8C_SetBank0
023C: 62 03 3C MOV   REG[0x3],0x3C      (0077) 	mov	reg[03h], 3ch		; Port_0_DriveMode_2 register (PRT0DM2)
023F: 62 02 00 MOV   REG[0x2],0x0       (0078) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
0242: 71 10    OR    F,0x10             
                                        (0079) 	M8C_SetBank1
0244: 62 02 00 MOV   REG[0x2],0x0       (0080) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0247: 62 03 00 MOV   REG[0x3],0x0       (0081) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
024A: 70 EF    AND   F,0xEF             
                                        (0082) 	M8C_SetBank0
024C: 62 01 00 MOV   REG[0x1],0x0       (0083) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
024F: 62 04 03 MOV   REG[0x4],0x3       (0084) 	mov	reg[04h], 03h		; Port_1_Data register (PRT1DR)
0252: 71 10    OR    F,0x10             
                                        (0085) 	M8C_SetBank1
0254: 62 04 03 MOV   REG[0x4],0x3       (0086) 	mov	reg[04h], 03h		; Port_1_DriveMode_0 register (PRT1DM0)
0257: 62 05 03 MOV   REG[0x5],0x3       (0087) 	mov	reg[05h], 03h		; Port_1_DriveMode_1 register (PRT1DM1)
025A: 70 EF    AND   F,0xEF             
                                        (0088) 	M8C_SetBank0
025C: 62 07 03 MOV   REG[0x7],0x3       (0089) 	mov	reg[07h], 03h		; Port_1_DriveMode_2 register (PRT1DM2)
025F: 62 06 00 MOV   REG[0x6],0x0       (0090) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0262: 71 10    OR    F,0x10             
                                        (0091) 	M8C_SetBank1
0264: 62 06 00 MOV   REG[0x6],0x0       (0092) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
0267: 62 07 00 MOV   REG[0x7],0x0       (0093) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
026A: 70 EF    AND   F,0xEF             
                                        (0094) 	M8C_SetBank0
026C: 62 05 00 MOV   REG[0x5],0x0       (0095) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
026F: 62 08 00 MOV   REG[0x8],0x0       (0096) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0272: 71 10    OR    F,0x10             
                                        (0097) 	M8C_SetBank1
0274: 62 08 00 MOV   REG[0x8],0x0       (0098) 	mov	reg[08h], 00h		; Port_2_DriveMode_0 register (PRT2DM0)
0277: 62 09 00 MOV   REG[0x9],0x0       (0099) 	mov	reg[09h], 00h		; Port_2_DriveMode_1 register (PRT2DM1)
027A: 70 EF    AND   F,0xEF             
                                        (0100) 	M8C_SetBank0
027C: 62 0B 00 MOV   REG[0xB],0x0       (0101) 	mov	reg[0bh], 00h		; Port_2_DriveMode_2 register (PRT2DM2)
027F: 62 0A 00 MOV   REG[0xA],0x0       (0102) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0282: 71 10    OR    F,0x10             
                                        (0103) 	M8C_SetBank1
0284: 62 0A 00 MOV   REG[0xA],0x0       (0104) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
0287: 62 0B 00 MOV   REG[0xB],0x0       (0105) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
028A: 70 EF    AND   F,0xEF             
                                        (0106) 	M8C_SetBank0
028C: 62 09 00 MOV   REG[0x9],0x0       (0107) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
028F: 62 0C 00 MOV   REG[0xC],0x0       (0108) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0292: 71 10    OR    F,0x10             
                                        (0109) 	M8C_SetBank1
0294: 62 0C 00 MOV   REG[0xC],0x0       (0110) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
0297: 62 0D 00 MOV   REG[0xD],0x0       (0111) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
029A: 70 EF    AND   F,0xEF             
                                        (0112) 	M8C_SetBank0
029C: 62 0F 00 MOV   REG[0xF],0x0       (0113) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
029F: 62 0E 00 MOV   REG[0xE],0x0       (0114) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
02A2: 71 10    OR    F,0x10             
                                        (0115) 	M8C_SetBank1
02A4: 62 0E 00 MOV   REG[0xE],0x0       (0116) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
02A7: 62 0F 00 MOV   REG[0xF],0x0       (0117) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
02AA: 70 EF    AND   F,0xEF             
                                        (0118) 	M8C_SetBank0
02AC: 62 0D 00 MOV   REG[0xD],0x0       (0119) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
02AF: 62 10 00 MOV   REG[0x10],0x0      (0120) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
02B2: 71 10    OR    F,0x10             
                                        (0121) 	M8C_SetBank1
02B4: 62 10 00 MOV   REG[0x10],0x0      (0122) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
02B7: 62 11 00 MOV   REG[0x11],0x0      (0123) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
02BA: 70 EF    AND   F,0xEF             
                                        (0124) 	M8C_SetBank0
02BC: 62 13 00 MOV   REG[0x13],0x0      (0125) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
02BF: 62 12 00 MOV   REG[0x12],0x0      (0126) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
02C2: 71 10    OR    F,0x10             
                                        (0127) 	M8C_SetBank1
02C4: 62 12 00 MOV   REG[0x12],0x0      (0128) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
02C7: 62 13 00 MOV   REG[0x13],0x0      (0129) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
02CA: 70 EF    AND   F,0xEF             
                                        (0130) 	M8C_SetBank0
02CC: 62 11 00 MOV   REG[0x11],0x0      (0131) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
02CF: 62 14 00 MOV   REG[0x14],0x0      (0132) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
02D2: 71 10    OR    F,0x10             
                                        (0133) 	M8C_SetBank1
02D4: 62 14 00 MOV   REG[0x14],0x0      (0134) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
02D7: 62 15 00 MOV   REG[0x15],0x0      (0135) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
02DA: 70 EF    AND   F,0xEF             
                                        (0136) 	M8C_SetBank0
02DC: 62 17 00 MOV   REG[0x17],0x0      (0137) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
02DF: 62 16 00 MOV   REG[0x16],0x0      (0138) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
02E2: 71 10    OR    F,0x10             
                                        (0139) 	M8C_SetBank1
02E4: 62 16 00 MOV   REG[0x16],0x0      (0140) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
02E7: 62 17 00 MOV   REG[0x17],0x0      (0141) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
02EA: 70 EF    AND   F,0xEF             
                                        (0142) 	M8C_SetBank0
02EC: 62 15 00 MOV   REG[0x15],0x0      (0143) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
02EF: 70 EF    AND   F,0xEF             
                                        (0144) 	M8C_SetBank0
02F1: 7F       RET                      (0145) 	ret
                                        (0146) 
                                        (0147) 
                                        (0148) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_modulio_adxl345
                                        (0026) export _LoadConfig_modulio_adxl345
                                        (0027) 
                                        (0028) export NO_SHADOW
                                        (0029) export _NO_SHADOW
                                        (0030) 
                                        (0031) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0032) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0033) 
                                        (0034) AREA psoc_config(rom, rel)
                                        (0035) 
                                        (0036) ;---------------------------------------------------------------------------
                                        (0037) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0038) ;                  parameters handled by boot code, like CPU speed). This
                                        (0039) ;                  function can be called from user code, but typically it
                                        (0040) ;                  is only called from boot.
                                        (0041) ;
                                        (0042) ;       INPUTS: None.
                                        (0043) ;      RETURNS: Nothing.
                                        (0044) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0045) ;               In the large memory model currently only the page
                                        (0046) ;               pointer registers listed below are modified.  This does
                                        (0047) ;               not guarantee that in future implementations of this
                                        (0048) ;               function other page pointer registers will not be
                                        (0049) ;               modified.
                                        (0050) ;          
                                        (0051) ;               Page Pointer Registers Modified: 
                                        (0052) ;               CUR_PP
                                        (0053) ;
                                        (0054) _LoadConfigInit:
                                        (0055)  LoadConfigInit:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0057)     
02F2: 7C 02 F9 LCALL 0x02F9             (0058) 	lcall	LoadConfig_modulio_adxl345
02F5: 7C 02 2D LCALL 0x022D             (0059) 	lcall	LoadConfigTBL_modulio_adxl345_Ordered
                                        (0060) 
                                        (0061) 
                                        (0062)     RAM_EPILOGUE RAM_USE_CLASS_4
02F8: 7F       RET                      (0063)     ret
                                        (0064) 
                                        (0065) ;---------------------------------------------------------------------------
                                        (0066) ; Load Configuration modulio_adxl345
                                        (0067) ;
                                        (0068) ;    Load configuration registers for modulio_adxl345.
                                        (0069) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0070) ;
                                        (0071) ;       INPUTS: None.
                                        (0072) ;      RETURNS: Nothing.
                                        (0073) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0074) ;               modified as may the Page Pointer registers!
                                        (0075) ;               In the large memory model currently only the page
                                        (0076) ;               pointer registers listed below are modified.  This does
                                        (0077) ;               not guarantee that in future implementations of this
                                        (0078) ;               function other page pointer registers will not be
                                        (0079) ;               modified.
                                        (0080) ;          
                                        (0081) ;               Page Pointer Registers Modified: 
                                        (0082) ;               CUR_PP
                                        (0083) ;
                                        (0084) _LoadConfig_modulio_adxl345:
                                        (0085)  LoadConfig_modulio_adxl345:
                                        (0086)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0087) 
02F9: 10       PUSH  X                  (0088) 	push	x
02FA: 70 EF    AND   F,0xEF             
                                        (0089)     M8C_SetBank0                    ; Force bank 0
02FC: 50 00    MOV   A,0x0              (0090)     mov     a, 0                    ; Specify bank 0
02FE: 67       ASR   A                  (0091)     asr     a                       ; Store in carry flag
                                        (0092)                                     ; Load bank 0 table:
02FF: 50 01    MOV   A,0x1              (0093)     mov     A, >LoadConfigTBL_modulio_adxl345_Bank0
0301: 57 C1    MOV   X,0xC1             (0094)     mov     X, <LoadConfigTBL_modulio_adxl345_Bank0
0303: 7C 03 14 LCALL 0x0314             (0095)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0096) 
0306: 50 01    MOV   A,0x1              (0097)     mov     a, 1                    ; Specify bank 1
0308: 67       ASR   A                  (0098)     asr     a                       ; Store in carry flag
                                        (0099)                                     ; Load bank 1 table:
0309: 50 01    MOV   A,0x1              (0100)     mov     A, >LoadConfigTBL_modulio_adxl345_Bank1
030B: 57 EC    MOV   X,0xEC             (0101)     mov     X, <LoadConfigTBL_modulio_adxl345_Bank1
030D: 7C 03 14 LCALL 0x0314             (0102)     lcall   LoadConfig              ; Load the bank 1 values
0310: 70 EF    AND   F,0xEF             
                                        (0103) 
                                        (0104)     M8C_SetBank0                    ; Force return to bank 0
0312: 20       POP   X                  (0105) 	pop		x
                                        (0106) 
                                        (0107)     RAM_EPILOGUE RAM_USE_CLASS_4
0313: 7F       RET                      (0108)     ret
                                        (0109) 
                                        (0110) 
                                        (0111) 
                                        (0112) 
                                        (0113) ;---------------------------------------------------------------------------
                                        (0114) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0115) ;              pairs. Terminate on address=0xFF.
                                        (0116) ;
                                        (0117) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0118) ;           Flag Register Carry bit encodes the Register Bank
                                        (0119) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0120) ;
                                        (0121) ;  RETURNS: nothing.
                                        (0122) ;
                                        (0123) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0124) ;                X-3 Temporary store for register address
                                        (0125) ;                X-2 LSB of config table address
                                        (0126) ;                X-1 MSB of config table address
                                        (0127) ;
                                        (0128) LoadConfig:
                                        (0129)     RAM_PROLOGUE RAM_USE_CLASS_2
0314: 38 02    ADD   SP,0x2             (0130)     add     SP, 2                   ; Set up local vars
0316: 10       PUSH  X                  (0131)     push    X                       ; Save config table address on stack
0317: 08       PUSH  A                  (0132)     push    A
0318: 4F       MOV   X,SP               (0133)     mov     X, SP
0319: 56 FC 00 MOV   [X-4],0x0          (0134)     mov     [X-4], 0                ; Set default Destination to Bank 0
031C: D0 04    JNC   0x0321             (0135)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
031E: 56 FC 01 MOV   [X-4],0x1          (0136)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0137) .BankSelectSaved:
0321: 18       POP   A                  (0138)     pop     A
0322: 20       POP   X                  (0139)     pop     X
0323: 70 EF    AND   F,0xEF             
0325: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0140) 
                                        (0141) LoadConfigLp:
                                        (0142)     M8C_SetBank0                    ; Switch to bank 0
                                        (0143)     M8C_ClearWDT                    ; Clear the watchdog for long inits
0328: 10       PUSH  X                  (0144)     push    X                       ; Preserve the config table address
0329: 08       PUSH  A                  (0145)     push    A
032A: 28       ROMX                     (0146)     romx                            ; Load register address from table
032B: 39 FF    CMP   A,0xFF             (0147)     cmp     A, END_CONFIG_TABLE     ; End of table?
032D: A0 1F    JZ    0x034D             (0148)     jz      EndLoadConfig           ;   Yes, go wrap it up
032F: 4F       MOV   X,SP               (0149)     mov     X, SP                   ;
0330: 48 FC 01 TST   [X-4],0x1          (0150)     tst     [X-4], 1                ; Loading IO Bank 1?
0333: A0 03    JZ    0x0337             (0151)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
0335: 71 10    OR    F,0x10             
                                        (0152)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0153) .IOBankNowSet:
0337: 54 FD    MOV   [X-3],A            (0154)     mov     [X-3], A                ; Stash the register address
0339: 18       POP   A                  (0155)     pop     A                       ; Retrieve the table address
033A: 20       POP   X                  (0156)     pop     X
033B: 75       INC   X                  (0157)     inc     X                       ; Advance to the data byte
033C: 09 00    ADC   A,0x0              (0158)     adc     A, 0
033E: 10       PUSH  X                  (0159)     push    X                       ; Save the config table address again
033F: 08       PUSH  A                  (0160)     push    A
0340: 28       ROMX                     (0161)     romx                            ; load config data from the table
0341: 4F       MOV   X,SP               (0162)     mov     X, SP                   ; retrieve the register address
0342: 59 FD    MOV   X,[X-3]            (0163)     mov     X, [X-3]
0344: 61 00    MOV   REG[X+0x0],A       (0164)     mov     reg[X], A               ; Configure the register
0346: 18       POP   A                  (0165)     pop     A                       ; retrieve the table address
0347: 20       POP   X                  (0166)     pop     X
0348: 75       INC   X                  (0167)     inc     X                       ; advance to next table entry
0349: 09 00    ADC   A,0x0              (0168)     adc     A, 0
034B: 8F D7    JMP   0x0323             (0169)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0170) EndLoadConfig:
034D: 38 FC    ADD   SP,0xFC            (0171)     add     SP, -4
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_2
034F: 7F       RET                      (0173)     ret
                                        (0174) 
                                        (0175) AREA InterruptRAM(ram, rel)
                                        (0176) 
                                        (0177) NO_SHADOW:
                                        (0178) _NO_SHADOW:
FILE: lib\i2chw_1rsrcinits.asm          (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1.asm
                                        (0004) ;;  Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) include "PSoCGPIOINT.inc"
                                        (0026) include "PSoCAPI.inc"
                                        (0027) 
                                        (0028) ;-----------------------------------------------
                                        (0029) ; include instance specific register definitions
                                        (0030) ;-----------------------------------------------
                                        (0031) 
                                        (0032) ;-----------------------------------------------
                                        (0033) ;  Global Symbols
                                        (0034) ;-----------------------------------------------
                                        (0035) ;-------------------------------------------------------------------
                                        (0036) ;  Declare the functions global for both assembler and C compiler.
                                        (0037) ;
                                        (0038) ;  Note that there are two names for each API. First name is
                                        (0039) ;  assembler reference. Name with underscore is name refence for
                                        (0040) ;  C compiler.  Calling function in C source code does not require
                                        (0041) ;  the underscore.
                                        (0042) ;-------------------------------------------------------------------
                                        (0043) 
                                        (0044) export    I2CHW_1_ResumeInt
                                        (0045) export   _I2CHW_1_ResumeInt
                                        (0046) export    I2CHW_1_EnableInt
                                        (0047) export   _I2CHW_1_EnableInt
                                        (0048) export    I2CHW_1_ClearInt
                                        (0049) export   _I2CHW_1_ClearInt
                                        (0050) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0051) export    I2CHW_1_EnableSlave
                                        (0052) export   _I2CHW_1_EnableSlave
                                        (0053) ENDIF
                                        (0054) IF (I2CHW_1_MUM_SEL & (I2CHW_1_MSTR | I2CHW_1_MMS))
                                        (0055) export    I2CHW_1_EnableMstr
                                        (0056) export   _I2CHW_1_EnableMstr
                                        (0057) ENDIF
                                        (0058) export    I2CHW_1_Start
                                        (0059) export   _I2CHW_1_Start
                                        (0060) export    I2CHW_1_DisableInt
                                        (0061) export   _I2CHW_1_DisableInt
                                        (0062) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0063) export    I2CHW_1_DisableSlave
                                        (0064) export   _I2CHW_1_DisableSlave
                                        (0065) ENDIF
                                        (0066) IF (I2CHW_1_MUM_SEL & (I2CHW_1_MSTR | I2CHW_1_MMS))
                                        (0067) export    I2CHW_1_DisableMstr
                                        (0068) export   _I2CHW_1_DisableMstr
                                        (0069) ENDIF
                                        (0070) export    I2CHW_1_Stop
                                        (0071) export   _I2CHW_1_Stop
                                        (0072) 
                                        (0073) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0074)  IF (I2CHW_1_CY8C22x45)
                                        (0075) export    I2CHW_1_EnableHWAddrCheck
                                        (0076) export   _I2CHW_1_EnableHWAddrCheck
                                        (0077) export    I2CHW_1_DisableHWAddrCheck
                                        (0078) export   _I2CHW_1_DisableHWAddrCheck
                                        (0079)  ENDIF
                                        (0080) ENDIF
                                        (0081) 
                                        (0082) AREA UserModules (ROM, REL)
                                        (0083) 
                                        (0084) .SECTION
                                        (0085) 
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;  FUNCTION NAME: I2CHW_1_Start
                                        (0088) ;
                                        (0089) ;  DESCRIPTION:
                                        (0090) ;   Initialize the I2CHW_1 I2C bus interface.
                                        (0091) ;
                                        (0092) ;-----------------------------------------------------------------------------
                                        (0093) ;
                                        (0094) ;  ARGUMENTS:
                                        (0095) ;
                                        (0096) ;  RETURNS: none
                                        (0097) ;
                                        (0098) ;  SIDE EFFECTS:
                                        (0099) ;    The A and X registers may be modified by this or future implementations
                                        (0100) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0101) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0102) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0103) ;    functions.
                                        (0104) ;          
                                        (0105)  I2CHW_1_Start:
                                        (0106) _I2CHW_1_Start:
                                        (0107)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0108) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0109)  IF (I2CHW_1_CY8C22x45)
                                        (0110)    M8C_SetBank1
                                        (0111)    mov   reg[I2CHW_1_ADDR], I2CHW_1_SLAVE_ADDR;I2CHW_1_HW_ADDR_EN
                                        (0112)    M8C_SetBank0
                                        (0113)  ENDIF
                                        (0114) ENDIF
                                        (0115)     RAM_EPILOGUE RAM_USE_CLASS_1
0350: 7F       RET                      (0116)     ret
                                        (0117) .ENDSECTION
                                        (0118) 
                                        (0119) .SECTION
                                        (0120) ;-----------------------------------------------------------------------------
                                        (0121) ;  FUNCTION NAME: I2CHW_1_ResumeInt
                                        (0122) ;
                                        (0123) ;  DESCRIPTION:
                                        (0124) ;     reEnables SDA interrupt allowing start condition detection. 
                                        (0125) ;     Skips clearing INT_CLR3 by entering the EnableInt at ResumeIntEntry:.
                                        (0126) ;     Remember to call the global interrupt enable function by using
                                        (0127) ;     the macro: M8C_EnableGInt.
                                        (0128) ;-----------------------------------------------------------------------------
                                        (0129) ;  ARGUMENTS: none
                                        (0130) ;
                                        (0131) ;  RETURNS: none
                                        (0132) ;
                                        (0133) ;  SIDE EFFECTS:
                                        (0134) ;    The A and X registers may be modified by this or future implementations
                                        (0135) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0136) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0137) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0138) ;    functions.
                                        (0139) ;-----------------------------------------------------------------------------
                                        (0140)  I2CHW_1_ResumeInt:
                                        (0141) _I2CHW_1_ResumeInt:
                                        (0142)     RAM_PROLOGUE RAM_USE_CLASS_1
0351: 80 04    JMP   0x0356             (0143)     jmp ResumeIntEntry
0353: 62 DD FE MOV   REG[0xDD],0xFE     
0356: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0144)     
                                        (0145) ;-----------------------------------------------------------------------------
                                        (0146) ;  FUNCTION NAME: I2CHW_1_EnableInt
                                        (0147) ;
                                        (0148) ;  DESCRIPTION:
                                        (0149) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0150) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0151) ;
                                        (0152) ;-----------------------------------------------------------------------------
                                        (0153) ;
                                        (0154) ;  ARGUMENTS: none
                                        (0155) ;
                                        (0156) ;  RETURNS: none
                                        (0157) ;
                                        (0158) ;  SIDE EFFECTS:
                                        (0159) ;    The A and X registers may be modified by this or future implementations
                                        (0160) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0161) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0162) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0163) ;    functions.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165)  I2CHW_1_EnableInt:
                                        (0166) _I2CHW_1_EnableInt:
                                        (0167)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0168)     ;first clear any pending interrupts
                                        (0169)     M8C_ClearIntFlag INT_CLR3, I2CHW_1_INT_MASK
                                        (0170) ResumeIntEntry:
                                        (0171)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0172)     RAM_EPILOGUE RAM_USE_CLASS_1
0359: 7F       RET                      (0173)     ret
035A: 62 DD FE MOV   REG[0xDD],0xFE     
                                        (0174) 
                                        (0175) .ENDSECTION
                                        (0176) 
                                        (0177) .SECTION
                                        (0178) ;-----------------------------------------------------------------------------
                                        (0179) ;  FUNCTION NAME: I2CHW_1_ClearInt
                                        (0180) ;
                                        (0181) ;  DESCRIPTION:
                                        (0182) ;     Clears only the I2C interrupt in the INT_CLR3 register.
                                        (0183) ;
                                        (0184) ;-----------------------------------------------------------------------------
                                        (0185) ;
                                        (0186) ;  ARGUMENTS: none
                                        (0187) ;
                                        (0188) ;  RETURNS: none
                                        (0189) ;
                                        (0190) ;  SIDE EFFECTS:
                                        (0191) ;    The A and X registers may be modified by this or future implementations
                                        (0192) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0193) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0194) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0195) ;    functions.
                                        (0196) ;          
                                        (0197)  I2CHW_1_ClearInt:
                                        (0198) _I2CHW_1_ClearInt:
                                        (0199)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0200)     M8C_ClearIntFlag INT_CLR3, I2CHW_1_INT_MASK
                                        (0201)     RAM_EPILOGUE RAM_USE_CLASS_1
035D: 7F       RET                      (0202)     ret
                                        (0203)     
                                        (0204) .ENDSECTION
                                        (0205) 
                                        (0206) IF (I2CHW_1_MUM_SEL & (I2CHW_1_MSTR | I2CHW_1_MMS))	
                                        (0207) .SECTION
                                        (0208) ;-----------------------------------------------------------------------------
                                        (0209) ;  FUNCTION NAME: I2CHW_1_EnableMstr
                                        (0210) ;
                                        (0211) ;  DESCRIPTION:
                                        (0212) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0213) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0214) ;
                                        (0215) ;-----------------------------------------------------------------------------
                                        (0216) ;
                                        (0217) ;  ARGUMENTS: none
                                        (0218) ;
                                        (0219) ;  RETURNS: none
                                        (0220) ;
                                        (0221) ;  SIDE EFFECTS:
                                        (0222) ;    The A and X registers may be modified by this or future implementations
                                        (0223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0225) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0226) ;    functions.
                                        (0227) ;          
                                        (0228)  I2CHW_1_EnableMstr:
                                        (0229) _I2CHW_1_EnableMstr:
                                        (0230)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0231) 	;;CDT 28399
                                        (0232) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
035E: 26 07 7F AND   [0x7],0x7F         (0233) 	and [I2CHW_1_bStatus], ~0x80 ;; ~I2CHW_1_ISR_ACTIVE
                                        (0234) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0361: 26 09 7F AND   [0x9],0x7F         (0235)     and    [I2CHW_1_RsrcStatus], ~0x80;;~I2CHW_ISR_ACTIVE        ; Make sure internal control variables weren't corrupted previous to start.
0364: 43 D6 02 OR    REG[0xD6],0x2      
                                        (0236)     BitSetI2CHW_1_CFG I2C_M_EN                                       ;Enable SDA interupt
                                        (0237)     RAM_EPILOGUE RAM_USE_CLASS_1
0367: 7F       RET                      (0238)     ret
0368: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0239) 
                                        (0240) .ENDSECTION
                                        (0241) ENDIF
                                        (0242) 
                                        (0243) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0244) .SECTION
                                        (0245) ;-----------------------------------------------------------------------------
                                        (0246) ;  FUNCTION NAME: I2CHW_1_EnableSlave
                                        (0247) ;
                                        (0248) ;  DESCRIPTION:
                                        (0249) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0250) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0251) ;
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS: none
                                        (0255) ;
                                        (0256) ;  RETURNS: none
                                        (0257) ;
                                        (0258) ;  SIDE EFFECTS:
                                        (0259) ;    The A and X registers may be modified by this or future implementations
                                        (0260) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0261) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0262) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0263) ;    functions.
                                        (0264) ;          
                                        (0265)  I2CHW_1_EnableSlave:
                                        (0266) _I2CHW_1_EnableSlave:
                                        (0267)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)     
                                        (0269)     M8C_SetBank1 ;The SDA and SCL pins are setting to Hi-z drive mode
                                        (0270)     and reg[I2CHW_1SDA_DriveMode_0_ADDR],~(I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0271)     or  reg[I2CHW_1SDA_DriveMode_1_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0272)     M8C_SetBank0
                                        (0273)     or  reg[I2CHW_1SDA_DriveMode_2_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0274)    
                                        (0275)     BitSetI2CHW_1_CFG I2C_S_EN                                       ;Enable SDA interrupt
                                        (0276)     nop
                                        (0277)     nop
                                        (0278)     nop
                                        (0279)     nop
                                        (0280)     nop
                                        (0281)    
                                        (0282)     M8C_SetBank1 ;The SDA and SCL pins are restored to Open Drain Low drive mode
                                        (0283)     or reg[I2CHW_1SDA_DriveMode_0_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0284)     or reg[I2CHW_1SDA_DriveMode_1_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0285)     M8C_SetBank0
                                        (0286)     or reg[I2CHW_1SDA_DriveMode_2_ADDR], (I2CHW_1SDA_MASK|I2CHW_1SCL_MASK)
                                        (0287)     
                                        (0288)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0289)     ret
                                        (0290) 
                                        (0291) .ENDSECTION
                                        (0292) ENDIF
                                        (0293) 
                                        (0294) .SECTION
                                        (0295) ;-----------------------------------------------------------------------------
                                        (0296) ;  FUNCTION NAME: I2CHW_1_DisableInt
                                        (0297) ;  FUNCTION NAME: I2CHW_1_Stop
                                        (0298) ;
                                        (0299) ;  DESCRIPTION:
                                        (0300) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0301) ;
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;
                                        (0304) ;  ARGUMENTS: none
                                        (0305) ;
                                        (0306) ;  RETURNS: none
                                        (0307) ;
                                        (0308) ;  SIDE EFFECTS:
                                        (0309) ;    The A and X registers may be modified by this or future implementations
                                        (0310) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0311) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0312) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0313) ;    functions.
                                        (0314) ;          
                                        (0315)  I2CHW_1_DisableInt:
                                        (0316) _I2CHW_1_DisableInt:
                                        (0317)  I2CHW_1_Stop:
                                        (0318) _I2CHW_1_Stop:
                                        (0319)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0320)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0321)     RAM_EPILOGUE RAM_USE_CLASS_1
036B: 7F       RET                      (0322)     ret
036C: 41 D6 FD AND   REG[0xD6],0xFD     
                                        (0323) 
                                        (0324) .ENDSECTION
                                        (0325) 
                                        (0326) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0327) .SECTION
                                        (0328) ;-----------------------------------------------------------------------------
                                        (0329) ;  FUNCTION NAME: I2CHW_1_DisableSlave
                                        (0330) ;
                                        (0331) ;  DESCRIPTION:
                                        (0332) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0333) ;
                                        (0334) ;-----------------------------------------------------------------------------
                                        (0335) ;
                                        (0336) ;  ARGUMENTS: none
                                        (0337) ;
                                        (0338) ;  RETURNS: none
                                        (0339) ;
                                        (0340) ;  SIDE EFFECTS:
                                        (0341) ;    The A and X registers may be modified by this or future implementations
                                        (0342) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0343) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0344) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0345) ;    functions.
                                        (0346) ;          
                                        (0347)  I2CHW_1_DisableSlave:
                                        (0348) _I2CHW_1_DisableSlave:
                                        (0349)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0350)     BitClrI2CHW_1_CFG I2C_S_EN                                       ;Disable the Slave
                                        (0351)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0352)     ret
                                        (0353) 
                                        (0354) .ENDSECTION
                                        (0355) ENDIF
                                        (0356) 
                                        (0357) IF (I2CHW_1_MUM_SEL & (I2CHW_1_MSTR | I2CHW_1_MMS))
                                        (0358) .SECTION
                                        (0359) ;-----------------------------------------------------------------------------
                                        (0360) ;  FUNCTION NAME: I2CHW_1_DisableMstr
                                        (0361) ;
                                        (0362) ;  DESCRIPTION:
                                        (0363) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0364) ;
                                        (0365) ;-----------------------------------------------------------------------------
                                        (0366) ;
                                        (0367) ;  ARGUMENTS: none
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378)  I2CHW_1_DisableMstr:
                                        (0379) _I2CHW_1_DisableMstr:
                                        (0380)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0381)     BitClrI2CHW_1_CFG I2C_M_EN                                       ;Disable the Master
                                        (0382)     RAM_EPILOGUE RAM_USE_CLASS_1
036F: 7F       RET                      (0383)    ret
                                        (0384) 
                                        (0385) .ENDSECTION
                                        (0386) ENDIF
                                        (0387) 
                                        (0388) IF (I2CHW_1_MUM_SEL & (I2CHW_1_SLAVE | I2CHW_1_MMS))
                                        (0389)  IF (I2CHW_1_CY8C22x45)
                                        (0390)  .SECTION
                                        (0391) ;-----------------------------------------------------------------------------
                                        (0392) ;  FUNCTION NAME: void  I2CHW_1_EnableHWAddrCheck(void)
                                        (0393) ;
                                        (0394) ;  DESCRIPTION:
                                        (0395) ;   Set respective bit to engage the HardWare Address Recognition 
                                        (0396) ;   feature in I2C slave block.
                                        (0397) ;
                                        (0398) ;-----------------------------------------------------------------------------
                                        (0399) ;
                                        (0400) ;  ARGUMENTS: none
                                        (0401) ;
                                        (0402) ;  RETURNS: none
                                        (0403) ;
                                        (0404) ;  SIDE EFFECTS:
                                        (0405) ;    If the HardWare Address Recognition feature is enabled, the ROM registers reading does not work.
                                        (0406) ;    The HardWare Address Recognition feature should be disabled for using ROM registers.
                                        (0407) ;
                                        (0408) ;    The A and X registers may be modified by this or future implementations
                                        (0409) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0410) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0411) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0412) ;    functions.
                                        (0413) ;
                                        (0414)  I2CHW_1_EnableHWAddrCheck:
                                        (0415) _I2CHW_1_EnableHWAddrCheck:
                                        (0416)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0417)    M8C_SetBank1
                                        (0418)    or    reg[I2CHW_1_ADDR], I2CHW_1_HW_ADDR_EN
                                        (0419)    M8C_SetBank0
                                        (0420)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0421)    ret
                                        (0422) .ENDSECTION
                                        (0423) 
                                        (0424) .SECTION
                                        (0425) ;-----------------------------------------------------------------------------
                                        (0426) ;  FUNCTION NAME: void  I2CHW_1_DisableHWAddrCheck(void)
                                        (0427) ;
                                        (0428) ;  DESCRIPTION:
                                        (0429) ;   Clear respective bit to disengage the HardWare Address Recognition 
                                        (0430) ;   feature in I2C slave block.
                                        (0431) ;
                                        (0432) ;-----------------------------------------------------------------------------
                                        (0433) ;
                                        (0434) ;  ARGUMENTS: none
                                        (0435) ;
                                        (0436) ;  RETURNS: none
                                        (0437) ;
                                        (0438) ;  SIDE EFFECTS:
                                        (0439) ;    The A and X registers may be modified by this or future implementations
                                        (0440) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0441) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0442) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0443) ;    functions.
                                        (0444) ;
                                        (0445)  I2CHW_1_DisableHWAddrCheck:
                                        (0446) _I2CHW_1_DisableHWAddrCheck:
                                        (0447)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0448)    M8C_SetBank1
                                        (0449)    and   reg[I2CHW_1_ADDR], ~I2CHW_1_HW_ADDR_EN
                                        (0450)    M8C_SetBank0
                                        (0451)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0452)    ret
                                        (0453) .ENDSECTION
                                        (0454)  ENDIF
                                        (0455) ENDIF
                                        (0456) 
                                        (0457) ; End of File I2CHW_1.asm
FILE: lib\i2chw_1mstr.asm               (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1MSTR.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: <UMName> User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) include "I2CHW_1Mstr.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ;  Global Symbols
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) export   I2CHW_1_fSendRepeatStart
                                        (0032) export  _I2CHW_1_fSendRepeatStart
                                        (0033) export   I2CHW_1_fSendStart
                                        (0034) export  _I2CHW_1_fSendStart
                                        (0035) export   I2CHW_1_SendStop
                                        (0036) export  _I2CHW_1_SendStop
                                        (0037) ; export the following 3 functions for C-implementations large or small mem models 
                                        (0038) export  _I2CHW_1_fReadBytes
                                        (0039) export  _I2CHW_1_bWriteBytes
                                        (0040) export  _I2CHW_1_bWriteCBytes
                                        (0041) 
                                        (0042) export   I2CHW_1_fWrite
                                        (0043) export  _I2CHW_1_fWrite
                                        (0044) 
                                        (0045) export   I2CHW_1_bRead
                                        (0046) export  _I2CHW_1_bRead
                                        (0047) 
                                        (0048) export    I2CHW_1_bReadBusStatus
                                        (0049) export   _I2CHW_1_bReadBusStatus
                                        (0050) 
                                        (0051) 
                                        (0052) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0053) 
                                        (0054) export   I2CHW_1_fReadBytes
                                        (0055) export   I2CHW_1_bWriteBytes
                                        (0056) export   I2CHW_1_bWriteCBytes
                                        (0057) 
                                        (0058) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (0059) 
                                        (0060) ;-------------------------------------------------------------------
                                        (0061) ;  Declare the varables for both the assembler and C compiler.
                                        (0062) ;
                                        (0063) ;-------------------------------------------------------------------
                                        (0064) export  I2CHW_1_bStatus
                                        (0065) export _I2CHW_1_bStatus
                                        (0066) 
                                        (0067) ;-----------------------------------------------
                                        (0068) ; Variable Allocation
                                        (0069) ;-----------------------------------------------
                                        (0070) area InterruptRAM(RAM, REL, CON)
                                        (0071) 
                                        (0072) _I2CHW_1_bStatus:
                                        (0073)  I2CHW_1_bStatus:                      blk   1  ; Status during transfers
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) ;-----------------------------------------------
                                        (0077) ;  EQUATES
                                        (0078) ;-----------------------------------------------
                                        (0079) I2CHW_1_SLAVE_ACKed:                   equ 0x01 ; This bit set if Slave ACKed Master
                                        (0080) I2CHW_1_SEND_ACK:                      equ 0x10 ; If this flag set, Master should send ACK
                                        (0081) 
                                        (0082) 
                                        (0083) .SECTION
                                        (0084) ;-----------------------------------------------------------------------------
                                        (0085) ;  FUNCTION NAME: I2CHW_1_fReadBytes
                                        (0086) ;
                                        (0087) ;  DESCRIPTION:
                                        (0088) ;       Read Multiple bytes from a slave.  Use the ISR to perform operation.
                                        (0089) ;-----------------------------------------------------------------------------
                                        (0090) ;
                                        (0091) ;  ARGUMENTS:
                                        (0092) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0093) ;           to determine if:
                                        (0094) ;             0x01 => Use RepeatStart instead of Start
                                        (0095) ;             0x02 => Don't send Stop
                                        (0096) ;  [SP-6]=> Count of bytes to read.
                                        (0097) ;  [SP-5]=> MSB of Array address to put data in (ignorned for small mem model)
                                        (0098) ;  [SP-4]=> LSB of Array address to put data in 
                                        (0099) ;  [SP-3]=> Address of slave
                                        (0100) ;
                                        (0101) ;  RETURNS:       None
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;          
                                        (0110) ;    Currently only the page pointer registers listed below are modified: 
                                        (0111) ;          CUR_PP
                                        (0112) ;
                                        (0113) ;  THEORY of OPERATION or PROCEDURE:
                                        (0114) ;    I2C and block must be operational.
                                        (0115) ;    This routine will enable the I2C interrupt!
                                        (0116) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (0117) ;    pend on the ISR_ACTIVE bit until it can run
                                        (0118) ;
                                        (0119) ;-----------------------------------------------------------------------------
                                        (0120) IF	(TOOLCHAIN & HITECH)
                                        (0121) RxMode:         set  -7
                                        (0122) RxCnt:          set  -6
                                        (0123) RxArrayHI:      set  -5
                                        (0124) RxArrayLO:      set  -4
                                        (0125) RxSlaveAddr:    set  -3
                                        (0126) ELSE
                                        (0127) RxMode:         equ  -7
                                        (0128) RxCnt:          equ  -6
                                        (0129) RxArrayHI:      equ  -5
                                        (0130) RxArrayLO:      equ  -4
                                        (0131) RxSlaveAddr:    equ  -3
                                        (0132) ENDIF
                                        (0133) 
                                        (0134) _I2CHW_1_fReadBytes:			      
                                        (0135)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0136)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0137) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0370: 4F       MOV   X,SP               (0138) 	mov   X, SP
                                        (0139) I2CMSCR_NotReady1:
0371: 51 09    MOV   A,[0x9]            (0140)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0373: 47 09 80 TST   [0x9],0x80         (0141)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0142)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0143)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0144)           ;For multi master operations, a pening start or restart
                                        (0145)           ;request might be OK, the master might be waiting to
                                        (0146)           ;acquire the bus from another master
0376: BF FA    JNZ   0x0371             (0147)     jnz   I2CMSCR_NotReady1
0378: 2E 09 80 OR    [0x9],0x80         (0148)     or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE           ; flag set here and cleared by ISR
                                        (0149)     ;get the address from the parameters on the stack
037B: 52 FD    MOV   A,[X-3]            (0150)     mov   A, [X + RxSlaveAddr]
037D: 64       ASL   A                  (0151)     asl   A                                                ; Shift address to the left to make
                                        (0152)                                                            ; a complete byte with the R/W bit.
037E: 29 01    OR    A,0x1              (0153)     or    A,0x01                                           ; OR the address with the Read bit.
0380: 53 08    MOV   [0x8],A            (0154)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
0382: 60 D8    MOV   REG[0xD8],A        (0155)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
0384: 55 07 00 MOV   [0x7],0x0          (0156)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
0387: 52 F9    MOV   A,[X-7]            (0157)     mov   A, [X+RxMode]                                    ; place the RxMode in status so ISR can access it
0389: 53 07    MOV   [0x7],A            (0158)     mov   [I2CHW_1_bStatus],A
                                        (0159)     ;
                                        (0160)     ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0161)     ;
038B: 10       PUSH  X                  (0162)     push   X                                               ;preserve since it's used later
038C: 52 FA    MOV   A,[X-6]            (0163)     mov    A, [X+RxCnt]                                    ;get the write buf size
038E: 08       PUSH  A                  (0164)     push   A
038F: 52 FB    MOV   A,[X-5]            (0165)     mov    A, [X+RxArrayHI]                                ;get the write addrHI
0391: 08       PUSH  A                  (0166)     push   A										   
0392: 52 FC    MOV   A,[X-4]            (0167)     mov    A, [X+RxArrayLO]							                         ;get the write addrLO
0394: 08       PUSH  A                  (0168)     push   A                                               ;this will be ignored
0395: 93 55    CALL  _I2CHW_1_InitWrite (0169)     call  I2CHW_1_InitWrite                                ;sets the addr and byte count to write to
0397: 38 FD    ADD   SP,0xFD            (0170)     add    SP, -3
0399: 20       POP   X                  (0171)     pop    X                                               ;restore X to be used for the rest of this routine
                                        (0172)     
039A: 51 08    MOV   A,[0x8]            (0173)     mov   A,[I2CHW_1_SlaveAddr]
039C: 48 F9 01 TST   [X-7],0x1          (0174)     tst   [x+RxMode],I2CHW_1_RepStart
039F: B0 0A    JNZ   0x03AA             (0175)     jnz   DoRestartRx
03A1: 49 D7 01 TST   REG[0xD7],0x1      (0176)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
03A4: B0 05    JNZ   0x03AA             (0177)     jnz   DoRestartRx
03A6: 91 13    CALL  0x04BB             (0178)     call  I2C_DoStart                                      ; Send a start and address.
03A8: 80 03    JMP   0x03AC             (0179)     jmp   CheckRxAck
                                        (0180) DoRestartRx:
03AA: 90 81    CALL  0x042D             (0181)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (0182)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (0183)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (0184)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (0185) 
                                        (0186) CheckRxAck:                                                ; Test to see if Slave ACKed
                                        (0187)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (0188)         ;is finished.
                                        (0189) End_RD:
                                        (0190)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0191)     RAM_EPILOGUE RAM_USE_CLASS_4
03AC: 7F       RET                      (0192)     ret
                                        (0193) 
                                        (0194) .ENDSECTION
                                        (0195) 
                                        (0196) .SECTION
                                        (0197) ;-----------------------------------------------------------------------------
                                        (0198) ;  FUNCTION NAME: I2CHW_1_bWriteBytes
                                        (0199) ;
                                        (0200) ;  DESCRIPTION:
                                        (0201) ;    Write multiple data bits to slave device.
                                        (0202) ;
                                        (0203) ;-----------------------------------------------------------------------------
                                        (0204) ;
                                        (0205) ;  ARGUMENTS:
                                        (0206) ; [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0207) ;          to determine if:
                                        (0208) ;              0x01 => Use RePeatStart instead of Start
                                        (0209) ;              0x02 => Don't send Stop
                                        (0210) ; [SP-6]=> Count of bytes to write.
                                        (0211) ; [SP-5]=> MSB of Array address to put data in (ignored small mem model).
                                        (0212) ; [SP-4]=> LSB of Array address to put data in.
                                        (0213) ; [SP-3]=> Address of slave
                                        (0214) ;
                                        (0215) ;
                                        (0216) ;  RETURNS:     None
                                        (0217) ;
                                        (0218) ;  SIDE EFFECTS:
                                        (0219) ;    The A and X registers may be modified by this or future implementations
                                        (0220) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0221) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0222) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0223) ;    functions.
                                        (0224) ;          
                                        (0225) ;    Currently only the page pointer registers listed below are modified: 
                                        (0226) ;          CUR_PP
                                        (0227) ;
                                        (0228) ;  THEORY of OPERATION or PROCEDURE:
                                        (0229) ;
                                        (0230) ;-----------------------------------------------------------------------------
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232) TxMode:       set  -7
                                        (0233) TxByteCount:  set  -6
                                        (0234) TxArrayHI:    set  -5
                                        (0235) TxArrayLO:    set  -4
                                        (0236) TxSlaveAddr:  set  -3
                                        (0237) ELSE
                                        (0238) TxMode:       equ  -7
                                        (0239) TxByteCount:  equ  -6
                                        (0240) TxArrayHI:    equ  -5
                                        (0241) TxArrayLO:    equ  -4
                                        (0242) TxSlaveAddr:  equ  -3
                                        (0243) ENDIF
                                        (0244) 
                                        (0245) _I2CHW_1_bWriteBytes:
                                        (0246)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0247)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0248) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
                                        (0249) 
03AD: 4F       MOV   X,SP               (0250) 	mov   X, SP
                                        (0251) I2CMSCR_NotReady2:
03AE: 51 09    MOV   A,[0x9]            (0252)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
03B0: 47 09 80 TST   [0x9],0x80         (0253)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0254)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0255)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0256)           ;For multi master operations, a pening start or restart
                                        (0257)           ;request might be OK, the master might be waiting to
                                        (0258)           ;acquire the bus from another master
03B3: BF FA    JNZ   0x03AE             (0259)     jnz   I2CMSCR_NotReady2
03B5: 2E 09 80 OR    [0x9],0x80         (0260)     or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE           ; flag set here and cleared at end of ISR
03B8: 52 FD    MOV   A,[X-3]            (0261)     mov   A, [X + TxSlaveAddr]
03BA: 64       ASL   A                  (0262)     asl   A                                                ; Shift address to the left to make
                                        (0263)                                                            ; a complete byte with the R/W bit.
                                        (0264)                                                            ; The ASL takes care of clearing bit 0.
03BB: 55 07 00 MOV   [0x7],0x0          (0265)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
03BE: 53 08    MOV   [0x8],A            (0266)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
03C0: 60 D8    MOV   REG[0xD8],A        (0267)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
03C2: 52 F9    MOV   A,[X-7]            (0268)     mov   A, [X+TxMode]                                    ; place the TxMode in status so ISR can access it
03C4: 53 07    MOV   [0x7],A            (0269)     mov   [I2CHW_1_bStatus],A
                                        (0270)     ;
                                        (0271)     ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0272)     ;
03C6: 10       PUSH  X                  (0273)         push   X                                                ;preserve since it's used later
03C7: 77 FA    INC   [X-6]              (0274)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (0275) 
03C9: 52 FA    MOV   A,[X-6]            (0276)         mov    A, [X+TxByteCount]                               ;get the write buf size
03CB: 08       PUSH  A                  (0277)         push   A
03CC: 52 FB    MOV   A,[X-5]            (0278)         mov    A, [X+TxArrayHI]                                 ;get the write buf addr
03CE: 08       PUSH  A                  (0279)         push   A                                                                                            ;this will be ignored
03CF: 52 FC    MOV   A,[X-4]            (0280)         mov    A, [X+TxArrayLO]                                 ;get the write buf addr
03D1: 08       PUSH  A                  (0281)         push   A
03D2: 93 4B    CALL  _I2CHW_1_InitRamRead(0282)         call  I2CHW_1_InitRamRead                          ;sets the addr and byte count to write to
03D4: 38 FD    ADD   SP,0xFD            (0283)         add SP, -3
03D6: 20       POP   X                  (0284)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0285)     ;and  [I2CHW_1_RsrcStatus],~I2C_READFLASH              ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (0286) 
                                        (0287) 
03D7: 51 08    MOV   A,[0x8]            (0288)     mov   A,[I2CHW_1_SlaveAddr]
03D9: 48 F9 01 TST   [X-7],0x1          (0289)     tst   [x+TxMode],I2CHW_1_RepStart
03DC: B0 0A    JNZ   0x03E7             (0290)     jnz   DoRestartTx
03DE: 49 D7 01 TST   REG[0xD7],0x1      (0291)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
03E1: BF C8    JNZ   0x03AA             (0292)     jnz   DoRestartRx
03E3: 90 D6    CALL  0x04BB             (0293)     call  I2C_DoStart                                      ; Send a start and address.
03E5: 80 03    JMP   0x03E9             (0294)     jmp   DoTxAck
                                        (0295) DoRestartTx:
03E7: 90 44    CALL  0x042D             (0296)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (0297) DoTxAck:
                                        (0298) 
                                        (0299) 
                                        (0300) WriteSlaveAck:
                                        (0301)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0302) 	RAM_EPILOGUE RAM_USE_CLASS_4
03E9: 7F       RET                      (0303)     ret
                                        (0304) 
                                        (0305) .ENDSECTION
                                        (0306) 
                                        (0307) .SECTION
                                        (0308) ;-----------------------------------------------------------------------------
                                        (0309) ;  FUNCTION NAME: I2CHW_1_bWriteCBytes
                                        (0310) ;
                                        (0311) ;  DESCRIPTION:
                                        (0312) ;    Write multiple data bits to slave device from ROM
                                        (0313) ;
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;
                                        (0316) ;  ARGUMENTS:
                                        (0317) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0318) ;            to determine if:
                                        (0319) ;               0x01 => Use RepeatStart instead of Start
                                        (0320) ;               0x02 => Don't send Stop
                                        (0321) ;  [SP-6]=> Count of bytes to write.
                                        (0322) ;  [SP-5]=> MSB of ROM Array address to get data from
                                        (0323) ;  [SP-4]=> LSB of ROM Array address to get data from.
                                        (0324) ;  [SP-3]=> Address of slave
                                        (0325) ;
                                        (0326) ;  RETURNS:
                                        (0327) ;    None
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;
                                        (0339) ;  THEORY of OPERATION or PROCEDURE:
                                        (0340) ;
                                        (0341) ;-----------------------------------------------------------------------------
                                        (0342) IF	(TOOLCHAIN & HITECH)
                                        (0343) TxCMode:       set  -7
                                        (0344) TxCByteCount:  set  -6
                                        (0345) TxCArrayMSB:   set  -5
                                        (0346) TxCArrayLSB:   set  -4
                                        (0347) ;TxSlaveAddr:  set  -3	  ;defined above this line if for reference only
                                        (0348) ELSE
                                        (0349) TxCMode:       equ  -7
                                        (0350) TxCByteCount:  equ  -6
                                        (0351) TxCArrayMSB:   equ  -5
                                        (0352) TxCArrayLSB:   equ  -4
                                        (0353) ;TxSlaveAddr:  equ  -3	  ;defined above this line if for reference only
                                        (0354) ENDIF
                                        (0355) 
                                        (0356) _I2CHW_1_bWriteCBytes:
                                        (0357)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0358) 	RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0359) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
03EA: 4F       MOV   X,SP               (0360) 	mov   X, SP
                                        (0361) I2CMSCR_NotReady3:
03EB: 51 09    MOV   A,[0x9]            (0362)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
03ED: 47 09 80 TST   [0x9],0x80         (0363)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0364)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0365)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0366)           ;For multi master operations, a pening start or restart
                                        (0367)           ;request might be OK, the master might be waiting to
                                        (0368)           ;acquire the bus from another master
03F0: BF FA    JNZ   0x03EB             (0369)         jnz   I2CMSCR_NotReady3
03F2: 2E 09 80 OR    [0x9],0x80         (0370)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ;lag set here but cleared in ISRf
03F5: 52 FD    MOV   A,[X-3]            (0371)     mov   A, [X + TxSlaveAddr]
03F7: 64       ASL   A                  (0372)     asl   A                                                ; Shift address to the left to make
                                        (0373)                                                            ; a complete byte with the R/W bit.
                                        (0374)                                                            ; The ASL takes care of clearing bit 0.
03F8: 55 07 00 MOV   [0x7],0x0          (0375)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
03FB: 53 08    MOV   [0x8],A            (0376)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
03FD: 60 D8    MOV   REG[0xD8],A        (0377)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
03FF: 52 F9    MOV   A,[X-7]            (0378)     mov   A, [X+TxCMode]                                                             ; place the RxMode in status so ISR can access it
0401: 53 07    MOV   [0x7],A            (0379)     mov   [I2CHW_1_bStatus],A
                                        (0380)     ;
                                        (0381)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0382)         ;
0403: 10       PUSH  X                  (0383)         push   X                                                ;preserve X since it's used later
                                        (0384) 
0404: 50 00    MOV   A,0x0              (0385)          mov    A, 0                                             ;get the write buf size (this is the hi order part)
0406: 77 FA    INC   [X-6]              (0386)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
0408: D0 02    JNC   0x040B             (0387)         jnc    . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
040A: 74       INC   A                  (0388)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
040B: 08       PUSH  A                  (0389)         push   A
040C: 52 FA    MOV   A,[X-6]            (0390)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
040E: 08       PUSH  A                  (0391)         push   A
040F: 52 FB    MOV   A,[X-5]            (0392)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
0411: 08       PUSH  A                  (0393)         push   A                                                                                        ;this will be ignored
0412: 52 FC    MOV   A,[X-4]            (0394)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
0414: 08       PUSH  A                  (0395)         push   A
                                        (0396) 
0415: 93 2A    CALL  _I2CHW_1_InitFlashRead(0397)         call  I2CHW_1_InitFlashRead                        ;sets the addr and byte count to write to
0417: 38 FC    ADD   SP,0xFC            (0398)         add SP, -4
0419: 20       POP   X                  (0399)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0400) 
                                        (0401)     ;or  [I2CHW_1_RsrcStatus],I2C_READFLASH
041A: 51 08    MOV   A,[0x8]            (0402)     mov   A,[I2CHW_1_SlaveAddr]
041C: 48 F9 01 TST   [X-7],0x1          (0403)     tst   [x+TxMode],I2CHW_1_RepStart                      ; Check if a Start or RepeatStart
041F: B0 0A    JNZ   0x042A             (0404)     jnz   DoCRestartTx                                     ; should executed.
0421: 49 D7 01 TST   REG[0xD7],0x1      (0405)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
0424: BF 85    JNZ   0x03AA             (0406)     jnz   DoRestartRx
0426: 90 93    CALL  0x04BB             (0407)     call  I2C_DoStart                                      ; Send a start and address.
0428: 80 03    JMP   0x042C             (0408)     jmp   DoCTxAck
                                        (0409) DoCRestartTx:
042A: 90 01    CALL  0x042D             (0410)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (0411) 
                                        (0412) DoCTxAck:                                                  ; Test to see if Slave is ACKed
                                        (0413) 
                                        (0414) CWriteSlaveAck:
                                        (0415)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0416)     RAM_EPILOGUE RAM_USE_CLASS_4
042C: 7F       RET                      (0417)     ret
                                        (0418) 
                                        (0419) .ENDSECTION
                                        (0420) 
                                        (0421) .SECTION
                                        (0422) ;-----------------------------------------------------------------------------
                                        (0423) ;  FUNCTION NAME: I2CHW_1_DoBufferRepeatStart
                                        (0424) ;
                                        (0425) ;  DESCRIPTION:
                                        (0426) ;    Send repeated start condition and send slave address for buffered transfers.
                                        (0427) ;
                                        (0428) ;-----------------------------------------------------------------------------
                                        (0429) ;
                                        (0430) ;  ARGUMENTS:
                                        (0431) ;     This routine is called internally only.  It is not exported or intended as an API
                                        (0432) ;
                                        (0433) ;  RETURNS:
                                        (0434) ;    None
                                        (0435) ;
                                        (0436) ;  SIDE EFFECTS:
                                        (0437) ;    The A and X registers may be modified by this or future implementations
                                        (0438) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0439) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0440) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0441) ;    functions.
                                        (0442) ;          
                                        (0443) ;  THEORY of OPERATION or PROCEDURE:
                                        (0444) ;    This is similar to the I2C_DoRepeatStart entry point but this function does not
                                        (0445) ;    wait for the byte_complete flag.  That is this is not polled and is therefore compatible
                                        (0446) ;    with the buffered read and write functions (above).
                                        (0447) ;
                                        (0448) ;-----------------------------------------------------------------------------
                                        (0449) 
                                        (0450) I2CHW_1_DoBufferRepeatStart:
                                        (0451)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0452) 	RAM_SETPAGE_CUR >I2CHW_1_SlaveAddr
                                        (0453)     ;here the path through the routine is dependent on the previous transmission.
                                        (0454)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0455)         ; I2C interrupt
                                        (0456)         ; 2a. the master must NAK the byte if he is reading from the slave.
                                        (0457)         ; We do have to look at the status of the I2C block to see what is going on because if there was a
                                        (0458)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0459)         ; by setting the master restart bit and clearing to I2C_SCR (I2C_TX)
                                        (0460)         ; 2b. if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0461)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0462)         ; 3. once the ISR starts it will figure out which direction we are going with data (sending/receiving)
                                        (0463)         ;
042D: 60 D8    MOV   REG[0xD8],A        (0464)     mov   reg[I2CHW_1_DR], A
042F: 53 08    MOV   [0x8],A            (0465)         mov   [I2CHW_1_SlaveAddr], A
                                        (0466)         ;tst      reg[I2CHW_1_MSCR], I2CM_MASTEROP         ;do we even have control of the bus?
                                        (0467)         ;jz    notBusMasterErr
0431: 5D D9    MOV   A,REG[0xD9]        (0468)     mov   A, reg[I2CHW_1_MSCR]                             ;read the mscr register to look for pending master operations
0433: 21 0F    AND   A,0xF              (0469)     and   A, 0x0f                                          ;only look at the lower bits
0435: A0 11    JZ    0x0447             (0470)         jz    BusIdleSendStart
0437: 62 D9 02 MOV   REG[0xD9],0x2      
                                        (0471)         ; for a single master system this should not be an issue,
                                        (0472)         ; so we'll go ahead and request the restart.  If a stop condition was already generated
                                        (0473)         ; the state machine will automatically generate a start instead.
                                        (0474) 
                                        (0475)         ;SetI2CHW_1_SCR I2CM_RESTRT
                                        (0476)     ;mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0477)         ;SetI2CHW_1_SCR          I2C_TX                                ;even though the restart has been requested the state
                                        (0478)         ;mov      reg[I2CHW_1_SCR], I2C_TX                 ;even though the restart has been requested the state
                                        (0479) 
                                        (0480) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0481)         SetI2CHW_1_MSCR I2CM_RESTRT
                                        (0482) ;ELSE
                                        (0483) ;    mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0484) ;ENDIF
043A: 49 D7 04 TST   REG[0xD7],0x4      (0485)     tst   reg[I2CHW_1_SCR], I2C_TX
043D: B0 05    JNZ   0x0443             (0486)     jnz   I2C_RestartRecieve
043F: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0487) 
                                        (0488) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0489)     SetI2CHW_1_SCR I2C_TX                                  ;even though the restart has been requested the state
                                        (0490) ;ELSE
                                        (0491) ;    mov   reg[I2CHW_1_SCR], I2C_TX                        ;send Ack
                                        (0492) ;ENDIF
                                        (0493) 
                                        (0494)     RAM_EPILOGUE RAM_USE_CLASS_4
0442: 7F       RET                      (0495)     ret
0443: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0496) I2C_RestartRecieve:
                                        (0497) 
                                        (0498) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0499)     SetI2CHW_1_SCR 0                                       ;even though the restart has been requested the state
                                        (0500) ;ELSE
                                        (0501) ;    mov   reg[I2CHW_1_SCR], 0                             ;send Ack
                                        (0502) ;ENDIF
                                        (0503) 
                                        (0504)    RAM_EPILOGUE RAM_USE_CLASS_4
0446: 7F       RET                      (0505)    ret
                                        (0506) 
                                        (0507) BusIdleSendStart:
0447: 51 08    MOV   A,[0x8]            (0508)    mov    A, [I2CHW_1_SlaveAddr]
0449: 90 70    CALL  0x04BB             (0509)    call   I2C_DoStart
                                        (0510)    ;Since something appears to be messed up do the next best thing to a repeat start, send a start.
                                        (0511)    RAM_EPILOGUE RAM_USE_CLASS_4
044B: 7F       RET                      (0512)    ret
                                        (0513) 
                                        (0514) .ENDSECTION
                                        (0515) 
                                        (0516) .SECTION
                                        (0517) 
                                        (0518) ;-----------------------------------------------------------------------------
                                        (0519) ;  FUNCTION NAME: I2CHW_1_fSendRepeatStart
                                        (0520) ;
                                        (0521) ;  DESCRIPTION:
                                        (0522) ;    Send repeated start condition and send slave address.
                                        (0523) ;
                                        (0524) ;-----------------------------------------------------------------------------
                                        (0525) ;
                                        (0526) ;  ARGUMENTS:
                                        (0527) ;    I2CHW_1_bAddr - Contains the slave address and transfer direction.
                                        (0528) ;
                                        (0529) ;  RETURNS:
                                        (0530) ;    I2CHW_1_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0531) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0532) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0533) ;
                                        (0534) ;  SIDE EFFECTS:
                                        (0535) ;    The A and X registers may be modified by this or future implementations
                                        (0536) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0537) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0538) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0539) ;    functions.
                                        (0540) ;          
                                        (0541) ;    Currently only the page pointer registers listed below are modified: 
                                        (0542) ;          CUR_PP
                                        (0543) ;
                                        (0544) ;  THEORY of OPERATION or PROCEDURE:
                                        (0545) ;    Prepare to send start by setting SCl and SDA high.
                                        (0546) ;    must be followed directly by I2CHW_1_start.
                                        (0547) ;
                                        (0548) ;-----------------------------------------------------------------------------
                                        (0549)  I2CHW_1_fSendRepeatStart:
                                        (0550) _I2CHW_1_fSendRepeatStart:
                                        (0551)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0552) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0553)     ;wait if the bus is already busy...
044C: 08       PUSH  A                  (0554)     push  A
044D: 55 07 00 MOV   [0x7],0x0          (0555)     mov   [I2CHW_1_bStatus], 0x00
                                        (0556) I2CMSCR_NotReady4:
0450: 51 09    MOV   A,[0x9]            (0557)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0452: 47 09 80 TST   [0x9],0x80         (0558)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0559)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0560)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0561)           ;For multi master operations, a pening start or restart
                                        (0562)           ;request might be OK, the master might be waiting to
                                        (0563)           ;acquire the bus from another master
0455: BF FA    JNZ   0x0450             (0564)     jnz   I2CMSCR_NotReady4
0457: 18       POP   A                  (0565)     pop   A
                                        (0566) 
                                        (0567) 
0458: 64       ASL   A                  (0568)     asl   a                                                ; Shift address to the left
0459: 79       DEC   X                  (0569)     dec   x                                                ; If zero, C flag will be set
045A: C0 03    JC    0x045E             (0570)     jc    I2C_DoRepeatStart                                ; Do a write if zero
045C: 29 01    OR    A,0x1              (0571)     or    a,0x01                                           ; Set Read flag
                                        (0572) 
                                        (0573) I2C_DoRepeatStart:
                                        (0574)     ;here the path through the routine is dependent on the previous transmission.
                                        (0575)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0576)         ; I2C interrupt
                                        (0577)         ; 2. the master must NAK the byte if he is reading from the slave.
                                        (0578)         ; We don't have to look at the status of the I2C block to see what is going on because if there was a
                                        (0579)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0580)         ; by setting the master restart bit and writing to I2C_SCR (I2C_TX)
                                        (0581)         ; if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0582)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0583)         ;
045E: 60 D8    MOV   REG[0xD8],A        (0584)     mov   reg[I2CHW_1_DR], A
0460: 53 08    MOV   [0x8],A            (0585)     mov   [I2CHW_1_SlaveAddr], A
0462: 49 D9 04 TST   REG[0xD9],0x4      (0586)     tst       reg[I2CHW_1_MSCR], I2CM_MASTEROP             ;do we even have control of the bus?
0465: A0 1C    JZ    0x0482             (0587)     jz    notBusMaster1
0467: 62 D9 02 MOV   REG[0xD9],0x2      
046A: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0588)     ;SetI2CHW_1_MSCR  I2CM_RESTRT
                                        (0589)     ;mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0590)     ;SetI2CHW_1_SCR         I2C_TX                         ;even though the restart has been requested the state
                                        (0591)     ;mov      reg[I2CHW_1_SCR], I2C_TX                     ;even though the restart has been requested the state
                                        (0592)                                                                 ; machine is stalling the SCL and has to be 'released'
                                        (0593) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0594)     SetI2CHW_1_MSCR I2CM_RESTRT
                                        (0595)     SetI2CHW_1_SCR  0                                      ;getting a restart out requires a 0 into the SCR reg
                                        (0596) ;ELSE
                                        (0597) ;    mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0598) ;    mov   reg[I2CHW_1_SCR], 0                             ;getting a restart out requires a 0 into the SCR reg
                                        (0599) ;ENDIF
                                        (0600) 
                                        (0601) WaitRepStrtCompl:
046D: 5D D7    MOV   A,REG[0xD7]        (0602)     mov   A,  reg[I2CHW_1_SCR]
046F: 49 D7 01 TST   REG[0xD7],0x1      (0603)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0472: AF FA    JZ    0x046D             (0604)     jz    WaitRepStrtCompl
0474: 49 D7 02 TST   REG[0xD7],0x2      (0605)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
0477: B0 07    JNZ   0x047F             (0606)     jnz   Err_Exit_RepStart
0479: 55 07 01 MOV   [0x7],0x1          (0607)     mov   [I2CHW_1_bStatus], 0x01
047C: 50 01    MOV   A,0x1              (0608)     mov   A, 01
                                        (0609)     RAM_EPILOGUE RAM_USE_CLASS_4
047E: 7F       RET                      (0610)     ret
                                        (0611) 
                                        (0612) Err_Exit_RepStart:
047F: 50 00    MOV   A,0x0              (0613)     mov   A, 0
                                        (0614)     RAM_EPILOGUE RAM_USE_CLASS_4
0481: 7F       RET                      (0615)     ret
                                        (0616) 
                                        (0617)  notBusMaster1:
                                        (0618)     ;SetI2CHW_1_MSCR 0
                                        (0619)     ;mov reg[I2CHW_1_MSCR], 0                              ;we certainly cant restart if we've not Master
                                        (0620)     ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
0482: 50 00    MOV   A,0x0              (0621)     mov   A, 0
                                        (0622)     RAM_EPILOGUE RAM_USE_CLASS_4
0484: 7F       RET                      (0623)     ret
                                        (0624) 
                                        (0625) .ENDSECTION
                                        (0626) 
                                        (0627) .SECTION
                                        (0628) ;-----------------------------------------------------------------------------
                                        (0629) ;  FUNCTION NAME: I2CHW_1_fSendStart
                                        (0630) ;
                                        (0631) ;  DESCRIPTION:
                                        (0632) ;    Generates start condition and sends slave address.
                                        (0633) ;
                                        (0634) ;-----------------------------------------------------------------------------
                                        (0635) ;
                                        (0636) ;  ARGUMENTS:
                                        (0637) ;    A => Contains the slave address.
                                        (0638) ;
                                        (0639) ;  RETURNS:
                                        (0640) ;    I2CHW_1_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0641) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0642) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0643) ;
                                        (0644) ;  SIDE EFFECTS:
                                        (0645) ;    The A and X registers may be modified by this or future implementations
                                        (0646) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0647) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0648) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0649) ;    functions.
                                        (0650) ;          
                                        (0651) ;    Currently only the page pointer registers listed below are modified: 
                                        (0652) ;          CUR_PP
                                        (0653) ;
                                        (0654) ;  THEORY of OPERATION or PROCEDURE:
                                        (0655) ;   Send start by setting SDA low while SCL is high. Set
                                        (0656) ;   SCL low in preparation to send address. 
                                        (0657) ;   Sends address, waits for byte complete
                                        (0658) ;   An address must be followed by a read or write of data if it was acked by a slave
                                        (0659) ;
                                        (0660) ;  WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0661) ;   flag is set to return.
                                        (0662) ;
                                        (0663) ;
                                        (0664) ;-----------------------------------------------------------------------------
                                        (0665)  I2CHW_1_fSendStart:
                                        (0666) _I2CHW_1_fSendStart:
                                        (0667)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0668) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus 
                                        (0669)     ;wait if the bus is already busy...
0485: 08       PUSH  A                  (0670)     push  A
0486: 55 07 00 MOV   [0x7],0x0          (0671)     mov   [I2CHW_1_bStatus], 0x00
                                        (0672) I2CMSCR_NotReady5:
0489: 51 09    MOV   A,[0x9]            (0673)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
048B: 47 09 80 TST   [0x9],0x80         (0674)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0675)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0676)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0677)           ;For multi master operations, a pening start or restart
                                        (0678)           ;request might be OK, the master might be waiting to
                                        (0679)           ;acquire the bus from another master
048E: BF FA    JNZ   0x0489             (0680)     jnz   I2CMSCR_NotReady5
0490: 18       POP   A                  (0681)     pop   A
0491: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0682) 
                                        (0683) 
                                        (0684)     ; disable the interrupt
                                        (0685)         ; *** NOT REENABLED ***
                                        (0686)         ;
                                        (0687)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0494: 49 D7 01 TST   REG[0xD7],0x1      (0688)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ;If there is a pending BYTE_COMPL here
                                        (0689)                                                                 ;it is highly probable that a start is not the
                                        (0690)                                                                                                                     ;correct thing to do.
                                        (0691)                                                                                                                     ;leaving
0497: B0 20    JNZ   0x04B8             (0692)     jnz   Err_Exit_Start
                                        (0693) 
0499: 64       ASL   A                  (0694)     asl   a                                                ; Shift address to the left
049A: 79       DEC   X                  (0695)     dec   x                                                ; If zero, C flag will be set
049B: C0 03    JC    0x049F             (0696)     jc    I2C_SndWRStart                                   ; Do a write if zero
049D: 29 01    OR    A,0x1              (0697)     or    a,0x01                                           ; Set Read flag
                                        (0698) I2C_SndWRStart:
049F: 60 D8    MOV   REG[0xD8],A        (0699)     mov   reg[I2CHW_1_DR], A
04A1: 53 08    MOV   [0x8],A            (0700)     mov   [I2CHW_1_SlaveAddr], A
04A3: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0701)     ;SetI2CHW_1_MSCR, I2CM_SNDSTRT
                                        (0702)     ;mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0703) 
                                        (0704) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0705)     SetI2CHW_1_MSCR I2CM_SNDSTRT
                                        (0706) ;ELSE
                                        (0707) ;    mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0708) ;ENDIF
                                        (0709) 
                                        (0710) 
                                        (0711) WaitStrtByteCompl:
04A6: 5D D7    MOV   A,REG[0xD7]        (0712)     mov   A,  reg[I2CHW_1_SCR]
04A8: 49 D7 01 TST   REG[0xD7],0x1      (0713)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
04AB: AF FA    JZ    0x04A6             (0714)     jz    WaitStrtByteCompl
04AD: 49 D7 02 TST   REG[0xD7],0x2      (0715)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
04B0: B0 07    JNZ   0x04B8             (0716)     jnz   Err_Exit_Start
04B2: 55 07 01 MOV   [0x7],0x1          (0717)     mov   [I2CHW_1_bStatus], 0x01
04B5: 50 01    MOV   A,0x1              (0718)     mov   A, 01
                                        (0719)     RAM_EPILOGUE RAM_USE_CLASS_4
04B7: 7F       RET                      (0720)     ret
                                        (0721) Err_Exit_Start:
04B8: 50 00    MOV   A,0x0              (0722)     mov   A, 0
                                        (0723)     RAM_EPILOGUE RAM_USE_CLASS_4
04BA: 7F       RET                      (0724)     ret
                                        (0725) 
                                        (0726) I2C_DoStart:
                                        (0727)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0728)     RAM_SETPAGE_CUR >I2CHW_1_SlaveAddr
                                        (0729)     ;here we are not required to test for master operation since we are only attempting to gain control of the bus
                                        (0730)     ; by attempting to assert a Start
                                        (0731)     
04BB: 60 D8    MOV   REG[0xD8],A        (0732)     mov   reg[I2CHW_1_DR], A
04BD: 53 08    MOV   [0x8],A            (0733)     mov   [I2CHW_1_SlaveAddr], A
04BF: 62 D9 01 MOV   REG[0xD9],0x1      
                                        (0734)     ;SetI2CHW_1_MSCR  I2CM_SNDSTRT
                                        (0735)     ;mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0736) 
                                        (0737) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0738)     SetI2CHW_1_MSCR I2CM_SNDSTRT
                                        (0739) ;ELSE
                                        (0740) ;    mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0741) ;ENDIF
                                        (0742)     RAM_EPILOGUE RAM_USE_CLASS_4
04C2: 7F       RET                      (0743)     ret
                                        (0744) ;
                                        (0745) ;   DO NOT PLACE
                                        (0746) ;   .SECTION
                                        (0747) ;   .ENDSECTION
                                        (0748) ;   _fSendStart USES CODE BELOW
                                        (0749) ;
                                        (0750) ;-----------------------------------------------------------------------------
                                        (0751) ;  FUNCTION NAME: I2CHW_1_fWrite
                                        (0752) ;
                                        (0753) ;  DESCRIPTION:
                                        (0754) ;    Writes a byte to the I2C master bus.
                                        (0755) ;
                                        (0756) ;-----------------------------------------------------------------------------
                                        (0757) ;
                                        (0758) ;  ARGUMENTS:
                                        (0759) ;    A contains Data to be written to I2C slave.
                                        (0760) ;
                                        (0761) ;  RETURNS:
                                        (0762) ;    1 If ACKed, else 0
                                        (0763) ;
                                        (0764) ;  SIDE EFFECTS:
                                        (0765) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0766) ;
                                        (0767) ; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0768) ;
                                        (0769) ;  FUNCTION NAME: I2CHW_1_fWrite
                                        (0770) ;
                                        (0771) ;  DESCRIPTION:
                                        (0772) ;    Writes a data byte to the I2C master bus. 
                                        (0773) ;
                                        (0774) ;  ARGUMENTS:
                                        (0775) ;    Reg A contains slave address.
                                        (0776) ;    I2CHW_1_bData - Contains data to be transmitted.
                                        (0777) ;
                                        (0778) ;  RETURNS:
                                        (0779) ;    I2CHW_1_bStatus - Cleared if a slave responds to a request. Set otherwise
                                        (0780) ;
                                        (0781) ;  SIDE EFFECTS:
                                        (0782) ;    The A and X registers may be modified by this or future implementations
                                        (0783) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0784) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0785) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0786) ;    functions.
                                        (0787) ;          
                                        (0788) ;    Currently only the page pointer registers listed below are modified: 
                                        (0789) ;          CUR_PP
                                        (0790) ;
                                        (0791) ;    Send data byte to slave. .
                                        (0792) ;
                                        (0793) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0794) ;    flag is set to return.
                                        (0795) ;
                                        (0796)  I2CHW_1_fWrite:
                                        (0797) _I2CHW_1_fWrite:
                                        (0798)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0799) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0800)     ; disable the interrupt
                                        (0801)         ; *** NOT REENABLED ***
                                        (0802)         ;
04C3: 60 D8    MOV   REG[0xD8],A        (0803)     mov   reg[I2CHW_1_DR],A                                ; Put data in Data Reg
04C5: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0804)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
04C8: 5D D9    MOV   A,REG[0xD9]        (0805)     mov   A,  reg[I2CHW_1_MSCR]                            ;MSCR into A incase there is an error here
04CA: 49 D9 04 TST   REG[0xD9],0x4      (0806)     tst   reg[I2CHW_1_MSCR],I2CM_MASTEROP                  ;Do we have control of the bus?
04CD: A0 19    JZ    0x04E7             (0807)     jz    Err_Exit_fWrite
                                        (0808) 
04CF: 55 07 00 MOV   [0x7],0x0          (0809)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
04D2: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0810)     ;SetI2CHW_1_SCR I2C_TX
                                        (0811)     ;mov   reg[I2CHW_1_SCR], I2C_TX                        ; Put data in Data Reg
                                        (0812) 
                                        (0813) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0814)         SetI2CHW_1_SCR I2C_TX                              ; Put data in Data Reg
                                        (0815) ;ELSE
                                        (0816) ;    mov   reg[I2CHW_1_SCR], I2C_TX                        ; Put data in Data Reg
                                        (0817) ;ENDIF
                                        (0818) 
                                        (0819) 
                                        (0820) I2CHW_1_write:
                                        (0821) _I2CHW_1_write:
                                        (0822) ;    mov   reg[I2CHW_1_SCR],A                              ; Put data in bData
                                        (0823) ;   jmp   I2CHW_1_get_ack                                  ; This jump is not required since it falls
                                        (0824) 
                                        (0825) WaitTXByteCompl:
04D5: 5D D7    MOV   A,REG[0xD7]        (0826)     mov   A, reg[I2CHW_1_SCR]
04D7: 49 D7 01 TST   REG[0xD7],0x1      (0827)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
04DA: AF FA    JZ    0x04D5             (0828)     jz    WaitTXByteCompl
04DC: 49 D7 02 TST   REG[0xD7],0x2      (0829)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
04DF: B0 07    JNZ   0x04E7             (0830)     jnz   Err_Exit_fWrite
04E1: 55 07 FF MOV   [0x7],0xFF         (0831)     mov   [I2CHW_1_bStatus], 0xff
04E4: 50 01    MOV   A,0x1              (0832)     mov   A, 01
                                        (0833)     RAM_EPILOGUE RAM_USE_CLASS_4
04E6: 7F       RET                      (0834)     ret
                                        (0835) 
                                        (0836) Err_Exit_fWrite:
04E7: 50 00    MOV   A,0x0              (0837)     mov   A, 0
04E9: 53 07    MOV   [0x7],A            (0838)     mov   [I2CHW_1_bStatus], A
                                        (0839)     RAM_EPILOGUE RAM_USE_CLASS_4
04EB: 7F       RET                      (0840)     ret
                                        (0841) 
                                        (0842) .ENDSECTION
                                        (0843) 
                                        (0844) .SECTION
                                        (0845) ;-----------------------------------------------------------------------------
                                        (0846) ;  FUNCTION NAME: I2CHW_1_get_ack
                                        (0847) ;
                                        (0848) ;  DESCRIPTION:
                                        (0849) ;    Get slave acknowledge response. Used to poll for I2C_BYTE_COMPL and then test Ack (I2C_LST_BIT)
                                        (0850) ;
                                        (0851) ;-----------------------------------------------------------------------------
                                        (0852) ;
                                        (0853) ;  ARGUMENTS:
                                        (0854) ;
                                        (0855) ;  RETURNS:
                                        (0856) ;    Sets flag in I2CHW_1_bStatus if ACKed by Slave.  !!!
                                        (0857) ;
                                        (0858) ;  SIDE EFFECTS:
                                        (0859) ;    The A and X registers may be modified by this or future implementations
                                        (0860) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0861) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0862) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0863) ;    functions.
                                        (0864) ;          
                                        (0865) ;    Currently only the page pointer registers listed below are modified: 
                                        (0866) ;          CUR_PP
                                        (0867) ;
                                        (0868) ;    Do the ack clock and check for Slave ACK
                                        (0869) ;
                                        (0870) I2CHW_1_get_ack:
                                        (0871) _I2CHW_1_get_ack:
                                        (0872)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0873) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
04EC: 26 07 FE AND   [0x7],0xFE         (0874)     and [I2CHW_1_bStatus], ~I2CHW_1_SLAVE_ACKed
04EF: 49 D7 01 TST   REG[0xD7],0x1      (0875)     tst reg[I2CHW_1_SCR], I2C_BYTE_COMPL
04F2: BF F9    JNZ   0x04EC             (0876)     jnz I2CHW_1_get_ack
04F4: 49 D7 02 TST   REG[0xD7],0x2      (0877)     tst reg[I2CHW_1_SCR], I2C_LST_BIT
04F7: B0 04    JNZ   0x04FC             (0878)     jnz notAcked
04F9: 2E 07 01 OR    [0x7],0x1          (0879)     or [I2CHW_1_bStatus], I2CHW_1_SLAVE_ACKed
                                        (0880) notAcked:
                                        (0881)     RAM_EPILOGUE RAM_USE_CLASS_4
04FC: 7F       RET                      (0882)     ret
04FD: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0883) 
                                        (0884) .ENDSECTION
                                        (0885) 
                                        (0886) .SECTION
                                        (0887) 
                                        (0888) ;-----------------------------------------------------------------------------
                                        (0889) ;  FUNCTION NAME: I2CHW_1_bRead
                                        (0890) ;
                                        (0891) ;  DESCRIPTION:
                                        (0892) ;    Reads 1 data byte from the I2C master bus.
                                        (0893) ;
                                        (0894) ;-----------------------------------------------------------------------------
                                        (0895) ;
                                        (0896) ;  ARGUMENTS:
                                        (0897) ;    Reg A Contains the Slave Address.
                                        (0898) ;    I2CHW_1_bStatus - Set for no ack to be followed by stop.
                                        (0899) ;    Clear for ack to indicate more data to follow.
                                        (0900) ;
                                        (0901) ;  RETURNS:
                                        (0902) ;    I2CHW_1_bData - Contains received data.
                                        (0903) ;
                                        (0904) ;  SIDE EFFECTS:
                                        (0905) ;    The A and X registers may be modified by this or future implementations
                                        (0906) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0907) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0908) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0909) ;    functions.
                                        (0910) ;          
                                        (0911) ;    Currently only the page pointer registers listed below are modified: 
                                        (0912) ;          CUR_PP
                                        (0913) ;
                                        (0914) ;    Must be followed by I2CHW_1_put_ack.
                                        (0915) ;    The I2CHW_1 interrupt should be disabled since this routine will poll the
                                        (0916) ;    reg[I2CHW_1_SCR] to determine when a byte is available
                                        (0917) ;
                                        (0918) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0919) ;    flag is set to return.
                                        (0920) ;
                                        (0921) I2CHW_1_bRead:
                                        (0922) _I2CHW_1_bRead:
                                        (0923)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0924) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0925)     ; disable the interrupt
                                        (0926)     ; *** NOT REENABLED ***
                                        (0927)     ;
                                        (0928)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0500: 49 D9 04 TST   REG[0xD9],0x4      (0929)     tst       reg[I2CHW_1_MSCR], I2CM_MASTEROP             ;do we even have control of the bus?
0503: A0 28    JZ    0x052C             (0930)     jz    notBusMaster2
                                        (0931) 
0505: 55 07 00 MOV   [0x7],0x0          (0932)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                        (0933)     ;or    I2CHW_1_SEND_ACK                                ; Set ACK flag
                                        (0934) ;
                                        (0935) ; Check for the special case of the first read after and address is sent
                                        (0936) ;
                                        (0937) 
0508: 08       PUSH  A                  (0938)     push  A                                                ;preserve the information about wether to ACK or NAK this byte
0509: 5D D7    MOV   A,REG[0xD7]        (0939)     mov   A, reg[I2CHW_1_SCR]
050B: 49 D7 08 TST   REG[0xD7],0x8      (0940)     tst   reg[I2CHW_1_SCR], I2C_ADDRIN
050E: A0 04    JZ    0x0513             (0941)     jz    WaitRXByteCompl                                  ;addr bit not set then this is a normal read
0510: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0942)     ;SetI2CHW_1_SCR 0
                                        (0943)     ;mov   reg[I2CHW_1_SCR], 0                             ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0944) 
                                        (0945) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0946)     SetI2CHW_1_SCR 0                                       ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0947) ;ELSE
                                        (0948) ;    mov   reg[I2CHW_1_SCR], 0                             ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0949) ;ENDIF
                                        (0950)                                                            ; through to I2CHW_1_put_ack.
                                        (0951) 
                                        (0952)     ;must DROP through to send an Ack and another byte,
                                        (0953)     ;to stop reading we NAK the slave
                                        (0954) WaitRXByteCompl:
0513: 49 D7 01 TST   REG[0xD7],0x1      (0955)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0516: AF FC    JZ    0x0513             (0956)     jz    WaitRXByteCompl
                                        (0957) 
0518: 18       POP   A                  (0958)     pop   A                                                ;recover the saved ACK/NAK flag
0519: 21 FF    AND   A,0xFF             (0959)     and   A,0xFF                                           ; Is Ack flag set"
051B: A0 0A    JZ    0x0526             (0960)     jz    exit_bRead_NOACK                                 ; Don't ACK
                                        (0961) 
                                        (0962)         ;now if the ACK flag was set, Ack the data which will release the bus and start the next byte in
                                        (0963)         ;otherwise do NOTHING to the SCR reg.  This will allow the calling routine to generate a repeat start
                                        (0964)         ;or a stop depending on it's preference.
                                        (0965) 
                                        (0966) 
051D: 5D D8    MOV   A,REG[0xD8]        (0967)     mov   A, reg[I2CHW_1_DR]                               ; Record data received
051F: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0968)     ;SetI2CHW_1_SCR I2C_ACKOUT
                                        (0969)     ;mov   reg[I2CHW_1_SCR], I2C_ACKOUT                    ; Record data received
                                        (0970) 
                                        (0971) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (0972)     SetI2CHW_1_SCR I2C_ACKOUT                              ; Record data received
                                        (0973) ;ELSE
                                        (0974) ;    mov   reg[I2CHW_1_SCR], I2C_ACKOUT                    ; Record data received
                                        (0975) ;ENDIF
                                        (0976) 
0522: 55 07 01 MOV   [0x7],0x1          (0977)     mov   [I2CHW_1_bStatus],0x01                           ; Clear ACK flag
                                        (0978)     RAM_EPILOGUE RAM_USE_CLASS_4
0525: 7F       RET                      (0979)     ret
                                        (0980) 
                                        (0981) exit_bRead_NOACK:
0526: 5D D8    MOV   A,REG[0xD8]        (0982)     mov   A, reg[I2CHW_1_DR]                               ; Record data received
                                        (0983)     ; send no Ack or Nak, the calling routine will have to decide to NAK or execute a repeat start.
                                        (0984)     ; sending nothing leaves the bus held in wait until a decision is made.
0528: 55 07 00 MOV   [0x7],0x0          (0985)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                        (0986)     RAM_EPILOGUE RAM_USE_CLASS_4
052B: 7F       RET                      (0987)     ret
                                        (0988) 
                                        (0989) notBusMaster2:
052C: 55 07 FF MOV   [0x7],0xFF         (0990)    mov   [I2CHW_1_bStatus], 0xff
                                        (0991)    ;SetI2CHW_1_SCR 0
                                        (0992)    ;mov          reg[I2CHW_1_MSCR], 0                      ;we certainly cant restart if we've not Master
                                        (0993)    ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
                                        (0994)    RAM_EPILOGUE RAM_USE_CLASS_4
052F: 7F       RET                      (0995)    ret
                                        (0996) 
                                        (0997) .ENDSECTION
                                        (0998) 
                                        (0999) 
                                        (1000) .SECTION
                                        (1001) ;-----------------------------------------------------------------------------
                                        (1002) ;  FUNCTION NAME: I2CHW_1_SendStop
                                        (1003) ;
                                        (1004) ;  DESCRIPTION:
                                        (1005) ;    Assert stop condition.
                                        (1006) ;
                                        (1007) ;-----------------------------------------------------------------------------
                                        (1008) ;
                                        (1009) ;  ARGUMENTS: none
                                        (1010) ;
                                        (1011) ;  RETURNS: none
                                        (1012) ;
                                        (1013) ;  SIDE EFFECTS:
                                        (1014) ;    The A and X registers may be modified by this or future implementations
                                        (1015) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1016) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1017) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1018) ;    functions.
                                        (1019) ;
                                        (1020) ;  THEORY of OPERATION or PROCEDURE:
                                        (1021) ;     Send stop by releasing SDA high while SCL high. When in Master Read Mode, this
                                        (1022) ;     is done by nak'ing a read from the slave, in Master Write Mode this is done by clearing
                                        (1023) ;     the I2C_TX bit in  reg[I2CHW_1_SCR].  In either case this is a zero written to
                                        (1024) ;     reg[I2CHW_1_SCR].
                                        (1025) ;
                                        (1026)  I2CHW_1_SendStop:
                                        (1027) _I2CHW_1_SendStop:
                                        (1028)     RAM_PROLOGUE RAM_USE_CLASS_1
0530: 49 D9 04 TST   REG[0xD9],0x4      (1029)     tst   reg[I2CHW_1_MSCR], I2CM_MASTEROP                 ;do we even have control of the bus?
0533: A0 04    JZ    0x0538             (1030)     jz    notBusMaster3
0535: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (1031)     ;SetI2CHW_1_SCR 0
                                        (1032)     ;mov  reg[I2CHW_1_SCR], 0
                                        (1033) ;IF I2CHW_1_THROTTLE_CLK_RATE
                                        (1034)     SetI2CHW_1_SCR 0                                       ; Put data in Data Reg
                                        (1035) ;ELSE
                                        (1036) ;    mov   reg[I2CHW_1_SCR], 0                             ; Put data in Data Reg
                                        (1037) ;ENDIF
                                        (1038) 
                                        (1039) notBusMaster3:
                                        (1040)     RAM_EPILOGUE RAM_USE_CLASS_1
0538: 7F       RET                      (1041)     ret
                                        (1042) .ENDSECTION
                                        (1043) 
                                        (1044) .SECTION
                                        (1045) ;-----------------------------------------------------------------------------
                                        (1046) ;  FUNCTION NAME: I2CHW_1_bReadBusStatus
                                        (1047) ;
                                        (1048) ;  DESCRIPTION:
                                        (1049) ;     Returns the Status bits in the bStatus Register
                                        (1050) ;
                                        (1051) ;-----------------------------------------------------------------------------
                                        (1052) ;
                                        (1053) ;  ARGUMENTS:
                                        (1054) ;
                                        (1055) ;  RETURNS:
                                        (1056) ;     BYTE  bStatus -  Bus status data.  Use the following defined bits
                                        (1057) ;     returned in A.
                                        (1058) ;       I2CHW_1_RepStart:                   equ  0x01
                                        (1059) ;       I2CHW_1_NoStop:                     equ  0x02
                                        (1060) ;       I2CHW_1_NAKnextWr:                  equ  0x04
                                        (1061) ;
                                        (1062) ;  SIDE EFFECTS:
                                        (1063) ;    The A and X registers may be modified by this or future implementations
                                        (1064) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1065) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1066) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1067) ;    functions.
                                        (1068) ;          
                                        (1069) ;  THEORY of OPERATION or PROCEDURE:
                                        (1070) ;     Read the Bus Status register.
                                        (1071) ;
                                        (1072) 
                                        (1073)  I2CHW_1_bReadBusStatus:
                                        (1074) _I2CHW_1_bReadBusStatus:
                                        (1075)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (1076)    RAM_SETPAGE_CUR >I2CHW_1_bStatus				                    ;Set the Page Pointer for LMM
0539: 51 07    MOV   A,[0x7]            (1077)    mov   A, [I2CHW_1_bStatus]                      ;return the status in A
                                        (1078)    RAM_EPILOGUE RAM_USE_CLASS_4
053B: 7F       RET                      (1079)    ret
                                        (1080) 
                                        (1081) .ENDSECTION
                                        (1082) 
                                        (1083) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1084) .SECTION
                                        (1085) ;-----------------------------------------------------------------------------
                                        (1086) ;  FUNCTION NAME: I2CHW_1_fReadBytes
                                        (1087) ;
                                        (1088) ;  DESCRIPTION:
                                        (1089) ;
                                        (1090) ;-----------------------------------------------------------------------------
                                        (1091) ;
                                        (1092) ;  ARGUMENTS:
                                        (1093) ;      A => Address of slave
                                        (1094) ;      X => Pointer to other arguments.
                                        (1095) ;    [x] => LSB of Array address to put data in.
                                        (1096) ;  [X-1] => MSB of Array address to put data in (ignorned)
                                        (1097) ;  [X-2] => Count of bytes to read.
                                        (1098) ;  [X-3] => Mode flags that allow the programmer to set flags
                                        (1099) ;           to determine if:
                                        (1100) ;             0x01 => Use RepeatStart instead of Start
                                        (1101) ;             0x02 => Don't send Stop
                                        (1102) ;
                                        (1103) ;  RETURNS:       None
                                        (1104) ;
                                        (1105) ;  SIDE EFFECTS:
                                        (1106) ;    The A and X registers may be modified by this or future implementations
                                        (1107) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1109) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1110) ;    functions.
                                        (1111) ;          
                                        (1112) ;    Currently only the page pointer registers listed below are modified: 
                                        (1113) ;          CUR_PP
                                        (1114) ;
                                        (1115) ;  THEORY of OPERATION or PROCEDURE:
                                        (1116) ;    I2C and block must be operational.
                                        (1117) ;    This routine will enable the I2C interrupt!
                                        (1118) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (1119) ;    pend on the ISR_ACTIVE bit until it can run
                                        (1120) ;
                                        (1121) IF	(TOOLCHAIN & HITECH)
                                        (1122) RxArray:      set   0
                                        (1123) RxByteCount:  set  -2
                                        (1124) RxMode:       set  -3
                                        (1125) ELSE
                                        (1126) RxArray:      equ   0
                                        (1127) RxByteCount:  equ  -2
                                        (1128) RxMode:       equ  -3
                                        (1129) ENDIF
                                        (1130) 
                                        (1131) 
                                        (1132)  I2CHW_1_fReadBytes:
053C: 08       PUSH  A                  (1133)     push  A
                                        (1134) I2CMSCR_NotReady1Smm:
053D: 51 09    MOV   A,[0x9]            (1135)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
053F: 47 09 80 TST   [0x9],0x80         (1136)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1137)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (1138)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1139)           ;For multi master operations, a pening start or restart
                                        (1140)           ;request might be OK, the master might be waiting to
                                        (1141)           ;acquire the bus from another master
0542: BF FA    JNZ   0x053D             (1142)         jnz   I2CMSCR_NotReady1Smm
0544: 18       POP   A                  (1143)     pop   A
0545: 2E 09 80 OR    [0x9],0x80         (1144)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ; flag set here and cleared by ISR
0548: 64       ASL   A                  (1145)     asl   A                                                ; Shift address to the left to make
                                        (1146)                                                            ; a complete byte with the R/W bit.
0549: 29 01    OR    A,0x1              (1147)     or    A,0x01                                           ; OR the address with the Read bit.
054B: 53 08    MOV   [0x8],A            (1148)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
054D: 60 D8    MOV   REG[0xD8],A        (1149)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
054F: 55 07 00 MOV   [0x7],0x0          (1150)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
0552: 52 FD    MOV   A,[X-3]            (1151)     mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
0554: 53 07    MOV   [0x7],A            (1152)     mov   [I2CHW_1_bStatus],A
                                        (1153)     ;
                                        (1154)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (1155)         ;
0556: 10       PUSH  X                  (1156)         push   X                                                ;preserve since it's used later
0557: 52 FE    MOV   A,[X-2]            (1157)         mov    A, [X+RxByteCount]                               ;get the write buf size
0559: 08       PUSH  A                  (1158)         push   A
055A: 08       PUSH  A                  (1159)         push   A                                                                                            ;this will be ignored
055B: 52 00    MOV   A,[X+0]            (1160)         mov    A, [X+RxArray]                                   ;get the write buf addr
055D: 08       PUSH  A                  (1161)         push   A
055E: 4F       MOV   X,SP               (1162)         mov    X, sp
055F: 79       DEC   X                  (1163)         dec    X
0560: 91 8A    CALL  _I2CHW_1_InitWrite (1164)         call  I2CHW_1_InitWrite                            ;sets the addr and byte count to write to
0562: 38 FD    ADD   SP,0xFD            (1165)         add SP, -3
0564: 20       POP   X                  (1166)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1167) 
0565: 51 08    MOV   A,[0x8]            (1168)     mov   A,[I2CHW_1_SlaveAddr]
0567: 48 FD 01 TST   [X-3],0x1          (1169)     tst   [x+RxMode],I2CHW_1_RepStart
056A: B0 0A    JNZ   0x0575             (1170)     jnz   DoRestartRxSmm
056C: 49 D7 01 TST   REG[0xD7],0x1      (1171)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
056F: B0 05    JNZ   0x0575             (1172)     jnz   DoRestartRxSmm
0571: 9F 48    CALL  0x04BB             (1173)     call  I2C_DoStart                                      ; Send a start and address.
0573: 80 03    JMP   0x0577             (1174)     jmp   CheckRxAckSmm
                                        (1175) DoRestartRxSmm:
0575: 9E B6    CALL  0x042D             (1176)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1177)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (1178)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (1179)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (1180) 
                                        (1181) CheckRxAckSmm:                                                ; Test to see if Slave ACKed
                                        (1182)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (1183)         ;is finished.
                                        (1184) ;End_RD:
0577: 7F       RET                      (1185)     ret
                                        (1186) 
                                        (1187) .ENDSECTION
                                        (1188) 
                                        (1189) .SECTION
                                        (1190) ;-----------------------------------------------------------------------------
                                        (1191) ;  FUNCTION NAME: I2CHW_1_bWriteBytes
                                        (1192) ;
                                        (1193) ;  DESCRIPTION:
                                        (1194) ;    Write multiple data bits to slave device.
                                        (1195) ;
                                        (1196) ;-----------------------------------------------------------------------------
                                        (1197) ;
                                        (1198) ;  ARGUMENTS:
                                        (1199) ;     A => Address of slave
                                        (1200) ;     X => Pointer to other arguments.
                                        (1201) ;   [x] => LSB of Array address to put data in.
                                        (1202) ; [X-1] => MSB of Array address to put data in (ignorned)
                                        (1203) ; [X-2] => Count of bytes to write.
                                        (1204) ; [X-3] => Mode flags that allow the programmer to set flags
                                        (1205) ;          to determine if:
                                        (1206) ;              0x01 => Use RePeatStart instead of Start
                                        (1207) ;              0x02 => Don't send Stop
                                        (1208) ;
                                        (1209) ;
                                        (1210) ;  RETURNS:     None
                                        (1211) ;
                                        (1212) ;  SIDE EFFECTS:
                                        (1213) ;    The A and X registers may be modified by this or future implementations
                                        (1214) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1215) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1216) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1217) ;    functions.
                                        (1218) ;          
                                        (1219) IF	(TOOLCHAIN & HITECH)
                                        (1220) TxArray:      set   0
                                        (1221) TxByteCount:  set  -2
                                        (1222) TxMode:       set  -3
                                        (1223) ELSE
                                        (1224) TxArray:      equ   0
                                        (1225) TxByteCount:  equ  -2
                                        (1226) TxMode:       equ  -3
                                        (1227) ENDIF
                                        (1228) 
                                        (1229)  I2CHW_1_bWriteBytes:
0578: 08       PUSH  A                  (1230)     push  A
                                        (1231) I2CMSCR_NotReady2Smm:
0579: 51 09    MOV   A,[0x9]            (1232)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
057B: 47 09 80 TST   [0x9],0x80         (1233)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1234)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (1235)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1236)           ;For multi master operations, a pening start or restart
                                        (1237)           ;request might be OK, the master might be waiting to
                                        (1238)           ;acquire the bus from another master
057E: BF FA    JNZ   0x0579             (1239)         jnz   I2CMSCR_NotReady2Smm
0580: 18       POP   A                  (1240)     pop   A
0581: 2E 09 80 OR    [0x9],0x80         (1241)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ; flag set here and cleared at end of ISR
0584: 64       ASL   A                  (1242)     asl   A                                                ; Shift address to the left to make
                                        (1243)                                                            ; a complete byte with the R/W bit.
                                        (1244)                                                            ; The ASL takes care of clearing bit 0.
0585: 55 07 00 MOV   [0x7],0x0          (1245)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
0588: 53 08    MOV   [0x8],A            (1246)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
058A: 60 D8    MOV   REG[0xD8],A        (1247)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
058C: 52 FD    MOV   A,[X-3]            (1248)     mov   A, [X+TxMode]                                                             ; place the TxMode in status so ISR can access it
058E: 53 07    MOV   [0x7],A            (1249)     mov   [I2CHW_1_bStatus],A
                                        (1250)     ;
                                        (1251)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (1252)         ;
0590: 10       PUSH  X                  (1253)         push   X                                                ;preserve since it's used later
0591: 77 FE    INC   [X-2]              (1254)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (1255)                                                                 ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
0593: 52 FE    MOV   A,[X-2]            (1256)         mov    A, [X+TxByteCount]                               ;get the write buf size
0595: 08       PUSH  A                  (1257)         push   A
0596: 08       PUSH  A                  (1258)         push   A                                                                                            ;this will be ignored
0597: 52 00    MOV   A,[X+0]            (1259)         mov    A, [X+TxArray]                                   ;get the write buf addr
0599: 08       PUSH  A                  (1260)         push   A
059A: 4F       MOV   X,SP               (1261)         mov    X, sp
059B: 79       DEC   X                  (1262)         dec    X
059C: 91 81    CALL  _I2CHW_1_InitRamRead(1263)         call  I2CHW_1_InitRamRead                          ;sets the addr and byte count to write to
059E: 38 FD    ADD   SP,0xFD            (1264)         add    SP, -3
05A0: 20       POP   X                  (1265)         pop    X                                                ;restore X to be used for the rest of this routine
                                        (1266)     ;and  [I2CHW_1_RsrcStatus],~I2C_READFLASH              ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (1267) 
                                        (1268) 
05A1: 51 08    MOV   A,[0x8]            (1269)     mov   A,[I2CHW_1_SlaveAddr]
05A3: 48 FD 01 TST   [X-3],0x1          (1270)     tst   [x+TxMode],I2CHW_1_RepStart
05A6: B0 0A    JNZ   0x05B1             (1271)     jnz   DoRestartTxSmm
05A8: 49 D7 01 TST   REG[0xD7],0x1      (1272)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
05AB: BF C9    JNZ   0x0575             (1273)     jnz   DoRestartRxSmm
05AD: 9F 0C    CALL  0x04BB             (1274)     call  I2C_DoStart                                      ; Send a start and address.
05AF: 80 03    JMP   0x05B3             (1275)     jmp   DoTxAckSmm
                                        (1276) DoRestartTxSmm:
05B1: 9E 7A    CALL  0x042D             (1277)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1278) DoTxAckSmm:
                                        (1279) 
                                        (1280) 
                                        (1281) ;WriteSlaveAck:
05B3: 7F       RET                      (1282)     ret
                                        (1283) 
                                        (1284) .ENDSECTION
                                        (1285) 
                                        (1286) .SECTION
                                        (1287) ;-----------------------------------------------------------------------------
                                        (1288) ;  FUNCTION NAME: I2CHW_1_bWriteCBytes
                                        (1289) ;
                                        (1290) ;  DESCRIPTION:
                                        (1291) ;    Write multiple data bits to slave device from ROM
                                        (1292) ;
                                        (1293) ;-----------------------------------------------------------------------------
                                        (1294) ;
                                        (1295) ;  ARGUMENTS:
                                        (1296) ;      A => Address of slave
                                        (1297) ;      X => Pointer to other arguments.
                                        (1298) ;     [x] => LSB of ROM Array address to put data in.
                                        (1299) ;   [X-1] => MSB of ROM Array address to put data in (ignorned)
                                        (1300) ;   [X-2] => Count of bytes to write.
                                        (1301) ;   [X-3] => Mode flags that allow the programmer to set flags
                                        (1302) ;            to determine if:
                                        (1303) ;               0x01 => Use RepeatStart instead of Start
                                        (1304) ;               0x02 => Don't send Stop
                                        (1305) ;
                                        (1306) ;  RETURNS:
                                        (1307) ;    None
                                        (1308) ;
                                        (1309) ;  SIDE EFFECTS:
                                        (1310) ;    The A and X registers may be modified by this or future implementations
                                        (1311) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1312) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1313) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1314) ;    functions.
                                        (1315) ;          
                                        (1316) IF	(TOOLCHAIN & HITECH)
                                        (1317) TxCArrayLSB:   set   0
                                        (1318) TxCArrayMSB:   set  -1
                                        (1319) TxCByteCount:  set  -2
                                        (1320) TxCMode:       set  -3
                                        (1321) ELSE
                                        (1322) TxCArrayLSB:   equ   0
                                        (1323) TxCArrayMSB:   equ  -1
                                        (1324) TxCByteCount:  equ  -2
                                        (1325) TxCMode:       equ  -3
                                        (1326) ENDIF
                                        (1327) 
                                        (1328)  I2CHW_1_bWriteCBytes:
05B4: 08       PUSH  A                  (1329)     push  A
                                        (1330) I2CMSCR_NotReady3Smm:
05B5: 51 09    MOV   A,[0x9]            (1331)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
05B7: 47 09 80 TST   [0x9],0x80         (1332)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (1333)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (1334)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (1335)           ;For multi master operations, a pening start or restart
                                        (1336)           ;request might be OK, the master might be waiting to
                                        (1337)           ;acquire the bus from another master
05BA: BF FA    JNZ   0x05B5             (1338)         jnz   I2CMSCR_NotReady3Smm
05BC: 18       POP   A                  (1339)     pop   A
05BD: 2E 09 80 OR    [0x9],0x80         (1340)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ;lag set here but cleared in ISRf
05C0: 64       ASL   A                  (1341)         asl   A                                                 ; Shift address to the left to make
                                        (1342)                                                            ; a complete byte with the R/W bit.
                                        (1343)                                                            ; The ASL takes care of clearing bit 0.
05C1: 55 07 00 MOV   [0x7],0x0          (1344)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
05C4: 53 08    MOV   [0x8],A            (1345)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
05C6: 60 D8    MOV   REG[0xD8],A        (1346)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
05C8: 52 FD    MOV   A,[X-3]            (1347)         mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
05CA: 53 07    MOV   [0x7],A            (1348)     mov   [I2CHW_1_bStatus],A
                                        (1349)     ;
                                        (1350)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (1351)         ;
05CC: 10       PUSH  X                  (1352)         push   X                                                ;preserve X since it's used later
05CD: 50 00    MOV   A,0x0              (1353)         mov    A, 0                                             ;get the write buf size (this is the hi order part)
05CF: 77 FE    INC   [X-2]              (1354)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
05D1: D0 02    JNC   0x05D4             (1355)         jnc     . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
05D3: 74       INC   A                  (1356)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
05D4: 08       PUSH  A                  (1357)         push   A
05D5: 52 FE    MOV   A,[X-2]            (1358)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
05D7: 08       PUSH  A                  (1359)         push   A
05D8: 52 FF    MOV   A,[X-1]            (1360)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
05DA: 08       PUSH  A                  (1361)         push   A                                                                                        ;this will be ignored
05DB: 52 00    MOV   A,[X+0]            (1362)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
05DD: 08       PUSH  A                  (1363)         push   A
05DE: 4F       MOV   X,SP               (1364)         mov    X, sp
05DF: 79       DEC   X                  (1365)         dec    X
05E0: 91 5F    CALL  _I2CHW_1_InitFlashRead(1366)         call  I2CHW_1_InitFlashRead                        ;sets the addr and byte count to write to
05E2: 38 FC    ADD   SP,0xFC            (1367)         add SP, -4
05E4: 20       POP   X                  (1368)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (1369)     ;or  [I2CHW_1_RsrcStatus],I2C_READFLASH
05E5: 51 08    MOV   A,[0x8]            (1370)     mov   A,[I2CHW_1_SlaveAddr]
05E7: 48 FD 01 TST   [X-3],0x1          (1371)     tst   [x+TxMode],I2CHW_1_RepStart                      ; Check if a Start or RepeatStart
05EA: B0 0A    JNZ   0x05F5             (1372)     jnz   DoCRestartTxSmm                                      ; should executed.
05EC: 49 D7 01 TST   REG[0xD7],0x1      (1373)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
05EF: BF 85    JNZ   0x0575             (1374)     jnz   DoRestartRxSmm
05F1: 9E C8    CALL  0x04BB             (1375)     call  I2C_DoStart                                      ; Send a start and address.
05F3: 80 03    JMP   0x05F7             (1376)     jmp   DoCTxAckSmm
                                        (1377) DoCRestartTxSmm:
05F5: 9E 36    CALL  0x042D             (1378)     call  I2CHW_1_DoBufferRepeatStart                           ; Send a repeat start and address.
                                        (1379) 
                                        (1380) DoCTxAckSmm:                                                   ; Test to see if Slave is ACKed
                                        (1381) 
                                        (1382) ;CWriteSlaveAck:
05F7: 7F       RET                      (1383)         ret
                                        (1384) 
                                        (1385) .ENDSECTION
                                        (1386) 
                                        (1387) 
                                        (1388) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (1389) 
                                        (1390) ; End of File I2CHW_1.asm
                                        (1391) 
                                        (1392) 
FILE: lib\i2chw_1int.asm                (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1INT.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CHW Master Interrupt Service Routine
                                        (0008) ;;  This is the interrupt service routine for the Single Master I2C function.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "I2CHW_1Common.inc"
                                        (0017) include "I2CHW_1Mstr.inc"
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) 
                                        (0023) export     I2CHW_1_Read_Count
                                        (0024) export    _I2CHW_1_Read_Count
                                        (0025) export     I2CHW_1_Write_Count
                                        (0026) export    _I2CHW_1_Write_Count
                                        (0027) 
                                        (0028) export    pI2CHW_1_Read_BufLO
                                        (0029) export   _pI2CHW_1_Read_BufLO
                                        (0030) export    pI2CHW_1_Write_BufLO
                                        (0031) export   _pI2CHW_1_Write_BufLO
                                        (0032) export    I2CHW_1_RsrcStatus
                                        (0033) export   _I2CHW_1_RsrcStatus
                                        (0034) export    I2CHW_1_SlaveAddr
                                        (0035) export   _I2CHW_1_SlaveAddr
                                        (0036) 
                                        (0037) ;-----------------------------------------------
                                        (0038) ; WARNING: The variables below are deprecated
                                        (0039) ; and have been replaced with Read_BufLO
                                        (0040) ; and Write_BufLO
                                        (0041) ;-----------------------------------------------
                                        (0042) export    pI2CHW_1_Read_Buf
                                        (0043) export   _pI2CHW_1_Read_Buf
                                        (0044) export    pI2CHW_1_Write_Buf
                                        (0045) export   _pI2CHW_1_Write_Buf
                                        (0046) ;-----------------------------------------------
                                        (0047) ; END WARNING
                                        (0048) ;-----------------------------------------------
                                        (0049)  
                                        (0050) area InterruptRAM(RAM, REL, CON)
                                        (0051) 
                                        (0052) ;-----------------------------------------------
                                        (0053) ; Variable Allocation
                                        (0054) ;-----------------------------------------------
                                        (0055) 
                                        (0056)   I2CHW_1_SlaveAddr:
                                        (0057)  _I2CHW_1_SlaveAddr:                         blk      1
                                        (0058)   I2CHW_1_RsrcStatus:
                                        (0059)  _I2CHW_1_RsrcStatus:                        blk     1
                                        (0060)   I2CHW_1_Write_Count:
                                        (0061)  _I2CHW_1_Write_Count:                       blk    1
                                        (0062) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0063) export    pI2CHW_1_Write_BufHI
                                        (0064) export   _pI2CHW_1_Write_BufHI
                                        (0065) 
                                        (0066)  pI2CHW_1_Write_BufHI:
                                        (0067) _pI2CHW_1_Write_BufHI:                       blk     1
                                        (0068) ENDIF
                                        (0069) ;-----------------------------------------------
                                        (0070) ; WARNING: The variable below is deprecated
                                        (0071) ; and has been replaced Write_BufLO
                                        (0072) ;-----------------------------------------------
                                        (0073)  pI2CHW_1_Write_Buf:
                                        (0074) _pI2CHW_1_Write_Buf:
                                        (0075) ;-----------------------------------------------
                                        (0076) ; END WARNING
                                        (0077) ;-----------------------------------------------
                                        (0078)  pI2CHW_1_Write_BufLO:
                                        (0079) _pI2CHW_1_Write_BufLO:                       blk      1
                                        (0080) 
                                        (0081) IF I2CHW_1_READ_FLASH
                                        (0082) export    pI2CHW_1_Read_BufHI
                                        (0083) export   _pI2CHW_1_Read_BufHI
                                        (0084) 
                                        (0085)  pI2CHW_1_Read_BufHI:
                                        (0086) _pI2CHW_1_Read_BufHI:                        blk     1
                                        (0087) ELSE
                                        (0088) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0089) export    pI2CHW_1_Read_BufHI
                                        (0090) export   _pI2CHW_1_Read_BufHI
                                        (0091) 
                                        (0092)  pI2CHW_1_Read_BufHI:
                                        (0093) _pI2CHW_1_Read_BufHI:                        blk     1
                                        (0094) ENDIF
                                        (0095) ENDIF
                                        (0096) 
                                        (0097) ;-----------------------------------------------
                                        (0098) ; WARNING: The variable below is deprecated
                                        (0099) ; and has been replaced Read_BufLO
                                        (0100) ;-----------------------------------------------
                                        (0101)  pI2CHW_1_Read_Buf:
                                        (0102) _pI2CHW_1_Read_Buf:
                                        (0103) ;-----------------------------------------------
                                        (0104) ; END WARNING
                                        (0105) ;-----------------------------------------------
                                        (0106)  pI2CHW_1_Read_BufLO:
                                        (0107) _pI2CHW_1_Read_BufLO:                        blk       1
                                        (0108) 
                                        (0109) IF I2CHW_1_READ_FLASH
                                        (0110) export    I2CHW_1_Read_CountHI
                                        (0111) export   _I2CHW_1_Read_CountHI
                                        (0112) 
                                        (0113)  I2CHW_1_Read_CountHI:
                                        (0114) _I2CHW_1_Read_CountHI:                       blk    1
                                        (0115) ENDIF
                                        (0116) 
                                        (0117)  I2CHW_1_Read_Count:
                                        (0118) _I2CHW_1_Read_Count:                         blk      1
                                        (0119) 
                                        (0120) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0121) ;---------------------------------------------------
                                        (0122) ; Insert your custom declarations below this banner
                                        (0123) ;---------------------------------------------------
                                        (0124) 
                                        (0125) ;------------------------
                                        (0126) ; Includes
                                        (0127) ;------------------------
                                        (0128) 
                                        (0129) 	
                                        (0130) ;------------------------
                                        (0131) ;  Constant Definitions
                                        (0132) ;------------------------
                                        (0133) 
                                        (0134) 
                                        (0135) ;------------------------
                                        (0136) ; Variable Allocation
                                        (0137) ;------------------------
                                        (0138) 
                                        (0139) 
                                        (0140) ;---------------------------------------------------
                                        (0141) ; Insert your custom declarations above this banner
                                        (0142) ;---------------------------------------------------
                                        (0143) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0144) 
                                        (0145) 
                                        (0146) 
                                        (0147) AREA UserModules (ROM, REL)
                                        (0148) 
                                        (0149) 
                                        (0150) export _I2CHW_1_ISR
                                        (0151) ;;****************************************************
                                        (0152) ;; I2C_MASTER  main entry point from vector 60h
                                        (0153) ;;
                                        (0154) ;;****************************************************
                                        (0155) 
                                        (0156) 
                                        (0157) _I2CHW_1_ISR:
05F8: 08       PUSH  A                  (0158)     push A
05F9: 10       PUSH  X                  (0159)     push X
                                        (0160) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0161)     REG_PRESERVE IDX_PP
                                        (0162) ENDIF
                                        (0163)     
                                        (0164)     ; Stop trap is not recommended because the stop bit cannot be cleared
                                        (0165)     ; User may choose to enable it
                                        (0166)     ; Add code to handle stop condition here
                                        (0167) 
05FA: 49 D7 08 TST   REG[0xD7],0x8      (0168)     tst reg[I2CHW_1_SCR], I2C_ADDRIN
05FD: A0 15    JZ    0x0613             (0169)     jz DataState
                                        (0170)     ;test for a start condition sent out, or bus error, ack from slave, or (lost arb & addr)
                                        (0171) AddrState:
05FF: 49 D9 01 TST   REG[0xD9],0x1      (0172)     tst reg[I2CHW_1_MSCR], I2CM_SNDSTRT
0602: B0 26    JNZ   0x0629             (0173)     jnz NoStart
0604: 49 D7 02 TST   REG[0xD7],0x2      (0174)     tst reg[I2CHW_1_SCR], ( I2C_LST_BIT )                  ;must be a zero or no slave answered
0607: B0 18    JNZ   0x0620             (0175)     jnz SlaveAddrNAK
                                        (0176)                                                            ;slave must have acked here
                                        (0177)                                                            
0609: 47 08 01 TST   [0x8],0x1          (0178)     tst [I2CHW_1_SlaveAddr], 01                            ;bit 0 = 1 then read (from slave and put it in RAM,
                                        (0179)                                                            ;bit 0 = 0 then write to slave and get it from RAM or Flash
060C: B0 22    JNZ   0x062F             (0180)     jnz I2C_ReadSlave1stByte                               ;bit 0 was 1
060E: 80 80    JMP   0x068F             (0181)     jmp I2C_WriteSlave1stByte                              ;bit 0 was 0
                                        (0182) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0183)     REG_RESTORE IDX_PP
                                        (0184) ENDIF
0610: 20       POP   X                  (0185)     pop X
0611: 18       POP   A                  (0186)     pop A
0612: 7E       RETI                     (0187)     reti
                                        (0188) 
                                        (0189) DataState:
0613: 2E 09 80 OR    [0x9],0x80         (0190)     or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
0616: 47 08 01 TST   [0x8],0x1          (0191)     tst [I2CHW_1_SlaveAddr], 01                            ;bit 0 = 1 then read, bit 0 = 0 then write
0619: B0 21    JNZ   0x063B             (0192)     jnz I2C_ReadSlave                                      ;bit 0 was 1
                                        (0193) 
                                        (0194) StillDataToWrite:
061B: 80 79    JMP   0x0695             (0195)     jmp I2C_WriteSlave                                     ;bit 0 was 0
                                        (0196) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0197)     REG_RESTORE IDX_PP
                                        (0198) ENDIF
061D: 20       POP   X                  (0199)     pop X
061E: 18       POP   A                  (0200)     pop A
061F: 7E       RETI                     (0201)     reti
0620: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0202) 
                                        (0203) 
                                        (0204) SlaveAddrNAK:
                                        (0205)     ;;
                                        (0206)     ;; all there is to do here is to return, the slave didn't respond so it's not there or needs
                                        (0207)     ;; to be tried later.
                                        (0208)     ;;
                                        (0209) ;@PSoC_UserCode_BODY4@ (Do not change this line.)
                                        (0210) ;---------------------------------------------------
                                        (0211) ; Insert your custom code below this banner
                                        (0212) ; to modify the way a NAK from a slave is handled
                                        (0213) ; possibly set a user defined status
                                        (0214) ;---------------------------------------------------
                                        (0215) 
                                        (0216) ;********************************************************
                                        (0217) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0218) ;********************************************************
                                        (0219) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0220) ;
                                        (0221) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0222) ;
                                        (0223)     SetI2CHW_1_SCR 0     ;sets the tx/rx bit to receive, generates a stop without sending any data
                                        (0224) 
0623: 26 09 7F AND   [0x9],0x7F         (0225)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0226) 
                                        (0227) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0228)     REG_RESTORE IDX_PP
                                        (0229) ENDIF
0626: 20       POP   X                  (0230)     pop X
0627: 18       POP   A                  (0231)     pop A
0628: 7E       RETI                     (0232)     reti
                                        (0233) 
                                        (0234) NoStart:
                                        (0235)     ;here might test loss of arbitration and the presence of an address bit indicating that the
                                        (0236)     ;Master is being addressed as a slave.
                                        (0237)     ;;
                                        (0238)     ;; there may be a need to indicate that there was a Master transmission
                                        (0239)     ;; failure or an unsuccessful attempt.
                                        (0240)     ;;
0629: 26 09 7F AND   [0x9],0x7F         (0241)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0242) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0243)     REG_RESTORE IDX_PP
                                        (0244) ENDIF
062C: 20       POP   X                  (0245)     pop X
062D: 18       POP   A                  (0246)     pop A
062E: 7E       RETI                     (0247)     reti
                                        (0248) 
                                        (0249) I2C_ReadSlave1stByte:
062F: 2E 09 80 OR    [0x9],0x80         (0250)     or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
0632: 26 09 FB AND   [0x9],0xFB         (0251)     and [I2CHW_1_RsrcStatus], ~I2CHW_RD_COMPLETE
0635: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0252) 
                                        (0253) ;read normal data in from slave immediately after the address is sent, there is no data to read
                                        (0254) ;but the bus is stalled at byte complete
                                        (0255) 
                                        (0256) ;
                                        (0257) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0258) ;
                                        (0259)     SetI2CHW_1_SCR 0     ;sets the tx/rx bit to receive, and clocks a byte in
                                        (0260) 
                                        (0261) 
                                        (0262) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0263)     REG_RESTORE IDX_PP
                                        (0264) ENDIF
0638: 20       POP   X                  (0265)     pop X
0639: 18       POP   A                  (0266)     pop A
063A: 7E       RETI                     (0267)     reti
                                        (0268) 
                                        (0269) I2C_ReadSlave:                                             ;this is just a normal read
                                        (0270) 
                                        (0271) 
                                        (0272) ;;code snipped from old SW I2C below
                                        (0273) ;
                                        (0274) ; MASTER READ from SLAVE
                                        (0275) ; (and writing to it's own RAM--Write_Buf and Write_Cnt)
                                        (0276) ;
                                        (0277) ;@PSoC_UserCode_BODY1_V1.2@ (Do not change this line.)
                                        (0278) ;---------------------------------------------------
                                        (0279) ; Insert your custom code below this banner
                                        (0280) ;---------------------------------------------------
                                        (0281) 
                                        (0282) ;********************************************************
                                        (0283) ; By modifying the section from here down to the next comment block
                                        (0284) ; a user could process data for a custom I2C Master Read (write to RAM) application
                                        (0285) ; NOTE: I2C handshakes (ACK/NAK may be effected by any introduced bugs)
                                        (0286) ;********************************************************
063B: 47 07 04 TST   [0x7],0x4          (0287)    tst   [I2CHW_1_bStatus], fI2C_NAKnextWr
063E: B0 14    JNZ   0x0653             (0288)    jnz   InStoreData
                                        (0289)    ;
                                        (0290)    ;process write data here
                                        (0291)    ;
0640: 7A 0A    DEC   [0xA]              (0292)    dec   [I2CHW_1_Write_Count]
0642: C0 3D    JC    0x0680             (0293)    jc    CompleteRDXfer                                              ; carry set if value became -1
                                        (0294)    ;jz    InStoreData                                                                                             ;In theory overflow cant happen but stop the transaction anyway.
0644: 3C 0A 00 CMP   [0xA],0x0          (0295)    cmp   [I2CHW_1_Write_Count], 00                                   ;set nak flag, dec count, and store data
0647: A0 03    JZ    0x064B             (0296)    jz    InNakNextByte
0649: 80 06    JMP   0x0650             (0297)    jmp   InNotBufEnd
                                        (0298) InNakNextByte:                                                       ;set the nakflag in I2CHW_1_bStatus
064B: 2E 07 04 OR    [0x7],0x4          (0299)    or    [I2CHW_1_bStatus], fI2C_NAKnextWr
064E: 80 04    JMP   0x0653             (0300)    jmp   InStoreData
                                        (0301) InNotBufEnd:
0650: 26 07 FB AND   [0x7],0xFB         (0302)    and   [I2CHW_1_bStatus], ~fI2C_NAKnextWr                          ;clear the nak flag in case it was set from a previous operation
                                        (0303) InStoreData:
                                        (0304)    ;This is the ONLY place this bit is set  This bit should never be cleared by the isr ONLY by the API ClrWrStatus()
0653: 2E 09 10 OR    [0x9],0x10         (0305)    or    [I2CHW_1_RsrcStatus], I2CHW_WR_NOERR                        ;set current status
                                        (0306) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0307)    mov   A, [pI2CHW_1_Write_BufHI]
                                        (0308) ENDIF
                                        (0309)    RAM_SETPAGE_IDX A
0656: 58 0B    MOV   X,[0xB]            (0310)    mov   X, [pI2CHW_1_Write_BufLO]
0658: 5D D8    MOV   A,REG[0xD8]        (0311)    mov   A, reg[I2CHW_1_DR]
                                        (0312)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
065A: 54 00    MOV   [X+0],A            (0313)    mov   [X], A
                                        (0314)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
065C: 76 0B    INC   [0xB]              (0315)    inc   [pI2CHW_1_Write_BufLO]
                                        (0316) 
065E: 47 07 04 TST   [0x7],0x4          (0317)    tst   [I2CHW_1_bStatus], fI2C_NAKnextWr
0661: B0 07    JNZ   0x0669             (0318)    jnz   NAK_this_one
0663: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0319) 
                                        (0320) ;********************************************************
                                        (0321) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0322) ;********************************************************
                                        (0323) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0324) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0325) 
                                        (0326) ;
                                        (0327) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0328) ;
                                        (0329)     SetI2CHW_1_SCR I2C_ACKOUT                                        ;send Ack
                                        (0330) 
                                        (0331) 
                                        (0332) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0333)     REG_RESTORE IDX_PP
                                        (0334) ENDIF
0666: 20       POP   X                  (0335)     pop X
0667: 18       POP   A                  (0336)     pop A
0668: 7E       RETI                     (0337)     reti
                                        (0338) 
                                        (0339) NAK_this_one:
                                        (0340) 
0669: 26 07 FB AND   [0x7],0xFB         (0341)     and  [I2CHW_1_bStatus], ~fI2C_NAKnextWr
                                        (0342) 
                                        (0343)     ; *****
                                        (0344)     ; here we may need to look at the mode that this was called under
                                        (0345)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0346)     ; ******
066C: 26 09 F8 AND   [0x9],0xF8         (0347)     and   [I2CHW_1_RsrcStatus], ~0x07                                ;clear the read status bits
066F: 2E 09 01 OR    [0x9],0x1          (0348)     or    [I2CHW_1_RsrcStatus], I2CHW_RD_NOERR
0672: 2E 09 04 OR    [0x9],0x4          (0349)     or    [I2CHW_1_RsrcStatus], I2CHW_RD_COMPLETE
                                        (0350) 
0675: 26 07 03 AND   [0x7],0x3          (0351)     and [I2CHW_1_bStatus], (I2CHW_1_RepStart | I2CHW_1_NoStop)
0678: A0 07    JZ    0x0680             (0352)     jz      CompleteRDXfer
067A: 26 09 7F AND   [0x9],0x7F         (0353)     and   [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0354) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0355)     REG_RESTORE IDX_PP
                                        (0356) ENDIF
067D: 20       POP   X                  (0357)     pop X
067E: 18       POP   A                  (0358)     pop A
067F: 7E       RETI                     (0359)     reti
0680: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0360)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0361)     ;The NAK (not I2C_SNDACK) bit in I2C_SCR below will automatically generate a stop
                                        (0362) 
                                        (0363) CompleteRDXfer:
                                        (0364) 
                                        (0365) ;
                                        (0366) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0367) ;
                                        (0368)     SetI2CHW_1_SCR 0                                                 ;send Ack
                                        (0369) 
                                        (0370) 
0683: 26 09 7F AND   [0x9],0x7F         (0371)     and   [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0372) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0373)     REG_RESTORE IDX_PP
                                        (0374) ENDIF
0686: 20       POP   X                  (0375)     pop X
0687: 18       POP   A                  (0376)     pop A
0688: 7E       RETI                     (0377)     reti                                                             ;return and wait for the next interrupt (on data)
0689: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0378) 
                                        (0379) AckTheRead:
                                        (0380) 
                                        (0381) ;
                                        (0382) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0383) ;
                                        (0384)     SetI2CHW_1_SCR I2C_ACKOUT                                        ;send Ack
                                        (0385) 
                                        (0386) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0387)     REG_RESTORE IDX_PP
                                        (0388) ENDIF
068C: 20       POP   X                  (0389)     pop X
068D: 18       POP   A                  (0390)     pop A
068E: 7E       RETI                     (0391)     reti
                                        (0392) 
                                        (0393) 
                                        (0394) I2C_WriteSlave1stByte:
                                        (0395) ;write normal data to slave
068F: 26 09 BF AND   [0x9],0xBF         (0396)     and [I2CHW_1_RsrcStatus], ~I2CHW_WR_COMPLETE
0692: 2E 09 80 OR    [0x9],0x80         (0397)     or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0398) 
                                        (0399) 
                                        (0400) I2C_WriteSlave:
                                        (0401) 
0695: 49 D7 02 TST   REG[0xD7],0x2      (0402)     tst reg[I2CHW_1_SCR], ( I2C_LST_BIT )                  ;must be a zero or no slave answered
0698: B0 37    JNZ   0x06D0             (0403)     jnz SlaveDataNAK
069A: 50 04    MOV   A,0x4              (0404)     mov A, (I2C_TX)
069C: 08       PUSH  A                  (0405)     push A
                                        (0406) 
                                        (0407) ;
                                        (0408) ;MASTER is WRITING TO SLAVE (& reading data from ram or flash buffer)
                                        (0409) ;
                                        (0410) ;;code snipped from SW I2C below
                                        (0411) 
                                        (0412) I2C_ObtainOutData:
                                        (0413) 
                                        (0414) 
                                        (0415) ;********************************************************
                                        (0416) ; here we need to get the next data to output (master-read)
                                        (0417) ; also set the status byte for use on exit
                                        (0418) ;********************************************************
                                        (0419) IF I2CHW_1_READ_FLASH
                                        (0420) ;@PSoC_UserCode_BODY2_V1.2@ (Do not change this line.)
                                        (0421) ;---------------------------------------------------
                                        (0422) ; Insert your custom code below this banner
                                        (0423) ; to modify the way a master might read non-volitile data
                                        (0424) ; to send.
                                        (0425) ;---------------------------------------------------
                                        (0426) 
                                        (0427)     tst  [I2CHW_1_RsrcStatus],I2CHW_READFLASH
                                        (0428)     jz   ReadOutData
                                        (0429) 
                                        (0430)     ;
                                        (0431)     ;get the data
                                        (0432)     ;
                                        (0433)     mov  X, [pI2CHW_1_Read_BufLO]
                                        (0434)     mov  A, [pI2CHW_1_Read_BufHI]
                                        (0435)     romx
                                        (0436)     mov  reg[I2CHW_1_DR],A
                                        (0437)     dec  [I2CHW_1_Read_Count]                                        ;calc addr lsb
                                        (0438)     jnc  NoDecHighCount
                                        (0439)     dec  [I2CHW_1_Read_CountHI]
                                        (0440) 
                                        (0441)     jc   MstrWRComplete
                                        (0442) 
                                        (0443) NoDecHighCount:
                                        (0444) 
                                        (0445)     inc  [pI2CHW_1_Read_BufLO]                                       ;set the next flash address to read
                                        (0446)     jnc  NoIncHiAddr
                                        (0447)     inc  [pI2CHW_1_Read_BufHI]
                                        (0448) NoIncHiAddr:
                                        (0449)    jmp   I2CNormalOutput
                                        (0450) ;
                                        (0451) ;****** THERE SHOULD BE NO WAY TO REACH THIS STATE WE'LL JUST TERMINATE THE ACTIVITY SINCE WERE THE MASTER
                                        (0452) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0453) ;
                                        (0454) ;FlashRdOverflow:
                                        (0455)     ;deal with the over flow cond by resending last data byte (dec the low addr)
                                        (0456) 
                                        (0457) ;   or    [I2CHW_1_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0458) ;                                                                      ;set count back to 0
                                        (0459) ;   mov   [I2CHW_1_Read_CountHI], 0                                  ;functionally the same as incrementing ffff and less instructions
                                        (0460) ;   mov   [I2CHW_1_Read_Count], 0
                                        (0461) ;   jmp   I2CNormalRead
                                        (0462) 
                                        (0463) ;---------------------------------------------------
                                        (0464) ; Insert your custom code above this banner
                                        (0465) ;---------------------------------------------------
                                        (0466) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0467) 
                                        (0468) ENDIF
                                        (0469) ;@PSoC_UserCode_BODY3@ (Do not change this line.)
                                        (0470) ;---------------------------------------------------
                                        (0471) ; Insert your custom code below this banner
                                        (0472) ; to modify the way a master might read RAM data to send
                                        (0473) ; to an I2C device
                                        (0474) ; By replacing the section from here down to the next block
                                        (0475) ; a user could process data for a custom I2C READ application
                                        (0476) ;---------------------------------------------------
                                        (0477) ReadOutData:
                                        (0478)    ;read the current data byte
                                        (0479) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0480)    mov   A, [pI2CHW_1_Read_BufHI]
                                        (0481) ENDIF
                                        (0482)    RAM_SETPAGE_IDX A
069D: 58 0C    MOV   X,[0xC]            (0483)    mov   X, [pI2CHW_1_Read_BufLO]
                                        (0484)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
069F: 52 00    MOV   A,[X+0]            (0485)    mov   A, [X]
                                        (0486)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
06A1: 60 D8    MOV   REG[0xD8],A        (0487)    mov   reg[I2CHW_1_DR], A
06A3: 7A 0D    DEC   [0xD]              (0488)    dec   [I2CHW_1_Read_Count]
                                        (0489) 
06A5: C0 0B    JC    0x06B1             (0490)    jc    MstrWRComplete
06A7: 76 0C    INC   [0xC]              (0491)    inc   [pI2CHW_1_Read_BufLO]
06A9: 80 01    JMP   0x06AB             (0492)    jmp   I2CNormalOutput
                                        (0493) ;
                                        (0494) ;ram read overflow detected here, just resend the last location in the buffer
                                        (0495) ;
                                        (0496) ;********        THERE SHOULD BE NO WAY TO OVERFLOW FOR THIS CASE
                                        (0497) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0498) ;
                                        (0499) ;RamRDOverflow:
                                        (0500) ;   or    [I2CHW_1_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0501) ;   inc   [I2CHW_1_Read_Count]                                       ; set back to zero
                                        (0502) 
                                        (0503) ;---------------------------------------------------
                                        (0504) ; End user I2C MASTER WRITE TO SLAVE /READ buffer customization section
                                        (0505) ; Insert your custom code above this banner
                                        (0506) ;---------------------------------------------------
                                        (0507) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0508) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0509) I2CNormalOutput:
                                        (0510) 
                                        (0511)     ;load the bits to set in the I2C_ISR from the stack, The proper bit pattern was previously determined
                                        (0512)     ;and place there based on whether or not the previous transmission was our I2C address.
06AB: 18       POP   A                  (0513)     pop   A
06AC: 60 D7    MOV   REG[0xD7],A        
                                        (0514) 
                                        (0515) ;
                                        (0516) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0517) ;
                                        (0518)     SetI2CHW_1_SCR A                                                 ;Sets the I2C_TX bit in the I2C_SCR reg.
                                        (0519) 
                                        (0520) 
                                        (0521) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0522)     REG_RESTORE IDX_PP
                                        (0523) ENDIF
06AE: 20       POP   X                  (0524)     pop X
06AF: 18       POP   A                  (0525)     pop A
06B0: 7E       RETI                     (0526)     reti ;return and wait for the next interrupt (on data)
                                        (0527) 
                                        (0528) MstrWRComplete:
06B1: 26 09 8F AND   [0x9],0x8F         (0529)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the write status bits
06B4: 2E 09 40 OR    [0x9],0x40         (0530)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_COMPLETE
06B7: 2E 09 10 OR    [0x9],0x10         (0531)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_NOERR
                                        (0532) 
                                        (0533)     ; *****
                                        (0534)     ; here we may need to look at the mode that this was called under
                                        (0535)     ; what does the user want done on the last byte.  Could be a send restart...
                                        (0536)     ; ******
06BA: 26 07 03 AND   [0x7],0x3          (0537)     and [I2CHW_1_bStatus], (I2CHW_1_RepStart | I2CHW_1_NoStop)
06BD: A0 08    JZ    0x06C6             (0538)     jz      CompleteWRXfer
06BF: 18       POP   A                  (0539)     pop  A                                                           ;clear the stack for return
06C0: 26 09 7F AND   [0x9],0x7F         (0540)     and  [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0541) 
                                        (0542) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0543)     REG_RESTORE IDX_PP
                                        (0544) ENDIF
06C3: 20       POP   X                  (0545)     pop X
06C4: 18       POP   A                  (0546)     pop A
06C5: 7E       RETI                     (0547)     reti
                                        (0548)     ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0549)     ; The release of the I2C_TX bit in I2C_SCR below will automatically generate a stop
                                        (0550) 
                                        (0551) CompleteWRXfer:
                                        (0552) 
06C6: 18       POP   A                  (0553)     pop   A
06C7: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0554) 
                                        (0555) ;
                                        (0556) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0557) ;
                                        (0558)     SetI2CHW_1_SCR 0                                                 ;this will release the bus and generate a stop condition
                                        (0559) 
06CA: 26 09 7F AND   [0x9],0x7F         (0560)    and  [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0561) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0562)    REG_RESTORE IDX_PP
                                        (0563) ENDIF
06CD: 20       POP   X                  (0564)    pop X
06CE: 18       POP   A                  (0565)    pop A
06CF: 7E       RETI                     (0566)    reti
                                        (0567) 
                                        (0568) SlaveDataNAK:
                                        (0569) ;must also fix up the data buffer.  While it is marginally safe to nak a byte as a slave and 
                                        (0570) ;store it.  It is NEVER safe as a master to notice that a written byte has been nak'ed by a 
                                        (0571) ;slave and fail to resend it.
                                        (0572) ;this piece of code fixes up the count and buffer that the master is using to get data from
                                        (0573) ;to re-transmit the byte when the next master write is done.
06D0: 76 0D    INC   [0xD]              (0574)     inc  [I2CHW_1_Read_Count]                          ;calc addr lsb
                                        (0575) IF I2CHW_1_READ_FLASH
                                        (0576)     jnc  NoIncHighCount
                                        (0577)     inc  [I2CHW_1_Read_CountHI]
                                        (0578) 
                                        (0579) NoIncHighCount:
                                        (0580) ENDIF
06D2: 7A 0C    DEC   [0xC]              (0581)     dec  [pI2CHW_1_Read_BufLO]                         ;set the next flash address to read
06D4: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0582) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0583)     jnc  NoDecHiAddr
                                        (0584)     dec  [pI2CHW_1_Read_BufHI]
                                        (0585) NoDecHiAddr:
                                        (0586) ELSE
                                        (0587) IF I2CHW_1_READ_FLASH
                                        (0588)     jnc  NoDecHiCAddr
                                        (0589)     dec  [pI2CHW_1_Read_BufHI]
                                        (0590) NoDecHiCAddr:
                                        (0591) ENDIF
                                        (0592) ENDIF
                                        (0593) 
                                        (0594) ;;
                                        (0595) ;; all there is to do here is to return & set status, the slave didn't want any more data
                                        (0596) ;;
                                        (0597) ; no pop needed because the nak is detected before the push happens above
                                        (0598) 
                                        (0599) ;
                                        (0600) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0601) ;
                                        (0602)     SetI2CHW_1_SCR 0                                                 ;this will release the bus and generate a stop condition
                                        (0603) 
06D7: 26 09 7F AND   [0x9],0x7F         (0604)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
06DA: 26 09 8F AND   [0x9],0x8F         (0605)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the write status bits
06DD: 2E 09 40 OR    [0x9],0x40         (0606)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_COMPLETE
06E0: 2E 09 20 OR    [0x9],0x20         (0607)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_OVERFLOW
                                        (0608) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0609)     REG_RESTORE IDX_PP
                                        (0610) ENDIF
06E3: 20       POP   X                  (0611)     pop X
06E4: 18       POP   A                  (0612)     pop A
06E5: 7E       RETI                     (0613)    reti
                                        (0614) 
                                        (0615) STOPTRAP:
                                        (0616)     ;
                                        (0617)     ;   If interrupt on STOP condition is enabled:
                                        (0618)     ;   Add user code to process stop (not recommended becuase I2C bus is NOT stalled and ISR
                                        (0619)     ;   may block reception of ongoing transactions/addresses
                                        (0620)     ;   STOP condition is never detected when a repeat start is used by the master.
                                        (0621)     ;
06E6: 26 09 7F AND   [0x9],0x7F         (0622)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0623) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0624)     REG_RESTORE IDX_PP
                                        (0625) ENDIF
06E9: 20       POP   X                  (0626)     pop X
06EA: 18       POP   A                  (0627)     pop A
06EB: 7E       RETI                     (0628)     reti
                                        (0629) 
                                        (0630) ; end of file I2CHW_1INT.asm
FILE: lib\i2chw_1common.asm             (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1Common.asm
                                        (0004) ;;   Version: 2.00, Updated on 2015/3/4 at 22:26:25
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ; include instance specific register definitions
                                        (0028) ;-----------------------------------------------
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) ;-------------------------------------------------------------------
                                        (0034) ;  Declare the functions global for both assembler and C compiler.
                                        (0035) ;
                                        (0036) ;  Note that there are two names for each API. First name is
                                        (0037) ;  assembler reference. Name with underscore is name refence for
                                        (0038) ;  C compiler.  Calling function in C source code does not require
                                        (0039) ;  the underscore.
                                        (0040) ;-------------------------------------------------------------------
                                        (0041) 
                                        (0042) export    I2CHW_1_InitWrite
                                        (0043) export   _I2CHW_1_InitWrite
                                        (0044) export    I2CHW_1_InitRamRead
                                        (0045) export   _I2CHW_1_InitRamRead
                                        (0046) export    I2CHW_1_InitFlashRead
                                        (0047) export   _I2CHW_1_InitFlashRead
                                        (0048) export    I2CHW_1_bReadI2CStatus
                                        (0049) export   _I2CHW_1_bReadI2CStatus
                                        (0050) export    I2CHW_1_ClrRdStatus
                                        (0051) export   _I2CHW_1_ClrRdStatus
                                        (0052) export    I2CHW_1_ClrWrStatus
                                        (0053) export   _I2CHW_1_ClrWrStatus
                                        (0054) 
                                        (0055) 
                                        (0056) AREA UserModules (ROM, REL)
                                        (0057) 
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: I2CHW_1_InitWrite
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Initializes a data buffer pointer for the slave to use to deposit data, and
                                        (0065) ;     zeroes the value of a count byte for the same buffer.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:  [SP-5]   -- count of bytes to write
                                        (0070) ;              [SP-4]   -- Hi order part of address Wrbuf
                                        (0071) ;              [SP-3]   -- Low order part of the address Wrbuf 
                                        (0072) ;
                                        (0073) ;  RETURNS:  none
                                        (0074) ;
                                        (0075) ;    Write Status bits are cleared
                                        (0076) ;
                                        (0077) ;  SIDE EFFECTS:
                                        (0078) ;    The A and X registers may be modified by this or future implementations
                                        (0079) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0080) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0081) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0082) ;    functions.
                                        (0083) ;          
                                        (0084) ;    Currently only the page pointer registers listed below are modified: 
                                        (0085) ;          CUR_PP
                                        (0086) ;
                                        (0087) ;    Write Status bits are cleared
                                        (0088) ;
                                        (0089) ;  THEORY of OPERATION or PROCEDURE:
                                        (0090) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0091) ;     the accumulator.  X register is the low order pointer.
                                        (0092) ;     IF a one byte buffer is established, set a flag to NAK the first written data byte.
                                        (0093) ;
                                        (0094) 
                                        (0095)  I2CHW_1_InitWrite:
                                        (0096) _I2CHW_1_InitWrite:
                                        (0097) 
                                        (0098) WrCnt:   equ -5
                                        (0099) WrBufHi: equ -4
                                        (0100) WrBufLo: equ -3
                                        (0101) 
                                        (0102) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0103)     RAM_PROLOGUE RAM_USE_CLASS_2
06EC: 10       PUSH  X                  (0104) 	push  X
06ED: 4F       MOV   X,SP               (0105) 	mov   X, SP
06EE: 79       DEC   X                  (0106)     dec   X                                                          ;set up the pointer for correct param access
06EF: 08       PUSH  A                  (0107)     push  A
06F0: 5D DE    MOV   A,REG[0xDE]        (0108)     mov   A, reg[I2CHW_1_INT_REG]
06F2: 08       PUSH  A                  (0109)     push  A                                                           ;preserve flags prior to disabling int
06F3: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0110)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0111) 
                                        (0112)     RAM_SETPAGE_CUR >I2CHW_1_bStatus						                           ;Set the Page Pointer for LMM
06F6: 26 07 FB AND   [0x7],0xFB         (0113)     and    [I2CHW_1_bStatus], ~fI2C_NAKnextWr                        ;reset the nak-next-written-byte flag.
                                        (0114) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0115)     mov   A, [X + WrBufHi]                                           ;move wrbuf addr to A
                                        (0116)     mov   [pI2CHW_1_Write_BufHI], A
                                        (0117) ENDIF
06F9: 52 FD    MOV   A,[X-3]            (0118)     mov   A, [X + WrBufLo]                                           ;move wrbuf addr to A
06FB: 53 0B    MOV   [0xB],A            (0119)     mov   [pI2CHW_1_Write_BufLO], A
06FD: 52 FB    MOV   A,[X-5]            (0120)     mov   A, [X + WrCnt]                                               ;move Write_count to A
06FF: 53 0A    MOV   [0xA],A            (0121)     mov   [I2CHW_1_Write_Count], A
0701: 39 01    CMP   A,0x1              (0122)     cmp   A, 01                                                        ;if data buffer is one byte long or less
0703: A0 08    JZ    0x070C             (0123)     jz    I2CHW_1_SetNak
0705: C0 06    JC    0x070C             (0124)     jc    I2CHW_1_SetNak
0707: 26 09 8F AND   [0x9],0x8F         (0125)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the 0x10, 0x20 (Write status bits)
070A: 80 09    JMP   0x0714             (0126)     jmp   I2Cs_1_ResetFlgs
                                        (0127) 
                                        (0128) I2CHW_1_SetNak:
070C: 2E 07 04 OR    [0x7],0x4          (0129)     or    [I2CHW_1_bStatus], fI2C_NAKnextWr                          ;set the nak-next-written-byte flag.
070F: 26 09 8F AND   [0x9],0x8F         (0130)     and   [I2CHW_1_RsrcStatus], ~0x70                                ; clear the 0x10, 0x20 (Write status bits)
0712: 80 01    JMP   0x0714             (0131)     jmp   I2Cs_1_ResetFlgs
                                        (0132) 
                                        (0133) I2Cs_1_ResetFlgs:
0714: 18       POP   A                  (0134)     pop A
0715: 21 01    AND   A,0x1              (0135)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
0717: A0 04    JZ    0x071C             (0136)     jz  . + 5
0719: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0137)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
071C: 18       POP   A                  (0138)     pop A
071D: 20       POP   X                  (0139)     pop X
                                        (0140) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0141)     RAM_EPILOGUE RAM_USE_CLASS_2
071E: 7F       RET                      (0142)     ret
                                        (0143) 
                                        (0144) .ENDSECTION
                                        (0145) 
                                        (0146) .SECTION
                                        (0147) ;-----------------------------------------------------------------------------
                                        (0148) ;  FUNCTION NAME: I2CHW_1_InitRamRead
                                        (0149) ;
                                        (0150) ;  DESCRIPTION:
                                        (0151) ;     Initializes a data buffer pointer for the slave to use to retrieve data from,
                                        (0152) ;     and zeroes the value of a count byte for the same buffer.
                                        (0153) ;
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:  [SP-5]  -- count of bytes to read
                                        (0157) ;              [SP-4]  -- Hi order part of addr to ReadBuf
                                        (0158) ;              [SP-3]  -- Low order part of the address to ReadBuf
                                        (0159) ;
                                        (0160) ;  RETURNS: none
                                        (0161) ;
                                        (0162) ;  SIDE EFFECTS:
                                        (0163) ;    The A and X registers may be modified by this or future implementations
                                        (0164) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0165) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0166) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0167) ;    functions.
                                        (0168) ;          
                                        (0169) ;    Currently only the page pointer registers listed below are modified: 
                                        (0170) ;          CUR_PP
                                        (0171) ;
                                        (0172) ;     Read Status bits are cleared
                                        (0173) ;
                                        (0174) ;  THEORY of OPERATION or PROCEDURE:
                                        (0175) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0176) ;     the accumulator.  X register is the low order pointer.
                                        (0177) ;
                                        (0178) 
                                        (0179)  I2CHW_1_InitRamRead:
                                        (0180) _I2CHW_1_InitRamRead:
                                        (0181) 
                                        (0182) RdCnt:     equ   -5
                                        (0183) RdBufHi:   equ   -4
                                        (0184) RdBufLo:   equ   -3
                                        (0185) 
                                        (0186)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0187) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0188) 	RAM_SETPAGE_CUR >I2CHW_1_Read_Count
071F: 10       PUSH  X                  (0189)     push  X
0720: 4F       MOV   X,SP               (0190) 	mov   X, SP
0721: 79       DEC   X                  (0191)     dec   X                                                          ;set up the pointer for correct param access
0722: 08       PUSH  A                  (0192)     push  A
0723: 5D DE    MOV   A,REG[0xDE]        (0193)     mov   A, reg[I2CHW_1_INT_REG]
0725: 08       PUSH  A                  (0194)     push  A                                                            ;preserve flags prior to disabling int
0726: 41 DE FE AND   REG[0xDE],0xFE     
                                        (0195)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0196) 
                                        (0197) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0198)     mov   A, [X + RdBufHi]                                           ;move wrbuf addr to A
                                        (0199)     mov   [pI2CHW_1_Read_BufHI], A
                                        (0200) ENDIF
0729: 52 FD    MOV   A,[X-3]            (0201)     mov   A, [X + RdBufLo]                                             ; move rdbuf addr to A
072B: 53 0C    MOV   [0xC],A            (0202)     mov   [pI2CHW_1_Read_BufLO], A
072D: 52 FB    MOV   A,[X-5]            (0203)     mov   A, [X + RdCnt]                                               ; move RamRead_count to A
072F: 53 0D    MOV   [0xD],A            (0204)     mov   [I2CHW_1_Read_Count], A
0731: 7A 0D    DEC   [0xD]              (0205)     dec   [I2CHW_1_Read_Count]                                       ; since we decrement through zero...
0733: 26 09 F0 AND   [0x9],0xF0         (0206)     and   [I2CHW_1_RsrcStatus], ~0x0f                                ; clear the lower 4 (read status bits)
                                        (0207) 
0736: 18       POP   A                  (0208)     pop A
0737: 21 01    AND   A,0x1              (0209)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
0739: A0 04    JZ    0x073E             (0210)     jz  . + 5
073B: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0211)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
073E: 18       POP   A                  (0212)     pop A
073F: 20       POP   X                  (0213)     pop X
                                        (0214) 
                                        (0215)     RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0216)     RAM_EPILOGUE RAM_USE_CLASS_2
0740: 7F       RET                      (0217)     ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) .SECTION
                                        (0222) ;-----------------------------------------------------------------------------
                                        (0223) ;  FUNCTION NAME: I2CHW_1_InitFlashRead
                                        (0224) ;
                                        (0225) ;  DESCRIPTION:
                                        (0226) ;     Initializes a flash data buffer pointer for the slave to use to retrieve
                                        (0227) ;     data from, and zeroes the value of a count byte for the same buffer.
                                        (0228) ;
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:  [SP-6]   -- Hi order part of flash Read count
                                        (0232) ;              [SP-5]   -- Low order part of flashRead counts
                                        (0233) ;              [SP-4]   -- Hi order part of the flash buf address
                                        (0234) ;              [SP-3]   -- Lo order part of flash buf address
                                        (0235) ;
                                        (0236) ;  RETURNS:
                                        (0237) ;
                                        (0238) ;  SIDE EFFECTS:
                                        (0239) ;    The A and X registers may be modified by this or future implementations
                                        (0240) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0241) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0242) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0243) ;    functions.
                                        (0244) ;          
                                        (0245) ;    Currently only the page pointer registers listed below are modified: 
                                        (0246) ;          CUR_PP
                                        (0247) ;
                                        (0248) ;    Read Status bits are cleared
                                        (0249) ;
                                        (0250) ;  THEORY of OPERATION or PROCEDURE:
                                        (0251) ;     The C compiler will place the upper order address of the buffer in Acc.
                                        (0252) ;     X register is the low order pointer.  A user module parameter is used to conserve code
                                        (0253) ;     if flash buffers are un-needed.  The API call is left defined and capable of returning in
                                        (0254) ;     either case
                                        (0255) ;
                                        (0256)  I2CHW_1_InitFlashRead:
                                        (0257) _I2CHW_1_InitFlashRead:
                                        (0258) 
                                        (0259) FlRdCntHI:     equ   -6
                                        (0260) FlRdCntLO:     equ   -5
                                        (0261) FlBufAdrHI:    equ   -4
                                        (0262) FlBufAdrLO:    equ   -3
                                        (0263) 
                                        (0264) IF I2CHW_1_READ_FLASH
                                        (0265)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0266)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0267)     RAM_SETPAGE_CUR >pI2CHW_1_Read_BufLO   
                                        (0268) 	push  X
                                        (0269) 	mov   X, SP
                                        (0270)     dec   X                                                            ;set up the pointer for correct param access
                                        (0271)     push  A
                                        (0272)     mov   A, reg[I2CHW_1_INT_REG]
                                        (0273)     push  A                                                            ;preserve flags prior to disabling int
                                        (0274)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0275) 
                                        (0276)     mov   A, [X + FlBufAdrLO]                                          ; move flrdbuf LOaddr to A
                                        (0277)     mov   [pI2CHW_1_Read_BufLO], A
                                        (0278)     mov   A, [X + FlBufAdrHI]                                          ; move flrdbuf HIaddr to A
                                        (0279)     mov   [pI2CHW_1_Read_BufHI], A
                                        (0280)     mov   A, [X + FlRdCntLO]                                           ; move flrdbuf LOcount to A
                                        (0281)     mov   [I2CHW_1_Read_Count], A
                                        (0282)     mov   A, [X + FlRdCntHI]                                           ; move flrdbuf HIcount to A
                                        (0283)     mov   [I2CHW_1_Read_CountHI], A
                                        (0284) 
                                        (0285)     dec   [I2CHW_1_Read_Count]                                       ; since this will count throu zero
                                        (0286)     jnc    . + 4                                                       ; only Read_CountHI if Read_Count rolled to 0xff
                                        (0287)     dec   [I2CHW_1_Read_CountHI]
                                        (0288) 
                                        (0289)     and   [I2CHW_1_RsrcStatus], ~0x07                                ; clear the lower 3 (read status bits)
                                        (0290)     or    [I2CHW_1_RsrcStatus],I2CHW_READFLASH                       ; set the flash status bit
                                        (0291) 
                                        (0292)     pop A
                                        (0293)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
                                        (0294)     jz  . + 5
                                        (0295)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0296)     pop A
                                        (0297) 	pop X
                                        (0298)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0299) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0300) ENDIF
0741: 7F       RET                      (0301)     ret
                                        (0302) 
                                        (0303) .ENDSECTION
                                        (0304) 
                                        (0305) .SECTION
                                        (0306) ;-----------------------------------------------------------------------------
                                        (0307) ;  FUNCTION NAME: I2CHW_1_bReadI2CStatus
                                        (0308) ;
                                        (0309) ;  DESCRIPTION:
                                        (0310) ;     Returns the value in the the RsrcStatus variable.
                                        (0311) ;
                                        (0312) ;-----------------------------------------------------------------------------
                                        (0313) ;
                                        (0314) ;  ARGUMENTS:
                                        (0315) ;
                                        (0316) ;  RETURNS:
                                        (0317) ;     BYTE  bI2CStatus -  status data.  Use the following defined bits
                                        (0318) ;     returned in A.
                                        (0319) ;         I2CHW_RD_NOERR:                   equ 1
                                        (0320) ;         I2CHW_RD_OVERFLOW:                equ 2
                                        (0321) ;         I2CHW_RD_INCOMPLETE:              equ 4
                                        (0322) ;         I2CHW_READFLASH:                  equ 8
                                        (0323) ;         I2CHW_WR_NOERR:                   equ 10h
                                        (0324) ;         I2CHW_WR_OVERFLOW:                equ 20h
                                        (0325) ;         I2CHW_WR_COMPLETE:                equ 40h
                                        (0326) ;         I2CHW_ISR_ACTIVE:                 equ 80h
                                        (0327) ;
                                        (0328) ;  SIDE EFFECTS:
                                        (0329) ;    The A and X registers may be modified by this or future implementations
                                        (0330) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0331) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0332) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0333) ;    functions.
                                        (0334) ;          
                                        (0335) ;    Currently only the page pointer registers listed below are modified: 
                                        (0336) ;          CUR_PP
                                        (0337) ;          
                                        (0338)  I2CHW_1_bReadI2CStatus:
                                        (0339) _I2CHW_1_bReadI2CStatus:
                                        (0340)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0341) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0742: 51 09    MOV   A,[0x9]            (0342)     mov   A, [I2CHW_1_RsrcStatus]                                    ;return the status in A
                                        (0343)     RAM_EPILOGUE RAM_USE_CLASS_4
0744: 7F       RET                      (0344)     ret
                                        (0345) 
                                        (0346) .ENDSECTION
                                        (0347) 
                                        (0348) .SECTION
                                        (0349) ;-----------------------------------------------------------------------------
                                        (0350) ;  FUNCTION NAME: I2CHW_1_ClrRdStatus
                                        (0351) ;
                                        (0352) ;  DESCRIPTION:
                                        (0353) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0354) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0355) ;
                                        (0356) ;-----------------------------------------------------------------------------
                                        (0357) ;
                                        (0358) ;  ARGUMENTS: none
                                        (0359) ;
                                        (0360) ;  RETURNS: none
                                        (0361) ;
                                        (0362) ;  SIDE EFFECTS:
                                        (0363) ;    The A and X registers may be modified by this or future implementations
                                        (0364) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0365) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0366) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0367) ;    functions.
                                        (0368) ;          
                                        (0369) ;    Currently only the page pointer registers listed below are modified: 
                                        (0370) ;          CUR_PP
                                        (0371) ;          
                                        (0372)  I2CHW_1_ClrRdStatus:
                                        (0373) _I2CHW_1_ClrRdStatus:
                                        (0374)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0375) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0745: 26 09 F8 AND   [0x9],0xF8         (0376)     and   [I2CHW_1_RsrcStatus], ~0x07                                ; clear the lower 3 (read status bits)
                                        (0377)     RAM_EPILOGUE RAM_USE_CLASS_4
0748: 7F       RET                      (0378)     ret
                                        (0379) 
                                        (0380) .ENDSECTION
                                        (0381) 
                                        (0382) .SECTION
                                        (0383) ;-----------------------------------------------------------------------------
                                        (0384) ;  FUNCTION NAME: I2CHW_1_ClrWrStatus
                                        (0385) ;
                                        (0386) ;  DESCRIPTION:
                                        (0387) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0388) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0389) ;
                                        (0390) ;-----------------------------------------------------------------------------
                                        (0391) ;
                                        (0392) ;  ARGUMENTS: none
                                        (0393) ;
                                        (0394) ;  RETURNS: none
                                        (0395) ;
                                        (0396) ;  SIDE EFFECTS:
                                        (0397) ;    The A and X registers may be modified by this or future implementations
                                        (0398) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0399) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0400) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0401) ;    functions.
                                        (0402) ;          
                                        (0403) ;    Currently only the page pointer registers listed below are modified: 
                                        (0404) ;          CUR_PP
                                        (0405) ;          
                                        (0406)  I2CHW_1_ClrWrStatus:
                                        (0407) _I2CHW_1_ClrWrStatus:
                                        (0408)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0409) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0749: 26 09 8F AND   [0x9],0x8F         (0410)     and   [I2CHW_1_RsrcStatus], ~0x70                                ; clear bits 10,20 (write status bits)
                                        (0411)     RAM_EPILOGUE RAM_USE_CLASS_4
074C: 7F       RET                      (0412)     ret
                                        (0413) 
                                        (0414) .ENDSECTION
                                        (0415) ; End of File I2CHW_1.asm
FILE: Z:\TMP\Modulio\Proj\V8\PSoC1\lib_modulio\acm1602.c
(0001) //---------------------------------------
(0002) //- ACM1602 16x2 Character Display	-
(0003) //-					-
(0004) //---------------------------------------
(0005) //
(0006) #define	EXTERN
(0007) #include "Modulio.h"
(0008) #undef EXTERN
(0009) #include "ACM1602.h"
(0010) 
(0011) 
(0012) static UINT8 ACM1602_Start(ACM1602 *p)
(0013) {
__UserModules_end|__text_start|acm1602.c:ACM1602_Start:
  stat                 --> X+0
  p                    --> X-5
    074D: 10       PUSH  X
    074E: 4F       MOV   X,SP
    074F: 38 01    ADD   SP,0x1
(0014) 	UINT8 stat;
(0015) 	MI2C_Waitms(15);
    0751: 50 00    MOV   A,0x0
    0753: 08       PUSH  A
    0754: 50 0F    MOV   A,0xF
    0756: 08       PUSH  A
    0757: 7C 14 0D LCALL _MI2C_Waitms
    075A: 38 FE    ADD   SP,0xFE
(0016) 	do {
(0017) 		stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x38);
    075C: 10       PUSH  X
    075D: 50 38    MOV   A,0x38
    075F: 08       PUSH  A
    0760: 50 00    MOV   A,0x0
    0762: 08       PUSH  A
    0763: 08       PUSH  A
    0764: 52 FB    MOV   A,[X-5]
    0766: 08       PUSH  A
    0767: 52 FC    MOV   A,[X-4]
    0769: 08       PUSH  A
    076A: 52 FC    MOV   A,[X-4]
    076C: 01 06    ADD   A,0x6
    076E: 53 05    MOV   [__r1],A
    0770: 3E 05    MVI   A,[__r1]
    0772: 53 06    MOV   [__r0],A
    0774: 3E 05    MVI   A,[__r1]
    0776: 5C       MOV   X,A
    0777: 51 06    MOV   A,[__r0]
    0779: 7C 15 6A LCALL __plcall
    077C: 38 FB    ADD   SP,0xFB
    077E: 20       POP   X
    077F: 54 00    MOV   [X+0],A
(0018) 		if (stat == MI2C_WRITE_ERR)
    0781: 3D 00 FF CMP   [X+0],0xFF
    0784: B0 03    JNZ   0x0788
(0019) 			break;
    0786: 80 CF    JMP   0x0856
(0020) 		MI2C_Waitms(5);
    0788: 50 00    MOV   A,0x0
    078A: 08       PUSH  A
    078B: 50 05    MOV   A,0x5
    078D: 08       PUSH  A
    078E: 7C 14 0D LCALL _MI2C_Waitms
    0791: 38 FE    ADD   SP,0xFE
(0021) 		stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x0c);
    0793: 10       PUSH  X
    0794: 50 0C    MOV   A,0xC
    0796: 08       PUSH  A
    0797: 50 00    MOV   A,0x0
    0799: 08       PUSH  A
    079A: 08       PUSH  A
    079B: 52 FB    MOV   A,[X-5]
    079D: 08       PUSH  A
    079E: 52 FC    MOV   A,[X-4]
    07A0: 08       PUSH  A
    07A1: 52 FC    MOV   A,[X-4]
    07A3: 01 06    ADD   A,0x6
    07A5: 53 05    MOV   [__r1],A
    07A7: 3E 05    MVI   A,[__r1]
    07A9: 53 06    MOV   [__r0],A
    07AB: 3E 05    MVI   A,[__r1]
    07AD: 5C       MOV   X,A
    07AE: 51 06    MOV   A,[__r0]
    07B0: 7C 15 6A LCALL __plcall
    07B3: 38 FB    ADD   SP,0xFB
    07B5: 20       POP   X
    07B6: 54 00    MOV   [X+0],A
(0022) 		if (stat == MI2C_WRITE_ERR)
    07B8: 3D 00 FF CMP   [X+0],0xFF
    07BB: B0 03    JNZ   0x07BF
(0023) 			break;
    07BD: 80 98    JMP   0x0856
(0024) 		MI2C_Waitms(5);
    07BF: 50 00    MOV   A,0x0
    07C1: 08       PUSH  A
    07C2: 50 05    MOV   A,0x5
    07C4: 08       PUSH  A
    07C5: 7C 14 0D LCALL _MI2C_Waitms
    07C8: 38 FE    ADD   SP,0xFE
(0025) 		stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x01);
    07CA: 10       PUSH  X
    07CB: 50 01    MOV   A,0x1
    07CD: 08       PUSH  A
    07CE: 50 00    MOV   A,0x0
    07D0: 08       PUSH  A
    07D1: 08       PUSH  A
    07D2: 52 FB    MOV   A,[X-5]
    07D4: 08       PUSH  A
    07D5: 52 FC    MOV   A,[X-4]
    07D7: 08       PUSH  A
    07D8: 52 FC    MOV   A,[X-4]
    07DA: 01 06    ADD   A,0x6
    07DC: 53 05    MOV   [__r1],A
    07DE: 3E 05    MVI   A,[__r1]
    07E0: 53 06    MOV   [__r0],A
    07E2: 3E 05    MVI   A,[__r1]
    07E4: 5C       MOV   X,A
    07E5: 51 06    MOV   A,[__r0]
    07E7: 7C 15 6A LCALL __plcall
    07EA: 38 FB    ADD   SP,0xFB
    07EC: 20       POP   X
    07ED: 54 00    MOV   [X+0],A
(0026) 		if (stat == MI2C_WRITE_ERR)
    07EF: 3D 00 FF CMP   [X+0],0xFF
    07F2: B0 03    JNZ   0x07F6
(0027) 			break;
    07F4: 80 61    JMP   0x0856
(0028) 		MI2C_Waitms(5);
    07F6: 50 00    MOV   A,0x0
    07F8: 08       PUSH  A
    07F9: 50 05    MOV   A,0x5
    07FB: 08       PUSH  A
    07FC: 7C 14 0D LCALL _MI2C_Waitms
    07FF: 38 FE    ADD   SP,0xFE
(0029) 		stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x02);
    0801: 10       PUSH  X
    0802: 50 02    MOV   A,0x2
    0804: 08       PUSH  A
    0805: 50 00    MOV   A,0x0
    0807: 08       PUSH  A
    0808: 08       PUSH  A
    0809: 52 FB    MOV   A,[X-5]
    080B: 08       PUSH  A
    080C: 52 FC    MOV   A,[X-4]
    080E: 08       PUSH  A
    080F: 52 FC    MOV   A,[X-4]
    0811: 01 06    ADD   A,0x6
    0813: 53 05    MOV   [__r1],A
    0815: 3E 05    MVI   A,[__r1]
    0817: 53 06    MOV   [__r0],A
    0819: 3E 05    MVI   A,[__r1]
    081B: 5C       MOV   X,A
    081C: 51 06    MOV   A,[__r0]
    081E: 7C 15 6A LCALL __plcall
    0821: 38 FB    ADD   SP,0xFB
    0823: 20       POP   X
    0824: 54 00    MOV   [X+0],A
(0030) 		if (stat == MI2C_WRITE_ERR)
    0826: 3D 00 FF CMP   [X+0],0xFF
    0829: B0 03    JNZ   0x082D
(0031) 			break;
    082B: 80 2A    JMP   0x0856
(0032) 		MI2C_Waitms(5);
    082D: 50 00    MOV   A,0x0
    082F: 08       PUSH  A
    0830: 50 05    MOV   A,0x5
    0832: 08       PUSH  A
    0833: 7C 14 0D LCALL _MI2C_Waitms
    0836: 38 FE    ADD   SP,0xFE
(0033) 		stat = p->Clear(p);
    0838: 10       PUSH  X
    0839: 52 FB    MOV   A,[X-5]
    083B: 08       PUSH  A
    083C: 52 FC    MOV   A,[X-4]
    083E: 08       PUSH  A
    083F: 52 FC    MOV   A,[X-4]
    0841: 01 13    ADD   A,0x13
    0843: 53 05    MOV   [__r1],A
    0845: 3E 05    MVI   A,[__r1]
    0847: 53 06    MOV   [__r0],A
    0849: 3E 05    MVI   A,[__r1]
    084B: 5C       MOV   X,A
    084C: 51 06    MOV   A,[__r0]
    084E: 7C 15 6A LCALL __plcall
    0851: 38 FE    ADD   SP,0xFE
    0853: 20       POP   X
    0854: 54 00    MOV   [X+0],A
(0034) 	} while(0);
(0035) 	return(stat);
    0856: 52 00    MOV   A,[X+0]
    0858: 38 FF    ADD   SP,0xFF
    085A: 20       POP   X
    085B: 7F       RET   
(0036) }
(0037) 
(0038) 
(0039) static void ACM1602_Position(ACM1602 *p, UINT8 y, UINT8 x)
(0040) {
acm1602.c:ACM1602_Position:
  x                    --> X-7
  y                    --> X-6
  p                    --> X-5
    085C: 10       PUSH  X
    085D: 4F       MOV   X,SP
(0041) 	p->Xpos = x & 0xf;
    085E: 52 F9    MOV   A,[X-7]
    0860: 21 0F    AND   A,0xF
    0862: 53 06    MOV   [__r0],A
    0864: 52 FC    MOV   A,[X-4]
    0866: 01 0C    ADD   A,0xC
    0868: 53 03    MOV   [__r3],A
    086A: 51 06    MOV   A,[__r0]
    086C: 3F 03    MVI   [__r3],A
(0042) 	p->Ypos = y & 1;
    086E: 52 FA    MOV   A,[X-6]
    0870: 21 01    AND   A,0x1
    0872: 53 06    MOV   [__r0],A
    0874: 52 FC    MOV   A,[X-4]
    0876: 01 0D    ADD   A,0xD
    0878: 53 03    MOV   [__r3],A
    087A: 51 06    MOV   A,[__r0]
    087C: 3F 03    MVI   [__r3],A
(0043) 	if (p->Ypos == 0)
    087E: 52 FC    MOV   A,[X-4]
    0880: 01 0D    ADD   A,0xD
    0882: 53 05    MOV   [__r1],A
    0884: 3E 05    MVI   A,[__r1]
    0886: B0 0D    JNZ   0x0894
(0044) 		p->DDRAM_Adrs = 0x00;
    0888: 52 FC    MOV   A,[X-4]
    088A: 01 0E    ADD   A,0xE
    088C: 53 05    MOV   [__r1],A
    088E: 50 00    MOV   A,0x0
    0890: 3F 05    MVI   [__r1],A
    0892: 80 0B    JMP   0x089E
(0045) 	else	p->DDRAM_Adrs = 0x40;
    0894: 52 FC    MOV   A,[X-4]
    0896: 01 0E    ADD   A,0xE
    0898: 53 05    MOV   [__r1],A
    089A: 50 40    MOV   A,0x40
    089C: 3F 05    MVI   [__r1],A
(0046) 	p->DDRAM_Adrs |= p->Xpos;
    089E: 52 FC    MOV   A,[X-4]
    08A0: 01 0E    ADD   A,0xE
    08A2: 53 05    MOV   [__r1],A
    08A4: 52 FB    MOV   A,[X-5]
    08A6: 09 00    ADC   A,0x0
    08A8: 53 06    MOV   [__r0],A
    08AA: 52 FC    MOV   A,[X-4]
    08AC: 01 0C    ADD   A,0xC
    08AE: 53 03    MOV   [__r3],A
    08B0: 3E 03    MVI   A,[__r3]
    08B2: 53 04    MOV   [__r2],A
    08B4: 3E 05    MVI   A,[__r1]
    08B6: 7A 05    DEC   [__r1]
    08B8: 2A 04    OR    A,[__r2]
    08BA: 3F 05    MVI   [__r1],A
    08BC: 20       POP   X
    08BD: 7F       RET   
(0047) }
(0048) 
(0049) static UINT8 ACM1602_Clear(ACM1602 *p)
(0050) {
acm1602.c:ACM1602_Clear:
  stat                 --> X+0
  p                    --> X-5
    08BE: 10       PUSH  X
    08BF: 4F       MOV   X,SP
    08C0: 38 01    ADD   SP,0x1
(0051) 	UINT8 stat;
(0052) 	stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x01);
    08C2: 10       PUSH  X
    08C3: 50 01    MOV   A,0x1
    08C5: 08       PUSH  A
    08C6: 50 00    MOV   A,0x0
    08C8: 08       PUSH  A
    08C9: 08       PUSH  A
    08CA: 52 FB    MOV   A,[X-5]
    08CC: 08       PUSH  A
    08CD: 52 FC    MOV   A,[X-4]
    08CF: 08       PUSH  A
    08D0: 52 FC    MOV   A,[X-4]
    08D2: 01 06    ADD   A,0x6
    08D4: 53 05    MOV   [__r1],A
    08D6: 3E 05    MVI   A,[__r1]
    08D8: 53 06    MOV   [__r0],A
    08DA: 3E 05    MVI   A,[__r1]
    08DC: 5C       MOV   X,A
    08DD: 51 06    MOV   A,[__r0]
    08DF: 7C 15 6A LCALL __plcall
    08E2: 38 FB    ADD   SP,0xFB
    08E4: 20       POP   X
    08E5: 54 00    MOV   [X+0],A
(0053) 	if (stat == MI2C_WRITE_ERR)
    08E7: 3D 00 FF CMP   [X+0],0xFF
    08EA: B0 05    JNZ   0x08F0
(0054) 		return(stat);
    08EC: 52 00    MOV   A,[X+0]
    08EE: 80 2E    JMP   0x091D
(0055) 	MI2C_Waitms(5);
    08F0: 50 00    MOV   A,0x0
    08F2: 08       PUSH  A
    08F3: 50 05    MOV   A,0x5
    08F5: 08       PUSH  A
    08F6: 7C 14 0D LCALL _MI2C_Waitms
    08F9: 38 FE    ADD   SP,0xFE
(0056) 	(p->Position)(p, 0,0);
    08FB: 10       PUSH  X
    08FC: 50 00    MOV   A,0x0
    08FE: 08       PUSH  A
    08FF: 08       PUSH  A
    0900: 52 FB    MOV   A,[X-5]
    0902: 08       PUSH  A
    0903: 52 FC    MOV   A,[X-4]
    0905: 08       PUSH  A
    0906: 52 FC    MOV   A,[X-4]
    0908: 01 11    ADD   A,0x11
    090A: 53 05    MOV   [__r1],A
    090C: 3E 05    MVI   A,[__r1]
    090E: 53 06    MOV   [__r0],A
    0910: 3E 05    MVI   A,[__r1]
    0912: 5C       MOV   X,A
    0913: 51 06    MOV   A,[__r0]
    0915: 7C 15 6A LCALL __plcall
    0918: 38 FC    ADD   SP,0xFC
    091A: 20       POP   X
(0057) 	return(stat);
    091B: 52 00    MOV   A,[X+0]
    091D: 38 FF    ADD   SP,0xFF
    091F: 20       POP   X
    0920: 7F       RET   
(0058) 
(0059) }
(0060) 
(0061) static UINT8 ACM1602_WriteData(ACM1602 *p, UINT8 dat)
(0062) {
acm1602.c:ACM1602_WriteData:
  stat                 --> X+0
  dat                  --> X-6
  p                    --> X-5
    0921: 10       PUSH  X
    0922: 4F       MOV   X,SP
    0923: 38 03    ADD   SP,0x3
(0063) 	UINT8 stat;
(0064) 	stat = MI2C_ACKslave;
    0925: 56 00 00 MOV   [X+0],0x0
(0065) 	switch(dat) {
    0928: 52 FA    MOV   A,[X-6]
    092A: 54 02    MOV   [X+2],A
    092C: 56 01 00 MOV   [X+1],0x0
    092F: 3D 01 00 CMP   [X+1],0x0
    0932: B0 06    JNZ   0x0939
    0934: 3D 02 0A CMP   [X+2],0xA
    0937: A0 25    JZ    0x095D
    0939: 3D 01 00 CMP   [X+1],0x0
    093C: B0 06    JNZ   0x0943
    093E: 3D 02 0D CMP   [X+2],0xD
    0941: A0 03    JZ    0x0945
    0943: 80 33    JMP   0x0977
(0066) 		case	'\r':
(0067) 			ACM1602_Position(p, p->Ypos, 0);
    0945: 50 00    MOV   A,0x0
    0947: 08       PUSH  A
    0948: 52 FC    MOV   A,[X-4]
    094A: 01 0D    ADD   A,0xD
    094C: 53 05    MOV   [__r1],A
    094E: 3E 05    MVI   A,[__r1]
    0950: 08       PUSH  A
    0951: 52 FB    MOV   A,[X-5]
    0953: 08       PUSH  A
    0954: 52 FC    MOV   A,[X-4]
    0956: 08       PUSH  A
    0957: 9F 03    CALL  acm1602.c:ACM1602_Position
    0959: 38 FC    ADD   SP,0xFC
(0068) 			break;
    095B: 80 A4    JMP   0x0A00
(0069) 		case	'\n':
(0070) 			ACM1602_Position(p, (p->Ypos)+1, 0);
    095D: 50 00    MOV   A,0x0
    095F: 08       PUSH  A
    0960: 52 FC    MOV   A,[X-4]
    0962: 01 0D    ADD   A,0xD
    0964: 53 05    MOV   [__r1],A
    0966: 3E 05    MVI   A,[__r1]
    0968: 01 01    ADD   A,0x1
    096A: 08       PUSH  A
    096B: 52 FB    MOV   A,[X-5]
    096D: 08       PUSH  A
    096E: 52 FC    MOV   A,[X-4]
    0970: 08       PUSH  A
    0971: 9E E9    CALL  acm1602.c:ACM1602_Position
    0973: 38 FC    ADD   SP,0xFC
(0071) 			break;
    0975: 80 8A    JMP   0x0A00
(0072) 		default:
(0073) 			stat = (p->madrs).WriteByte(&(p->madrs), 0, 0x80 | p->DDRAM_Adrs);
    0977: 52 FC    MOV   A,[X-4]
    0979: 01 0E    ADD   A,0xE
    097B: 53 05    MOV   [__r1],A
    097D: 3E 05    MVI   A,[__r1]
    097F: 29 80    OR    A,0x80
    0981: 10       PUSH  X
    0982: 08       PUSH  A
    0983: 50 00    MOV   A,0x0
    0985: 08       PUSH  A
    0986: 08       PUSH  A
    0987: 52 FB    MOV   A,[X-5]
    0989: 08       PUSH  A
    098A: 52 FC    MOV   A,[X-4]
    098C: 08       PUSH  A
    098D: 52 FC    MOV   A,[X-4]
    098F: 01 06    ADD   A,0x6
    0991: 53 05    MOV   [__r1],A
    0993: 3E 05    MVI   A,[__r1]
    0995: 53 06    MOV   [__r0],A
    0997: 3E 05    MVI   A,[__r1]
    0999: 5C       MOV   X,A
    099A: 51 06    MOV   A,[__r0]
    099C: 7C 15 6A LCALL __plcall
    099F: 38 FB    ADD   SP,0xFB
    09A1: 20       POP   X
    09A2: 54 00    MOV   [X+0],A
(0074) 			if (stat == MI2C_WRITE_ERR)
    09A4: 3D 00 FF CMP   [X+0],0xFF
(0075) 				break;
    09A7: A0 58    JZ    0x0A00
(0076) 			stat = (p->madrs).WriteByte(&(p->madrs), 0x80, dat);
    09A9: 10       PUSH  X
    09AA: 52 FA    MOV   A,[X-6]
    09AC: 08       PUSH  A
    09AD: 50 00    MOV   A,0x0
    09AF: 08       PUSH  A
    09B0: 50 80    MOV   A,0x80
    09B2: 08       PUSH  A
    09B3: 52 FB    MOV   A,[X-5]
    09B5: 08       PUSH  A
    09B6: 52 FC    MOV   A,[X-4]
    09B8: 08       PUSH  A
    09B9: 52 FC    MOV   A,[X-4]
    09BB: 01 06    ADD   A,0x6
    09BD: 53 05    MOV   [__r1],A
    09BF: 3E 05    MVI   A,[__r1]
    09C1: 53 06    MOV   [__r0],A
    09C3: 3E 05    MVI   A,[__r1]
    09C5: 5C       MOV   X,A
    09C6: 51 06    MOV   A,[__r0]
    09C8: 7C 15 6A LCALL __plcall
    09CB: 38 FB    ADD   SP,0xFB
    09CD: 20       POP   X
    09CE: 54 00    MOV   [X+0],A
(0077) 			(p->Position)(p, p->Ypos, p->Xpos+1);
    09D0: 52 FC    MOV   A,[X-4]
    09D2: 01 0C    ADD   A,0xC
    09D4: 53 05    MOV   [__r1],A
    09D6: 3E 05    MVI   A,[__r1]
    09D8: 01 01    ADD   A,0x1
    09DA: 10       PUSH  X
    09DB: 08       PUSH  A
    09DC: 52 FC    MOV   A,[X-4]
    09DE: 01 0D    ADD   A,0xD
    09E0: 53 05    MOV   [__r1],A
    09E2: 3E 05    MVI   A,[__r1]
    09E4: 08       PUSH  A
    09E5: 52 FB    MOV   A,[X-5]
    09E7: 08       PUSH  A
    09E8: 52 FC    MOV   A,[X-4]
    09EA: 08       PUSH  A
    09EB: 52 FC    MOV   A,[X-4]
    09ED: 01 11    ADD   A,0x11
    09EF: 53 05    MOV   [__r1],A
    09F1: 3E 05    MVI   A,[__r1]
    09F3: 53 06    MOV   [__r0],A
    09F5: 3E 05    MVI   A,[__r1]
    09F7: 5C       MOV   X,A
    09F8: 51 06    MOV   A,[__r0]
    09FA: 7C 15 6A LCALL __plcall
    09FD: 38 FC    ADD   SP,0xFC
    09FF: 20       POP   X
(0078) 			break;
(0079) 	}
(0080) 	return(stat);
    0A00: 52 00    MOV   A,[X+0]
    0A02: 38 FD    ADD   SP,0xFD
    0A04: 20       POP   X
    0A05: 7F       RET   
(0081) }
(0082) 
(0083) static const UINT8 HexDat[] = {'0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F'};
(0084) static UINT8 ACM1602_PrHexByte(ACM1602 *p, UINT8 dat)
(0085) {
acm1602.c:ACM1602_PrHexByte:
  c                    --> X+1
  stat                 --> X+0
  dat                  --> X-6
  p                    --> X-5
    0A06: 10       PUSH  X
    0A07: 4F       MOV   X,SP
    0A08: 38 02    ADD   SP,0x2
(0086) 	UINT8 stat, c;
(0087) 	c = (dat >> 4) & 0xf;
    0A0A: 52 FA    MOV   A,[X-6]
    0A0C: 67       ASR   A
    0A0D: 67       ASR   A
    0A0E: 67       ASR   A
    0A0F: 67       ASR   A
    0A10: 21 0F    AND   A,0xF
    0A12: 54 01    MOV   [X+1],A
(0088) 	stat = (p->WriteData)(p, HexDat[c]);
    0A14: 52 01    MOV   A,[X+1]
    0A16: 53 05    MOV   [__r1],A
    0A18: 55 06 00 MOV   [__r0],0x0
    0A1B: 06 05 A0 ADD   [__r1],0xA0
    0A1E: 0E 06 01 ADC   [__r0],0x1
    0A21: 51 06    MOV   A,[__r0]
    0A23: 10       PUSH  X
    0A24: 58 05    MOV   X,[__r1]
    0A26: 28       ROMX  
    0A27: 20       POP   X
    0A28: 10       PUSH  X
    0A29: 08       PUSH  A
    0A2A: 52 FB    MOV   A,[X-5]
    0A2C: 08       PUSH  A
    0A2D: 52 FC    MOV   A,[X-4]
    0A2F: 08       PUSH  A
    0A30: 52 FC    MOV   A,[X-4]
    0A32: 01 15    ADD   A,0x15
    0A34: 53 05    MOV   [__r1],A
    0A36: 3E 05    MVI   A,[__r1]
    0A38: 53 06    MOV   [__r0],A
    0A3A: 3E 05    MVI   A,[__r1]
    0A3C: 5C       MOV   X,A
    0A3D: 51 06    MOV   A,[__r0]
    0A3F: 7C 15 6A LCALL __plcall
    0A42: 38 FD    ADD   SP,0xFD
    0A44: 20       POP   X
    0A45: 54 00    MOV   [X+0],A
(0089) 	if (stat != MI2C_WRITE_ERR) {
    0A47: 3D 00 FF CMP   [X+0],0xFF
    0A4A: A0 3A    JZ    0x0A85
(0090) 		c = dat & 0xf;
    0A4C: 52 FA    MOV   A,[X-6]
    0A4E: 21 0F    AND   A,0xF
    0A50: 54 01    MOV   [X+1],A
(0091) 		stat = (p->WriteData)(p, HexDat[c]);
    0A52: 52 01    MOV   A,[X+1]
    0A54: 53 05    MOV   [__r1],A
    0A56: 55 06 00 MOV   [__r0],0x0
    0A59: 06 05 A0 ADD   [__r1],0xA0
    0A5C: 0E 06 01 ADC   [__r0],0x1
    0A5F: 51 06    MOV   A,[__r0]
    0A61: 10       PUSH  X
    0A62: 58 05    MOV   X,[__r1]
    0A64: 28       ROMX  
    0A65: 20       POP   X
    0A66: 10       PUSH  X
    0A67: 08       PUSH  A
    0A68: 52 FB    MOV   A,[X-5]
    0A6A: 08       PUSH  A
    0A6B: 52 FC    MOV   A,[X-4]
    0A6D: 08       PUSH  A
    0A6E: 52 FC    MOV   A,[X-4]
    0A70: 01 15    ADD   A,0x15
    0A72: 53 05    MOV   [__r1],A
    0A74: 3E 05    MVI   A,[__r1]
    0A76: 53 06    MOV   [__r0],A
    0A78: 3E 05    MVI   A,[__r1]
    0A7A: 5C       MOV   X,A
    0A7B: 51 06    MOV   A,[__r0]
    0A7D: 7C 15 6A LCALL __plcall
    0A80: 38 FD    ADD   SP,0xFD
    0A82: 20       POP   X
    0A83: 54 00    MOV   [X+0],A
(0092) 	}
(0093) 	return(stat);
    0A85: 52 00    MOV   A,[X+0]
    0A87: 38 FE    ADD   SP,0xFE
    0A89: 20       POP   X
    0A8A: 7F       RET   
(0094) }
(0095) 
(0096) static UINT8 ACM1602_PrHexInt(ACM1602 *p, UINT16 dat)
(0097) {
acm1602.c:ACM1602_PrHexInt:
  stat                 --> X+0
  dat                  --> X-7
  p                    --> X-5
    0A8B: 10       PUSH  X
    0A8C: 4F       MOV   X,SP
    0A8D: 38 01    ADD   SP,0x1
(0098) 	UINT8 stat;
(0099) 	stat = (p->PrHexByte)(p, (dat >> 8) & 0xff);
    0A8F: 52 F9    MOV   A,[X-7]
    0A91: 10       PUSH  X
    0A92: 08       PUSH  A
    0A93: 52 FB    MOV   A,[X-5]
    0A95: 08       PUSH  A
    0A96: 52 FC    MOV   A,[X-4]
    0A98: 08       PUSH  A
    0A99: 52 FC    MOV   A,[X-4]
    0A9B: 01 17    ADD   A,0x17
    0A9D: 53 05    MOV   [__r1],A
    0A9F: 3E 05    MVI   A,[__r1]
    0AA1: 53 06    MOV   [__r0],A
    0AA3: 3E 05    MVI   A,[__r1]
    0AA5: 5C       MOV   X,A
    0AA6: 51 06    MOV   A,[__r0]
    0AA8: 7C 15 6A LCALL __plcall
    0AAB: 38 FD    ADD   SP,0xFD
    0AAD: 20       POP   X
    0AAE: 54 00    MOV   [X+0],A
(0100) 	if (stat != MI2C_WRITE_ERR) {
    0AB0: 3D 00 FF CMP   [X+0],0xFF
    0AB3: A0 22    JZ    0x0AD6
(0101) 		stat = (p->PrHexByte)(p, dat& 0xff);
    0AB5: 52 FA    MOV   A,[X-6]
    0AB7: 10       PUSH  X
    0AB8: 08       PUSH  A
    0AB9: 52 FB    MOV   A,[X-5]
    0ABB: 08       PUSH  A
    0ABC: 52 FC    MOV   A,[X-4]
    0ABE: 08       PUSH  A
    0ABF: 52 FC    MOV   A,[X-4]
    0AC1: 01 17    ADD   A,0x17
    0AC3: 53 05    MOV   [__r1],A
    0AC5: 3E 05    MVI   A,[__r1]
    0AC7: 53 06    MOV   [__r0],A
    0AC9: 3E 05    MVI   A,[__r1]
    0ACB: 5C       MOV   X,A
    0ACC: 51 06    MOV   A,[__r0]
    0ACE: 7C 15 6A LCALL __plcall
    0AD1: 38 FD    ADD   SP,0xFD
    0AD3: 20       POP   X
    0AD4: 54 00    MOV   [X+0],A
(0102) 	}
(0103) 	return(stat);
    0AD6: 52 00    MOV   A,[X+0]
    0AD8: 38 FF    ADD   SP,0xFF
    0ADA: 20       POP   X
    0ADB: 7F       RET   
(0104) }
(0105) 
(0106) static UINT8 ACM1602_PrString(ACM1602 *p, char *sRamString)
(0107) {
acm1602.c:ACM1602_PrString:
  c                    --> X+1
  stat                 --> X+0
  sRamString           --> X-7
  p                    --> X-5
    0ADC: 10       PUSH  X
    0ADD: 4F       MOV   X,SP
    0ADE: 38 02    ADD   SP,0x2
(0108) 	UINT8 stat,c;
(0109) 	stat = !MI2C_WRITE_ERR;
    0AE0: 56 00 00 MOV   [X+0],0x0
    0AE3: 80 29    JMP   0x0B0D
(0110) 	while ((c = *sRamString++) != '\0') {
(0111) 		stat = (p->WriteData)(p,c);
    0AE5: 10       PUSH  X
    0AE6: 52 01    MOV   A,[X+1]
    0AE8: 08       PUSH  A
    0AE9: 52 FB    MOV   A,[X-5]
    0AEB: 08       PUSH  A
    0AEC: 52 FC    MOV   A,[X-4]
    0AEE: 08       PUSH  A
    0AEF: 52 FC    MOV   A,[X-4]
    0AF1: 01 15    ADD   A,0x15
    0AF3: 53 05    MOV   [__r1],A
    0AF5: 3E 05    MVI   A,[__r1]
    0AF7: 53 06    MOV   [__r0],A
    0AF9: 3E 05    MVI   A,[__r1]
    0AFB: 5C       MOV   X,A
    0AFC: 51 06    MOV   A,[__r0]
    0AFE: 7C 15 6A LCALL __plcall
    0B01: 38 FD    ADD   SP,0xFD
    0B03: 20       POP   X
    0B04: 54 00    MOV   [X+0],A
(0112) 		if (stat == MI2C_WRITE_ERR)
    0B06: 3D 00 FF CMP   [X+0],0xFF
    0B09: B0 03    JNZ   0x0B0D
(0113) 			break;
    0B0B: 80 21    JMP   0x0B2D
(0114) 	}
    0B0D: 52 FA    MOV   A,[X-6]
    0B0F: 53 05    MOV   [__r1],A
    0B11: 52 F9    MOV   A,[X-7]
    0B13: 53 06    MOV   [__r0],A
    0B15: 51 05    MOV   A,[__r1]
    0B17: 01 01    ADD   A,0x1
    0B19: 54 FA    MOV   [X-6],A
    0B1B: 51 06    MOV   A,[__r0]
    0B1D: 09 00    ADC   A,0x0
    0B1F: 54 F9    MOV   [X-7],A
    0B21: 3E 05    MVI   A,[__r1]
    0B23: 7A 05    DEC   [__r1]
    0B25: 53 06    MOV   [__r0],A
    0B27: 54 01    MOV   [X+1],A
    0B29: 39 00    CMP   A,0x0
    0B2B: BF B9    JNZ   0x0AE5
(0115) 	return(stat);
    0B2D: 52 00    MOV   A,[X+0]
    0B2F: 38 FE    ADD   SP,0xFE
    0B31: 20       POP   X
    0B32: 7F       RET   
(0116) }
(0117) 
(0118) static UINT8 ACM1602_PrCString(ACM1602 *p, const char *sRomString)
(0119) {
acm1602.c:ACM1602_PrCString:
  c                    --> X+1
  stat                 --> X+0
  sRomString           --> X-7
  p                    --> X-5
    0B33: 10       PUSH  X
    0B34: 4F       MOV   X,SP
    0B35: 38 02    ADD   SP,0x2
(0120) 	UINT8 stat,c;
(0121) 	stat = !MI2C_WRITE_ERR;
    0B37: 56 00 00 MOV   [X+0],0x0
    0B3A: 80 29    JMP   0x0B64
(0122) 	while ((c = *sRomString++) != '\0') {
(0123) 		stat = (p->WriteData)(p,c);
    0B3C: 10       PUSH  X
    0B3D: 52 01    MOV   A,[X+1]
    0B3F: 08       PUSH  A
    0B40: 52 FB    MOV   A,[X-5]
    0B42: 08       PUSH  A
    0B43: 52 FC    MOV   A,[X-4]
    0B45: 08       PUSH  A
    0B46: 52 FC    MOV   A,[X-4]
    0B48: 01 15    ADD   A,0x15
    0B4A: 53 05    MOV   [__r1],A
    0B4C: 3E 05    MVI   A,[__r1]
    0B4E: 53 06    MOV   [__r0],A
    0B50: 3E 05    MVI   A,[__r1]
    0B52: 5C       MOV   X,A
    0B53: 51 06    MOV   A,[__r0]
    0B55: 7C 15 6A LCALL __plcall
    0B58: 38 FD    ADD   SP,0xFD
    0B5A: 20       POP   X
    0B5B: 54 00    MOV   [X+0],A
(0124) 		if (stat == MI2C_WRITE_ERR)
    0B5D: 3D 00 FF CMP   [X+0],0xFF
    0B60: B0 03    JNZ   0x0B64
(0125) 			break;
    0B62: 80 24    JMP   0x0B87
(0126) 	}
    0B64: 52 FA    MOV   A,[X-6]
    0B66: 53 05    MOV   [__r1],A
    0B68: 52 F9    MOV   A,[X-7]
    0B6A: 53 06    MOV   [__r0],A
    0B6C: 51 05    MOV   A,[__r1]
    0B6E: 01 01    ADD   A,0x1
    0B70: 54 FA    MOV   [X-6],A
    0B72: 51 06    MOV   A,[__r0]
    0B74: 09 00    ADC   A,0x0
    0B76: 54 F9    MOV   [X-7],A
    0B78: 51 06    MOV   A,[__r0]
    0B7A: 10       PUSH  X
    0B7B: 58 05    MOV   X,[__r1]
    0B7D: 28       ROMX  
    0B7E: 20       POP   X
    0B7F: 53 06    MOV   [__r0],A
    0B81: 54 01    MOV   [X+1],A
    0B83: 39 00    CMP   A,0x0
    0B85: BF B6    JNZ   0x0B3C
(0127) 	return(stat);
    0B87: 52 00    MOV   A,[X+0]
    0B89: 38 FE    ADD   SP,0xFE
    0B8B: 20       POP   X
    0B8C: 7F       RET   
(0128) }
(0129) 
(0130) 
(0131) 
(0132) void ACM1602_Setup(
(0133) 		ACM1602 *p,
(0134) 		UINT8 bswadrs,
(0135) 		UINT8 bswch,
(0136) 		UINT8 devadrs,
(0137) 		UINT8 option)
(0138) {
_ACM1602_Setup:
  option               --> X-9
  devadrs              --> X-8
  bswch                --> X-7
  bswadrs              --> X-6
  p                    --> X-5
    0B8D: 10       PUSH  X
    0B8E: 4F       MOV   X,SP
(0139) 	p->Xpos = 0;
    0B8F: 52 FC    MOV   A,[X-4]
    0B91: 01 0C    ADD   A,0xC
    0B93: 53 05    MOV   [__r1],A
    0B95: 50 00    MOV   A,0x0
    0B97: 3F 05    MVI   [__r1],A
(0140) 	p->Ypos = 0;
    0B99: 52 FC    MOV   A,[X-4]
    0B9B: 01 0D    ADD   A,0xD
    0B9D: 53 05    MOV   [__r1],A
    0B9F: 50 00    MOV   A,0x0
    0BA1: 3F 05    MVI   [__r1],A
(0141) 	p->Start = &ACM1602_Start;
    0BA3: 52 FC    MOV   A,[X-4]
    0BA5: 01 0F    ADD   A,0xF
    0BA7: 74       INC   A
    0BA8: 53 05    MOV   [__r1],A
    0BAA: 50 1D    MOV   A,0x1D
    0BAC: 3F 05    MVI   [__r1],A
(0142) 	p->Position = &ACM1602_Position;
    0BAE: 52 FC    MOV   A,[X-4]
    0BB0: 01 11    ADD   A,0x11
    0BB2: 74       INC   A
    0BB3: 53 05    MOV   [__r1],A
    0BB5: 50 1B    MOV   A,0x1B
    0BB7: 3F 05    MVI   [__r1],A
(0143) 	p->Clear = &ACM1602_Clear;
    0BB9: 52 FC    MOV   A,[X-4]
    0BBB: 01 13    ADD   A,0x13
    0BBD: 74       INC   A
    0BBE: 53 05    MOV   [__r1],A
    0BC0: 50 19    MOV   A,0x19
    0BC2: 3F 05    MVI   [__r1],A
(0144) 	p->WriteData = &ACM1602_WriteData;
    0BC4: 52 FC    MOV   A,[X-4]
    0BC6: 01 15    ADD   A,0x15
    0BC8: 74       INC   A
    0BC9: 53 05    MOV   [__r1],A
    0BCB: 50 17    MOV   A,0x17
    0BCD: 3F 05    MVI   [__r1],A
(0145) 	p->PrHexByte = &ACM1602_PrHexByte;
    0BCF: 52 FC    MOV   A,[X-4]
    0BD1: 01 17    ADD   A,0x17
    0BD3: 74       INC   A
    0BD4: 53 05    MOV   [__r1],A
    0BD6: 50 15    MOV   A,0x15
    0BD8: 3F 05    MVI   [__r1],A
(0146) 	p->PrHexInt = &ACM1602_PrHexInt;
    0BDA: 52 FC    MOV   A,[X-4]
    0BDC: 01 19    ADD   A,0x19
    0BDE: 74       INC   A
    0BDF: 53 05    MOV   [__r1],A
    0BE1: 50 13    MOV   A,0x13
    0BE3: 3F 05    MVI   [__r1],A
(0147) 	p->PrString = &ACM1602_PrString;
    0BE5: 52 FC    MOV   A,[X-4]
    0BE7: 01 1B    ADD   A,0x1B
    0BE9: 74       INC   A
    0BEA: 53 05    MOV   [__r1],A
    0BEC: 50 11    MOV   A,0x11
    0BEE: 3F 05    MVI   [__r1],A
(0148) 	p->PrCString = &ACM1602_PrCString;
    0BF0: 52 FC    MOV   A,[X-4]
    0BF2: 01 1D    ADD   A,0x1D
    0BF4: 74       INC   A
    0BF5: 53 05    MOV   [__r1],A
    0BF7: 50 0F    MOV   A,0xF
    0BF9: 3F 05    MVI   [__r1],A
(0149) 
(0150) 	MI2C_Setup(&(p->madrs), bswadrs, bswch, devadrs, option);
    0BFB: 52 F7    MOV   A,[X-9]
    0BFD: 08       PUSH  A
    0BFE: 52 F8    MOV   A,[X-8]
    0C00: 08       PUSH  A
    0C01: 52 F9    MOV   A,[X-7]
    0C03: 08       PUSH  A
    0C04: 52 FA    MOV   A,[X-6]
    0C06: 08       PUSH  A
    0C07: 52 FB    MOV   A,[X-5]
    0C09: 08       PUSH  A
    0C0A: 52 FC    MOV   A,[X-4]
    0C0C: 08       PUSH  A
    0C0D: 7C 13 B3 LCALL _MI2C_Setup
    0C10: 38 FA    ADD   SP,0xFA
    0C12: 20       POP   X
    0C13: 7F       RET   
FILE: Z:\TMP\Modulio\Proj\V8\PSoC1\lib_modulio\adxl345.c
(0001) //---------------------------------------
(0002) //- ADXL345 3-Axis AccSensor		-
(0003) //- RxZT			-
(0004) //---------------------------------------
(0005) //
(0006) #define	EXTERN
(0007) #include "Modulio.h"
(0008) #undef EXTERN
(0009) #include "ADXL345.h"
(0010) 
(0011) //---------------------------------------
(0012) //--- Init Device
(0013) //--- foCX
(0014) //---------------------------------------
(0015) static UINT8 ADXL345_Start(ADXL345 *p)
(0016) {
adxl345.c:ADXL345_Start:
  stat                 --> X+0
  p                    --> X-5
    0C14: 10       PUSH  X
    0C15: 4F       MOV   X,SP
    0C16: 38 01    ADD   SP,0x1
(0017) 	UINT8 stat;
(0018) 	stat = (p->madrs).WriteByte(&(p->madrs), 0x2d, 0x08); // Start Measurement
    0C18: 10       PUSH  X
    0C19: 50 08    MOV   A,0x8
    0C1B: 08       PUSH  A
    0C1C: 50 00    MOV   A,0x0
    0C1E: 08       PUSH  A
    0C1F: 50 2D    MOV   A,0x2D
    0C21: 08       PUSH  A
    0C22: 52 FB    MOV   A,[X-5]
    0C24: 08       PUSH  A
    0C25: 52 FC    MOV   A,[X-4]
    0C27: 08       PUSH  A
    0C28: 52 FC    MOV   A,[X-4]
    0C2A: 01 06    ADD   A,0x6
    0C2C: 53 05    MOV   [__r1],A
    0C2E: 3E 05    MVI   A,[__r1]
    0C30: 53 06    MOV   [__r0],A
    0C32: 3E 05    MVI   A,[__r1]
    0C34: 5C       MOV   X,A
    0C35: 51 06    MOV   A,[__r0]
    0C37: 7C 15 6A LCALL __plcall
    0C3A: 38 FB    ADD   SP,0xFB
    0C3C: 20       POP   X
    0C3D: 54 00    MOV   [X+0],A
(0019) 	return(stat);
    0C3F: 52 00    MOV   A,[X+0]
    0C41: 38 FF    ADD   SP,0xFF
    0C43: 20       POP   X
    0C44: 7F       RET   
(0020) }
(0021) 
(0022) //---------------------------------------
(0023) //--- Read ID Reg. (0xE5j
(0024) //--- IDWX^
(0025) //---------------------------------------
(0026) //
(0027) static UINT8 ADXL345_GetID(ADXL345 *p)
(0028) {
adxl345.c:ADXL345_GetID:
  p                    --> X-5
    0C45: 10       PUSH  X
    0C46: 4F       MOV   X,SP
(0029) 	return((p->madrs).ReadByte(&(p->madrs), 0, &p->ID));
    0C47: 52 FC    MOV   A,[X-4]
    0C49: 01 0C    ADD   A,0xC
    0C4B: 53 05    MOV   [__r1],A
    0C4D: 52 FB    MOV   A,[X-5]
    0C4F: 09 00    ADC   A,0x0
    0C51: 10       PUSH  X
    0C52: 08       PUSH  A
    0C53: 51 05    MOV   A,[__r1]
    0C55: 08       PUSH  A
    0C56: 50 00    MOV   A,0x0
    0C58: 08       PUSH  A
    0C59: 08       PUSH  A
    0C5A: 52 FB    MOV   A,[X-5]
    0C5C: 08       PUSH  A
    0C5D: 52 FC    MOV   A,[X-4]
    0C5F: 08       PUSH  A
    0C60: 52 FC    MOV   A,[X-4]
    0C62: 01 0A    ADD   A,0xA
    0C64: 53 05    MOV   [__r1],A
    0C66: 3E 05    MVI   A,[__r1]
    0C68: 53 06    MOV   [__r0],A
    0C6A: 3E 05    MVI   A,[__r1]
    0C6C: 5C       MOV   X,A
    0C6D: 51 06    MOV   A,[__r0]
    0C6F: 7C 15 6A LCALL __plcall
    0C72: 38 FA    ADD   SP,0xFA
    0C74: 20       POP   X
    0C75: 20       POP   X
    0C76: 7F       RET   
(0030) }
(0031) 
(0032) //---------------------------------------
(0033) //--- Read Accelero Data Reg.
(0034) //--- xf[^WX^
(0035) //---------------------------------------
(0036) static void ADXL345_GetVal(ADXL345 *p)
(0037) {
adxl345.c:ADXL345_GetVal:
  buf                  --> X+0
  p                    --> X-5
    0C77: 10       PUSH  X
    0C78: 4F       MOV   X,SP
    0C79: 38 02    ADD   SP,0x2
(0038) 	UINT8 buf[2];
(0039) 	(p->madrs).ReadBytes(&(p->madrs), 0x32, buf,2);
    0C7B: 10       PUSH  X
    0C7C: 50 02    MOV   A,0x2
    0C7E: 08       PUSH  A
    0C7F: 51 06    MOV   A,[__r0]
    0C81: 08       PUSH  A
    0C82: 10       PUSH  X
    0C83: 50 00    MOV   A,0x0
    0C85: 08       PUSH  A
    0C86: 50 32    MOV   A,0x32
    0C88: 08       PUSH  A
    0C89: 52 FB    MOV   A,[X-5]
    0C8B: 08       PUSH  A
    0C8C: 52 FC    MOV   A,[X-4]
    0C8E: 08       PUSH  A
    0C8F: 52 FC    MOV   A,[X-4]
    0C91: 01 08    ADD   A,0x8
    0C93: 53 05    MOV   [__r1],A
    0C95: 3E 05    MVI   A,[__r1]
    0C97: 53 06    MOV   [__r0],A
    0C99: 3E 05    MVI   A,[__r1]
    0C9B: 5C       MOV   X,A
    0C9C: 51 06    MOV   A,[__r0]
    0C9E: 7C 15 6A LCALL __plcall
    0CA1: 38 F9    ADD   SP,0xF9
    0CA3: 20       POP   X
(0040) 	p->xdat = ((buf[1] & 0x3) << 8) | buf[0];
    0CA4: 52 01    MOV   A,[X+1]
    0CA6: 21 03    AND   A,0x3
    0CA8: 53 06    MOV   [__r0],A
    0CAA: 52 00    MOV   A,[X+0]
    0CAC: 53 05    MOV   [__r1],A
    0CAE: 52 FC    MOV   A,[X-4]
    0CB0: 01 0D    ADD   A,0xD
    0CB2: 53 03    MOV   [__r3],A
    0CB4: 51 06    MOV   A,[__r0]
    0CB6: 3F 03    MVI   [__r3],A
    0CB8: 51 05    MOV   A,[__r1]
    0CBA: 3F 03    MVI   [__r3],A
(0041) 	(p->madrs).ReadBytes(&(p->madrs), 0x34,buf,2);
    0CBC: 10       PUSH  X
    0CBD: 50 02    MOV   A,0x2
    0CBF: 08       PUSH  A
    0CC0: 51 06    MOV   A,[__r0]
    0CC2: 08       PUSH  A
    0CC3: 10       PUSH  X
    0CC4: 50 00    MOV   A,0x0
    0CC6: 08       PUSH  A
    0CC7: 50 34    MOV   A,0x34
    0CC9: 08       PUSH  A
    0CCA: 52 FB    MOV   A,[X-5]
    0CCC: 08       PUSH  A
    0CCD: 52 FC    MOV   A,[X-4]
    0CCF: 08       PUSH  A
    0CD0: 52 FC    MOV   A,[X-4]
    0CD2: 01 08    ADD   A,0x8
    0CD4: 53 05    MOV   [__r1],A
    0CD6: 3E 05    MVI   A,[__r1]
    0CD8: 53 06    MOV   [__r0],A
    0CDA: 3E 05    MVI   A,[__r1]
    0CDC: 5C       MOV   X,A
    0CDD: 51 06    MOV   A,[__r0]
    0CDF: 7C 15 6A LCALL __plcall
    0CE2: 38 F9    ADD   SP,0xF9
    0CE4: 20       POP   X
(0042) 	p->ydat = ((buf[1] & 0x3) << 8) | buf[0];
    0CE5: 52 01    MOV   A,[X+1]
    0CE7: 21 03    AND   A,0x3
    0CE9: 53 06    MOV   [__r0],A
    0CEB: 52 00    MOV   A,[X+0]
    0CED: 53 05    MOV   [__r1],A
    0CEF: 52 FC    MOV   A,[X-4]
    0CF1: 01 0F    ADD   A,0xF
    0CF3: 53 03    MOV   [__r3],A
    0CF5: 51 06    MOV   A,[__r0]
    0CF7: 3F 03    MVI   [__r3],A
    0CF9: 51 05    MOV   A,[__r1]
    0CFB: 3F 03    MVI   [__r3],A
(0043) 	(p->madrs).ReadBytes(&(p->madrs), 0x36,buf,2);
    0CFD: 10       PUSH  X
    0CFE: 50 02    MOV   A,0x2
    0D00: 08       PUSH  A
    0D01: 51 06    MOV   A,[__r0]
    0D03: 08       PUSH  A
    0D04: 10       PUSH  X
    0D05: 50 00    MOV   A,0x0
    0D07: 08       PUSH  A
    0D08: 50 36    MOV   A,0x36
    0D0A: 08       PUSH  A
    0D0B: 52 FB    MOV   A,[X-5]
    0D0D: 08       PUSH  A
    0D0E: 52 FC    MOV   A,[X-4]
    0D10: 08       PUSH  A
    0D11: 52 FC    MOV   A,[X-4]
    0D13: 01 08    ADD   A,0x8
    0D15: 53 05    MOV   [__r1],A
    0D17: 3E 05    MVI   A,[__r1]
    0D19: 53 06    MOV   [__r0],A
    0D1B: 3E 05    MVI   A,[__r1]
    0D1D: 5C       MOV   X,A
    0D1E: 51 06    MOV   A,[__r0]
    0D20: 7C 15 6A LCALL __plcall
    0D23: 38 F9    ADD   SP,0xF9
    0D25: 20       POP   X
(0044) 	p->zdat = ((buf[1] & 0x3) << 8) | buf[0];
    0D26: 52 01    MOV   A,[X+1]
    0D28: 21 03    AND   A,0x3
    0D2A: 53 06    MOV   [__r0],A
    0D2C: 52 00    MOV   A,[X+0]
    0D2E: 53 05    MOV   [__r1],A
    0D30: 52 FC    MOV   A,[X-4]
    0D32: 01 11    ADD   A,0x11
    0D34: 53 03    MOV   [__r3],A
    0D36: 51 06    MOV   A,[__r0]
    0D38: 3F 03    MVI   [__r3],A
    0D3A: 51 05    MOV   A,[__r1]
    0D3C: 3F 03    MVI   [__r3],A
    0D3E: 38 FE    ADD   SP,0xFE
    0D40: 20       POP   X
    0D41: 7F       RET   
(0045) }
(0046) 
(0047) void ADXL345_Setup(
(0048) 		ADXL345 *p,
(0049) 		UINT8 bswadrs,
(0050) 		UINT8 bswch,
(0051) 		UINT8 devadrs,
(0052) 		UINT8 option)
(0053) {
_ADXL345_Setup:
  option               --> X-9
  devadrs              --> X-8
  bswch                --> X-7
  bswadrs              --> X-6
  p                    --> X-5
    0D42: 10       PUSH  X
    0D43: 4F       MOV   X,SP
(0054) 
(0055) 	p->xdat = 0;
    0D44: 52 FC    MOV   A,[X-4]
    0D46: 01 0D    ADD   A,0xD
    0D48: 53 05    MOV   [__r1],A
    0D4A: 50 00    MOV   A,0x0
    0D4C: 3F 05    MVI   [__r1],A
    0D4E: 3F 05    MVI   [__r1],A
(0056) 	p->ydat = 0;
    0D50: 52 FC    MOV   A,[X-4]
    0D52: 01 0F    ADD   A,0xF
    0D54: 53 05    MOV   [__r1],A
    0D56: 50 00    MOV   A,0x0
    0D58: 3F 05    MVI   [__r1],A
    0D5A: 3F 05    MVI   [__r1],A
(0057) 	p->zdat = 0;
    0D5C: 52 FC    MOV   A,[X-4]
    0D5E: 01 11    ADD   A,0x11
    0D60: 53 05    MOV   [__r1],A
    0D62: 50 00    MOV   A,0x0
    0D64: 3F 05    MVI   [__r1],A
    0D66: 3F 05    MVI   [__r1],A
(0058) 	p->Start  = &ADXL345_Start;
    0D68: 52 FC    MOV   A,[X-4]
    0D6A: 01 13    ADD   A,0x13
    0D6C: 74       INC   A
    0D6D: 53 05    MOV   [__r1],A
    0D6F: 50 23    MOV   A,0x23
    0D71: 3F 05    MVI   [__r1],A
(0059) 	p->GetID  = &ADXL345_GetID;
    0D73: 52 FC    MOV   A,[X-4]
    0D75: 01 15    ADD   A,0x15
    0D77: 74       INC   A
    0D78: 53 05    MOV   [__r1],A
    0D7A: 50 21    MOV   A,0x21
    0D7C: 3F 05    MVI   [__r1],A
(0060) 	p->GetVal = &ADXL345_GetVal;
    0D7E: 52 FC    MOV   A,[X-4]
    0D80: 01 17    ADD   A,0x17
    0D82: 74       INC   A
    0D83: 53 05    MOV   [__r1],A
    0D85: 50 1F    MOV   A,0x1F
    0D87: 3F 05    MVI   [__r1],A
(0061) 
(0062) 	MI2C_Setup(&(p->madrs), bswadrs, bswch, devadrs, option);
    0D89: 52 F7    MOV   A,[X-9]
    0D8B: 08       PUSH  A
    0D8C: 52 F8    MOV   A,[X-8]
    0D8E: 08       PUSH  A
    0D8F: 52 F9    MOV   A,[X-7]
    0D91: 08       PUSH  A
    0D92: 52 FA    MOV   A,[X-6]
    0D94: 08       PUSH  A
    0D95: 52 FB    MOV   A,[X-5]
    0D97: 08       PUSH  A
    0D98: 52 FC    MOV   A,[X-4]
    0D9A: 08       PUSH  A
    0D9B: 7C 13 B3 LCALL _MI2C_Setup
    0D9E: 38 FA    ADD   SP,0xFA
    0DA0: 20       POP   X
    0DA1: 7F       RET   
FILE: Z:\TMP\Modulio\Proj\V8\PSoC1\MODU~C60\MODU~C60\main.c
(0001) //----------------------------------------
(0002) //--- LPS25H Test Program
(0003) //----------------------------------------
(0004) //
(0005) #include <stdio.h>
(0006) #define	EXTERN
(0007) #include "Modulio.h"
(0008) #include "ACM1602.h"
(0009) #include "ADXL345.h"
(0010) #undef EXTERN
(0011) 
(0012) ACM1602	lcd;
(0013) ADXL345	gsense;
(0014) char	s[16];
(0015) 
(0016) void pr2dec(char *s, UINT8 dat)
(0017) {
_pr2dec:
  dat                  --> X-6
  s                    --> X-5
    0DA2: 10       PUSH  X
    0DA3: 4F       MOV   X,SP
(0018) 	*s++ = (dat/10) + '0';
    0DA4: 52 FC    MOV   A,[X-4]
    0DA6: 53 05    MOV   [__r1],A
    0DA8: 52 FB    MOV   A,[X-5]
    0DAA: 53 06    MOV   [__r0],A
    0DAC: 51 05    MOV   A,[__r1]
    0DAE: 01 01    ADD   A,0x1
    0DB0: 54 FC    MOV   [X-4],A
    0DB2: 51 06    MOV   A,[__r0]
    0DB4: 09 00    ADC   A,0x0
    0DB6: 54 FB    MOV   [X-5],A
    0DB8: 50 0A    MOV   A,0xA
    0DBA: 08       PUSH  A
    0DBB: 52 FA    MOV   A,[X-6]
    0DBD: 08       PUSH  A
    0DBE: 7C 15 16 LCALL 0x1516
    0DC1: 18       POP   A
    0DC2: 53 04    MOV   [__r2],A
    0DC4: 38 FF    ADD   SP,0xFF
    0DC6: 06 04 30 ADD   [__r2],0x30
    0DC9: 51 04    MOV   A,[__r2]
    0DCB: 3F 05    MVI   [__r1],A
(0019) 	*s++ = (dat%10) + '0';
    0DCD: 52 FC    MOV   A,[X-4]
    0DCF: 53 05    MOV   [__r1],A
    0DD1: 52 FB    MOV   A,[X-5]
    0DD3: 53 06    MOV   [__r0],A
    0DD5: 51 05    MOV   A,[__r1]
    0DD7: 01 01    ADD   A,0x1
    0DD9: 54 FC    MOV   [X-4],A
    0DDB: 51 06    MOV   A,[__r0]
    0DDD: 09 00    ADC   A,0x0
    0DDF: 54 FB    MOV   [X-5],A
    0DE1: 50 0A    MOV   A,0xA
    0DE3: 08       PUSH  A
    0DE4: 52 FA    MOV   A,[X-6]
    0DE6: 08       PUSH  A
    0DE7: 7C 15 16 LCALL 0x1516
    0DEA: 38 FF    ADD   SP,0xFF
    0DEC: 18       POP   A
    0DED: 01 30    ADD   A,0x30
    0DEF: 3F 05    MVI   [__r1],A
(0020) 	*s = 0x00;
    0DF1: 52 FC    MOV   A,[X-4]
    0DF3: 53 05    MOV   [__r1],A
    0DF5: 50 00    MOV   A,0x0
    0DF7: 3F 05    MVI   [__r1],A
    0DF9: 20       POP   X
    0DFA: 7F       RET   
(0021) }
(0022) 
(0023) void pr4dec(char *s, UINT16 dat)
(0024) {
_pr4dec:
  dat                  --> X-7
  s                    --> X-5
    0DFB: 10       PUSH  X
    0DFC: 4F       MOV   X,SP
(0025) 	pr2dec(s, dat/100);
    0DFD: 50 00    MOV   A,0x0
    0DFF: 08       PUSH  A
    0E00: 50 64    MOV   A,0x64
    0E02: 08       PUSH  A
    0E03: 52 F9    MOV   A,[X-7]
    0E05: 08       PUSH  A
    0E06: 52 FA    MOV   A,[X-6]
    0E08: 08       PUSH  A
    0E09: 7C 15 0F LCALL 0x150F
    0E0C: 18       POP   A
    0E0D: 53 05    MOV   [__r1],A
    0E0F: 18       POP   A
    0E10: 38 FE    ADD   SP,0xFE
    0E12: 51 05    MOV   A,[__r1]
    0E14: 08       PUSH  A
    0E15: 52 FB    MOV   A,[X-5]
    0E17: 08       PUSH  A
    0E18: 52 FC    MOV   A,[X-4]
    0E1A: 08       PUSH  A
    0E1B: 9F 85    CALL  _pr2dec
    0E1D: 38 FD    ADD   SP,0xFD
(0026) 	pr2dec(s+2, dat%100);
    0E1F: 50 00    MOV   A,0x0
    0E21: 08       PUSH  A
    0E22: 50 64    MOV   A,0x64
    0E24: 08       PUSH  A
    0E25: 52 F9    MOV   A,[X-7]
    0E27: 08       PUSH  A
    0E28: 52 FA    MOV   A,[X-6]
    0E2A: 08       PUSH  A
    0E2B: 7C 15 0F LCALL 0x150F
    0E2E: 38 FE    ADD   SP,0xFE
    0E30: 18       POP   A
    0E31: 53 05    MOV   [__r1],A
    0E33: 18       POP   A
    0E34: 51 05    MOV   A,[__r1]
    0E36: 08       PUSH  A
    0E37: 52 FC    MOV   A,[X-4]
    0E39: 01 02    ADD   A,0x2
    0E3B: 53 05    MOV   [__r1],A
    0E3D: 52 FB    MOV   A,[X-5]
    0E3F: 09 00    ADC   A,0x0
    0E41: 08       PUSH  A
    0E42: 51 05    MOV   A,[__r1]
    0E44: 08       PUSH  A
    0E45: 9F 5B    CALL  _pr2dec
    0E47: 38 FD    ADD   SP,0xFD
(0027) 	*(s+4) = 0x00;
    0E49: 52 FC    MOV   A,[X-4]
    0E4B: 01 04    ADD   A,0x4
    0E4D: 53 05    MOV   [__r1],A
    0E4F: 50 00    MOV   A,0x0
    0E51: 3F 05    MVI   [__r1],A
    0E53: 20       POP   X
    0E54: 7F       RET   
(0028) }
(0029) 
(0030) int main(void)
(0031) {
_main:
  fz                   --> X+8
  fy                   --> X+7
  fx                   --> X+6
  z                    --> X+4
  y                    --> X+2
  x                    --> X+0
    0E55: 10       PUSH  X
    0E56: 4F       MOV   X,SP
    0E57: 38 09    ADD   SP,0x9
(0032) 	UINT16 x,y,z;
(0033) 	UINT8 fx, fy, fz;
(0034) 	MI2C_Start();
    0E59: 7C 14 09 LCALL _MI2C_Start
(0035) 	ACM1602_Setup(&lcd, BSW_ADRS_DEFAULT, 0, ACM1602_ADRS0, 0);
    0E5C: 50 00    MOV   A,0x0
    0E5E: 08       PUSH  A
    0E5F: 50 50    MOV   A,0x50
    0E61: 08       PUSH  A
    0E62: 50 00    MOV   A,0x0
    0E64: 08       PUSH  A
    0E65: 50 74    MOV   A,0x74
    0E67: 08       PUSH  A
    0E68: 50 00    MOV   A,0x0
    0E6A: 08       PUSH  A
    0E6B: 50 37    MOV   A,0x37
    0E6D: 08       PUSH  A
    0E6E: 7C 0B 8D LCALL _ACM1602_Setup
(0036) 	ADXL345_Setup(&gsense, BSW_ADRS_DEFAULT, 1, ADXL345_ADRS0, 0);
    0E71: 50 00    MOV   A,0x0
    0E73: 08       PUSH  A
    0E74: 50 1D    MOV   A,0x1D
    0E76: 08       PUSH  A
    0E77: 50 01    MOV   A,0x1
    0E79: 08       PUSH  A
    0E7A: 50 74    MOV   A,0x74
    0E7C: 08       PUSH  A
    0E7D: 50 00    MOV   A,0x0
    0E7F: 08       PUSH  A
    0E80: 50 1E    MOV   A,0x1E
    0E82: 08       PUSH  A
    0E83: 7C 0D 42 LCALL _ADXL345_Setup
    0E86: 38 F4    ADD   SP,0xF4
(0037) 	lcd.Start(&lcd);
    0E88: 10       PUSH  X
    0E89: 50 00    MOV   A,0x0
    0E8B: 08       PUSH  A
    0E8C: 50 37    MOV   A,0x37
    0E8E: 08       PUSH  A
    0E8F: 5F 05 47 MOV   [__r1],[lcd+16]
    0E92: 5F 06 46 MOV   [__r0],[lcd+15]
    0E95: 58 05    MOV   X,[__r1]
    0E97: 51 06    MOV   A,[__r0]
    0E99: 7C 15 6A LCALL __plcall
    0E9C: 38 FE    ADD   SP,0xFE
(0038) 	lcd.Position(&lcd, 0, 0);
    0E9E: 50 00    MOV   A,0x0
    0EA0: 08       PUSH  A
    0EA1: 08       PUSH  A
    0EA2: 50 00    MOV   A,0x0
    0EA4: 08       PUSH  A
    0EA5: 50 37    MOV   A,0x37
    0EA7: 08       PUSH  A
    0EA8: 5F 05 49 MOV   [__r1],[lcd+18]
    0EAB: 5F 06 48 MOV   [__r0],[lcd+17]
    0EAE: 58 05    MOV   X,[__r1]
    0EB0: 51 06    MOV   A,[__r0]
    0EB2: 7C 15 6A LCALL __plcall
    0EB5: 38 FC    ADD   SP,0xFC
(0039) 	lcd.PrCString(&lcd, "X:");
    0EB7: 50 01    MOV   A,0x1
    0EB9: 08       PUSH  A
    0EBA: 50 BE    MOV   A,0xBE
    0EBC: 08       PUSH  A
    0EBD: 50 00    MOV   A,0x0
    0EBF: 08       PUSH  A
    0EC0: 50 37    MOV   A,0x37
    0EC2: 08       PUSH  A
    0EC3: 5F 05 55 MOV   [__r1],[lcd+30]
    0EC6: 5F 06 54 MOV   [__r0],[lcd+29]
    0EC9: 58 05    MOV   X,[__r1]
    0ECB: 51 06    MOV   A,[__r0]
    0ECD: 7C 15 6A LCALL __plcall
    0ED0: 38 FC    ADD   SP,0xFC
(0040) 	lcd.Position(&lcd, 0, 8);
    0ED2: 50 08    MOV   A,0x8
    0ED4: 08       PUSH  A
    0ED5: 50 00    MOV   A,0x0
    0ED7: 08       PUSH  A
    0ED8: 50 00    MOV   A,0x0
    0EDA: 08       PUSH  A
    0EDB: 50 37    MOV   A,0x37
    0EDD: 08       PUSH  A
    0EDE: 5F 05 49 MOV   [__r1],[lcd+18]
    0EE1: 5F 06 48 MOV   [__r0],[lcd+17]
    0EE4: 58 05    MOV   X,[__r1]
    0EE6: 51 06    MOV   A,[__r0]
    0EE8: 7C 15 6A LCALL __plcall
    0EEB: 38 FC    ADD   SP,0xFC
(0041) 	lcd.PrCString(&lcd, "Y:");
    0EED: 50 01    MOV   A,0x1
    0EEF: 08       PUSH  A
    0EF0: 50 BB    MOV   A,0xBB
    0EF2: 08       PUSH  A
    0EF3: 50 00    MOV   A,0x0
    0EF5: 08       PUSH  A
    0EF6: 50 37    MOV   A,0x37
    0EF8: 08       PUSH  A
    0EF9: 5F 05 55 MOV   [__r1],[lcd+30]
    0EFC: 5F 06 54 MOV   [__r0],[lcd+29]
    0EFF: 58 05    MOV   X,[__r1]
    0F01: 51 06    MOV   A,[__r0]
    0F03: 7C 15 6A LCALL __plcall
    0F06: 38 FC    ADD   SP,0xFC
(0042) 	lcd.Position(&lcd, 1, 0);
    0F08: 50 00    MOV   A,0x0
    0F0A: 08       PUSH  A
    0F0B: 50 01    MOV   A,0x1
    0F0D: 08       PUSH  A
    0F0E: 50 00    MOV   A,0x0
    0F10: 08       PUSH  A
    0F11: 50 37    MOV   A,0x37
    0F13: 08       PUSH  A
    0F14: 5F 05 49 MOV   [__r1],[lcd+18]
    0F17: 5F 06 48 MOV   [__r0],[lcd+17]
    0F1A: 58 05    MOV   X,[__r1]
    0F1C: 51 06    MOV   A,[__r0]
    0F1E: 7C 15 6A LCALL __plcall
    0F21: 38 FC    ADD   SP,0xFC
(0043) 	lcd.PrCString(&lcd, "Z:");
    0F23: 50 01    MOV   A,0x1
    0F25: 08       PUSH  A
    0F26: 50 B8    MOV   A,0xB8
    0F28: 08       PUSH  A
    0F29: 50 00    MOV   A,0x0
    0F2B: 08       PUSH  A
    0F2C: 50 37    MOV   A,0x37
    0F2E: 08       PUSH  A
    0F2F: 5F 05 55 MOV   [__r1],[lcd+30]
    0F32: 5F 06 54 MOV   [__r0],[lcd+29]
    0F35: 58 05    MOV   X,[__r1]
    0F37: 51 06    MOV   A,[__r0]
    0F39: 7C 15 6A LCALL __plcall
    0F3C: 38 FC    ADD   SP,0xFC
(0044) 	lcd.Position(&lcd, 1, 8);
    0F3E: 50 08    MOV   A,0x8
    0F40: 08       PUSH  A
    0F41: 50 01    MOV   A,0x1
    0F43: 08       PUSH  A
    0F44: 50 00    MOV   A,0x0
    0F46: 08       PUSH  A
    0F47: 50 37    MOV   A,0x37
    0F49: 08       PUSH  A
    0F4A: 5F 05 49 MOV   [__r1],[lcd+18]
    0F4D: 5F 06 48 MOV   [__r0],[lcd+17]
    0F50: 58 05    MOV   X,[__r1]
    0F52: 51 06    MOV   A,[__r0]
    0F54: 7C 15 6A LCALL __plcall
    0F57: 38 FC    ADD   SP,0xFC
(0045) 	lcd.PrCString(&lcd, "ADXL345");
    0F59: 50 01    MOV   A,0x1
    0F5B: 08       PUSH  A
    0F5C: 50 B0    MOV   A,0xB0
    0F5E: 08       PUSH  A
    0F5F: 50 00    MOV   A,0x0
    0F61: 08       PUSH  A
    0F62: 50 37    MOV   A,0x37
    0F64: 08       PUSH  A
    0F65: 5F 05 55 MOV   [__r1],[lcd+30]
    0F68: 5F 06 54 MOV   [__r0],[lcd+29]
    0F6B: 58 05    MOV   X,[__r1]
    0F6D: 51 06    MOV   A,[__r0]
    0F6F: 7C 15 6A LCALL __plcall
    0F72: 38 FC    ADD   SP,0xFC
(0046) 	gsense.Start(&gsense);
    0F74: 50 00    MOV   A,0x0
    0F76: 08       PUSH  A
    0F77: 50 1E    MOV   A,0x1E
    0F79: 08       PUSH  A
    0F7A: 5F 05 32 MOV   [__r1],[gsense+20]
    0F7D: 5F 06 31 MOV   [__r0],[gsense+19]
    0F80: 58 05    MOV   X,[__r1]
    0F82: 51 06    MOV   A,[__r0]
    0F84: 7C 15 6A LCALL __plcall
    0F87: 38 FE    ADD   SP,0xFE
    0F89: 20       POP   X
    0F8A: 81 99    JMP   0x1124
(0047) 	while(1) {
(0048) 		gsense.GetVal(&gsense);
    0F8C: 10       PUSH  X
    0F8D: 50 00    MOV   A,0x0
    0F8F: 08       PUSH  A
    0F90: 50 1E    MOV   A,0x1E
    0F92: 08       PUSH  A
    0F93: 5F 05 36 MOV   [__r1],[gsense+24]
    0F96: 5F 06 35 MOV   [__r0],[gsense+23]
    0F99: 58 05    MOV   X,[__r1]
    0F9B: 51 06    MOV   A,[__r0]
    0F9D: 7C 15 6A LCALL __plcall
    0FA0: 38 FE    ADD   SP,0xFE
    0FA2: 20       POP   X
(0049) 		x = gsense.xdat;
    0FA3: 51 2C    MOV   A,[gsense+14]
    0FA5: 54 01    MOV   [X+1],A
    0FA7: 51 2B    MOV   A,[gsense+13]
    0FA9: 54 00    MOV   [X+0],A
(0050) 		if (x & 0x200) {
    0FAB: 55 05 00 MOV   [__r1],0x0
    0FAE: 52 00    MOV   A,[X+0]
    0FB0: 21 02    AND   A,0x2
    0FB2: B0 06    JNZ   0x0FB9
    0FB4: 3C 05 00 CMP   [__r1],0x0
    0FB7: A0 12    JZ    0x0FCA
(0051) 			fx = '-';
    0FB9: 56 06 2D MOV   [X+6],0x2D
(0052) 			x = 0x400-x;
    0FBC: 50 00    MOV   A,0x0
    0FBE: 13 01    SUB   A,[X+1]
    0FC0: 54 01    MOV   [X+1],A
    0FC2: 50 04    MOV   A,0x4
    0FC4: 1B 00    SBB   A,[X+0]
    0FC6: 54 00    MOV   [X+0],A
(0053) 		} else	fx = '+';
    0FC8: 80 04    JMP   0x0FCD
    0FCA: 56 06 2B MOV   [X+6],0x2B
(0054) 		y = gsense.ydat;
    0FCD: 51 2E    MOV   A,[gsense+16]
    0FCF: 54 03    MOV   [X+3],A
    0FD1: 51 2D    MOV   A,[gsense+15]
    0FD3: 54 02    MOV   [X+2],A
(0055) 		if (y & 0x200) {
    0FD5: 55 05 00 MOV   [__r1],0x0
    0FD8: 52 02    MOV   A,[X+2]
    0FDA: 21 02    AND   A,0x2
    0FDC: B0 06    JNZ   0x0FE3
    0FDE: 3C 05 00 CMP   [__r1],0x0
    0FE1: A0 12    JZ    0x0FF4
(0056) 			fy = '-';
    0FE3: 56 07 2D MOV   [X+7],0x2D
(0057) 			y = 0x400-y;
    0FE6: 50 00    MOV   A,0x0
    0FE8: 13 03    SUB   A,[X+3]
    0FEA: 54 03    MOV   [X+3],A
    0FEC: 50 04    MOV   A,0x4
    0FEE: 1B 02    SBB   A,[X+2]
    0FF0: 54 02    MOV   [X+2],A
(0058) 		} else	fy = '+';
    0FF2: 80 04    JMP   0x0FF7
    0FF4: 56 07 2B MOV   [X+7],0x2B
(0059) 		z = gsense.zdat;
    0FF7: 51 30    MOV   A,[gsense+18]
    0FF9: 54 05    MOV   [X+5],A
    0FFB: 51 2F    MOV   A,[gsense+17]
    0FFD: 54 04    MOV   [X+4],A
(0060) 		if (z & 0x200) {
    0FFF: 55 05 00 MOV   [__r1],0x0
    1002: 52 04    MOV   A,[X+4]
    1004: 21 02    AND   A,0x2
    1006: B0 06    JNZ   0x100D
    1008: 3C 05 00 CMP   [__r1],0x0
    100B: A0 12    JZ    0x101E
(0061) 			fz = '-';
    100D: 56 08 2D MOV   [X+8],0x2D
(0062) 			z = 0x400-z;
    1010: 50 00    MOV   A,0x0
    1012: 13 05    SUB   A,[X+5]
    1014: 54 05    MOV   [X+5],A
    1016: 50 04    MOV   A,0x4
    1018: 1B 04    SBB   A,[X+4]
    101A: 54 04    MOV   [X+4],A
(0063) 		} else	fz = '+';
    101C: 80 04    JMP   0x1021
    101E: 56 08 2B MOV   [X+8],0x2B
(0064) 		lcd.Position(&lcd, 0, 2);
    1021: 10       PUSH  X
    1022: 50 02    MOV   A,0x2
    1024: 08       PUSH  A
    1025: 50 00    MOV   A,0x0
    1027: 08       PUSH  A
    1028: 50 00    MOV   A,0x0
    102A: 08       PUSH  A
    102B: 50 37    MOV   A,0x37
    102D: 08       PUSH  A
    102E: 5F 05 49 MOV   [__r1],[lcd+18]
    1031: 5F 06 48 MOV   [__r0],[lcd+17]
    1034: 58 05    MOV   X,[__r1]
    1036: 51 06    MOV   A,[__r0]
    1038: 7C 15 6A LCALL __plcall
    103B: 38 FC    ADD   SP,0xFC
    103D: 20       POP   X
(0065) 		lcd.WriteData(&lcd, fx);
    103E: 10       PUSH  X
    103F: 52 06    MOV   A,[X+6]
    1041: 08       PUSH  A
    1042: 50 00    MOV   A,0x0
    1044: 08       PUSH  A
    1045: 50 37    MOV   A,0x37
    1047: 08       PUSH  A
    1048: 5F 05 4D MOV   [__r1],[lcd+22]
    104B: 5F 06 4C MOV   [__r0],[lcd+21]
    104E: 58 05    MOV   X,[__r1]
    1050: 51 06    MOV   A,[__r0]
    1052: 7C 15 6A LCALL __plcall
    1055: 38 FD    ADD   SP,0xFD
    1057: 20       POP   X
(0066) 		lcd.PrHexInt(&lcd, x);
    1058: 10       PUSH  X
    1059: 52 00    MOV   A,[X+0]
    105B: 08       PUSH  A
    105C: 52 01    MOV   A,[X+1]
    105E: 08       PUSH  A
    105F: 50 00    MOV   A,0x0
    1061: 08       PUSH  A
    1062: 50 37    MOV   A,0x37
    1064: 08       PUSH  A
    1065: 5F 05 51 MOV   [__r1],[lcd+26]
    1068: 5F 06 50 MOV   [__r0],[lcd+25]
    106B: 58 05    MOV   X,[__r1]
    106D: 51 06    MOV   A,[__r0]
    106F: 7C 15 6A LCALL __plcall
    1072: 38 FC    ADD   SP,0xFC
(0067) 		lcd.Position(&lcd, 0, 10);
    1074: 50 0A    MOV   A,0xA
    1076: 08       PUSH  A
    1077: 50 00    MOV   A,0x0
    1079: 08       PUSH  A
    107A: 50 00    MOV   A,0x0
    107C: 08       PUSH  A
    107D: 50 37    MOV   A,0x37
    107F: 08       PUSH  A
    1080: 5F 05 49 MOV   [__r1],[lcd+18]
    1083: 5F 06 48 MOV   [__r0],[lcd+17]
    1086: 58 05    MOV   X,[__r1]
    1088: 51 06    MOV   A,[__r0]
    108A: 7C 15 6A LCALL __plcall
    108D: 38 FC    ADD   SP,0xFC
    108F: 20       POP   X
(0068) 		lcd.WriteData(&lcd, fy);
    1090: 10       PUSH  X
    1091: 52 07    MOV   A,[X+7]
    1093: 08       PUSH  A
    1094: 50 00    MOV   A,0x0
    1096: 08       PUSH  A
    1097: 50 37    MOV   A,0x37
    1099: 08       PUSH  A
    109A: 5F 05 4D MOV   [__r1],[lcd+22]
    109D: 5F 06 4C MOV   [__r0],[lcd+21]
    10A0: 58 05    MOV   X,[__r1]
    10A2: 51 06    MOV   A,[__r0]
    10A4: 7C 15 6A LCALL __plcall
    10A7: 38 FD    ADD   SP,0xFD
    10A9: 20       POP   X
(0069) 		lcd.PrHexInt(&lcd, y);
    10AA: 10       PUSH  X
    10AB: 52 02    MOV   A,[X+2]
    10AD: 08       PUSH  A
    10AE: 52 03    MOV   A,[X+3]
    10B0: 08       PUSH  A
    10B1: 50 00    MOV   A,0x0
    10B3: 08       PUSH  A
    10B4: 50 37    MOV   A,0x37
    10B6: 08       PUSH  A
    10B7: 5F 05 51 MOV   [__r1],[lcd+26]
    10BA: 5F 06 50 MOV   [__r0],[lcd+25]
    10BD: 58 05    MOV   X,[__r1]
    10BF: 51 06    MOV   A,[__r0]
    10C1: 7C 15 6A LCALL __plcall
    10C4: 38 FC    ADD   SP,0xFC
(0070) 		lcd.Position(&lcd, 1, 2);
    10C6: 50 02    MOV   A,0x2
    10C8: 08       PUSH  A
    10C9: 50 01    MOV   A,0x1
    10CB: 08       PUSH  A
    10CC: 50 00    MOV   A,0x0
    10CE: 08       PUSH  A
    10CF: 50 37    MOV   A,0x37
    10D1: 08       PUSH  A
    10D2: 5F 05 49 MOV   [__r1],[lcd+18]
    10D5: 5F 06 48 MOV   [__r0],[lcd+17]
    10D8: 58 05    MOV   X,[__r1]
    10DA: 51 06    MOV   A,[__r0]
    10DC: 7C 15 6A LCALL __plcall
    10DF: 38 FC    ADD   SP,0xFC
    10E1: 20       POP   X
(0071) 		lcd.WriteData(&lcd, fz);
    10E2: 10       PUSH  X
    10E3: 52 08    MOV   A,[X+8]
    10E5: 08       PUSH  A
    10E6: 50 00    MOV   A,0x0
    10E8: 08       PUSH  A
    10E9: 50 37    MOV   A,0x37
    10EB: 08       PUSH  A
    10EC: 5F 05 4D MOV   [__r1],[lcd+22]
    10EF: 5F 06 4C MOV   [__r0],[lcd+21]
    10F2: 58 05    MOV   X,[__r1]
    10F4: 51 06    MOV   A,[__r0]
    10F6: 7C 15 6A LCALL __plcall
    10F9: 38 FD    ADD   SP,0xFD
    10FB: 20       POP   X
(0072) 		lcd.PrHexInt(&lcd, z);
    10FC: 10       PUSH  X
    10FD: 52 04    MOV   A,[X+4]
    10FF: 08       PUSH  A
    1100: 52 05    MOV   A,[X+5]
    1102: 08       PUSH  A
    1103: 50 00    MOV   A,0x0
    1105: 08       PUSH  A
    1106: 50 37    MOV   A,0x37
    1108: 08       PUSH  A
    1109: 5F 05 51 MOV   [__r1],[lcd+26]
    110C: 5F 06 50 MOV   [__r0],[lcd+25]
    110F: 58 05    MOV   X,[__r1]
    1111: 51 06    MOV   A,[__r0]
    1113: 7C 15 6A LCALL __plcall
    1116: 38 FC    ADD   SP,0xFC
    1118: 20       POP   X
(0073) 		MI2C_Waitms(200);
    1119: 50 00    MOV   A,0x0
    111B: 08       PUSH  A
    111C: 50 C8    MOV   A,0xC8
    111E: 08       PUSH  A
    111F: 7C 14 0D LCALL _MI2C_Waitms
    1122: 38 FE    ADD   SP,0xFE
(0074) 	}
    1124: 8E 67    JMP   0x0F8C
(0075) }
FILE: Z:\TMP\Modulio\Proj\V8\PSoC1\lib_modulio\modulio_common.c
(0001) //=======================================
(0002) //= Modulio Common Library		=
(0003) //=					=
(0004) //=======================================
(0005) //
(0006) #include "Modulio.h"
(0007) #define EXTERN
(0008) #include "Modulio_HAL.h"
(0009) #undef EXTERN
(0010) 
(0011) //=======================================
(0012) //= Middle Level I2C API		=
(0013) //= xAPI			=
(0014) //=					=
(0015) //=======================================
(0016) //
(0017) 
(0018) //---------------------------------------
(0019) //- Write multiple data on I2C		-
(0020) //- oCg			-
(0021) //-					-
(0022) //- Return Valueil)		-
(0023) //- ==MI2C_NAKslave(0x00)		-
(0024) //-	Error occured on I2C bus	-
(0025) //-	G[		-
(0026) //- == MI2C_ACKslave			-
(0027) //-	Xfr complete with no error	-
(0028) //-	I			-
(0029) //---------------------------------------
(0030) //
(0031) static UINT8 MI2C_bWriteBytes(UINT8 bSlaveAddr, UINT8 *pbXferData, UINT8 bCnt, UINT8 bMode)
(0032) {
modulio_common.c:MI2C_bWriteBytes:
  counts               --> X+1
  stat                 --> X+0
  bMode                --> X-8
  bCnt                 --> X-7
  pbXferData           --> X-6
  bSlaveAddr           --> X-4
    112B: 10       PUSH  X
    112C: 4F       MOV   X,SP
    112D: 38 02    ADD   SP,0x2
(0033) 	UINT8 stat;
(0034) 	UINT8 counts;
(0035) 	stat = MI2C_ACKslave;
    112F: 56 00 00 MOV   [X+0],0x0
(0036) 	if ((bSlaveAddr & 0x80)==0x00) {	// Send SlaveAddr if it is valid(0x00-0x7f)
    1132: 48 FC 80 TST   [X-4],0x80
    1135: B0 2E    JNZ   0x1164
(0037) 						// X[uAhX0x00`0x7fAhXw
(0038) 		if (bMode & MI2C_RepStart)
    1137: 48 F8 01 TST   [X-8],0x1
    113A: A0 10    JZ    0x114B
(0039) 			stat = MI2C_fSendRepStart(bSlaveAddr, MI2C_WRITE);
    113C: 50 00    MOV   A,0x0
    113E: 08       PUSH  A
    113F: 52 FC    MOV   A,[X-4]
    1141: 08       PUSH  A
    1142: 7C 14 40 LCALL _MI2C_fSendRepStart
    1145: 38 FE    ADD   SP,0xFE
    1147: 54 00    MOV   [X+0],A
    1149: 80 0E    JMP   0x1158
(0040) 		else	stat = MI2C_fSendStart(bSlaveAddr, MI2C_WRITE);
    114B: 50 00    MOV   A,0x0
    114D: 08       PUSH  A
    114E: 52 FC    MOV   A,[X-4]
    1150: 08       PUSH  A
    1151: 7C 14 1C LCALL _MI2C_fSendStart
    1154: 38 FE    ADD   SP,0xFE
    1156: 54 00    MOV   [X+0],A
(0041) 		if (stat != MI2C_ACKslave) {
    1158: 3D 00 00 CMP   [X+0],0x0
    115B: A0 08    JZ    0x1164
(0042) 			MI2C_SendStop();
    115D: 7C 14 64 LCALL _MI2C_SendStop
(0043) 			return(stat);
    1160: 52 00    MOV   A,[X+0]
    1162: 80 2D    JMP   0x1190
(0044) 		}
(0045) 	}
(0046) 	for (counts = 0; counts < bCnt; counts++) {
    1164: 56 01 00 MOV   [X+1],0x0
    1167: 80 18    JMP   0x1180
(0047) 		stat = MI2C_fWrite(*pbXferData);
    1169: 52 FB    MOV   A,[X-5]
    116B: 53 05    MOV   [__r1],A
    116D: 3E 05    MVI   A,[__r1]
    116F: 08       PUSH  A
    1170: 7C 14 6A LCALL _MI2C_fWrite
    1173: 38 FF    ADD   SP,0xFF
    1175: 54 00    MOV   [X+0],A
(0048) 		if (stat != MI2C_ACKslave)
    1177: 3D 00 00 CMP   [X+0],0x0
    117A: A0 03    JZ    0x117E
(0049) 			break;
    117C: 80 09    JMP   0x1186
(0050) 	}
    117E: 77 01    INC   [X+1]
    1180: 52 01    MOV   A,[X+1]
    1182: 3B F9    CMP   A,[X-7]
    1184: CF E4    JC    0x1169
(0051) 
(0052) 	if (bMode & MI2C_NoStop)
    1186: 48 F8 02 TST   [X-8],0x2
(0053) 		;
    1189: B0 04    JNZ   0x118E
(0054) 	else	MI2C_SendStop();
    118B: 7C 14 64 LCALL _MI2C_SendStop
(0055) 	return(stat);
    118E: 52 00    MOV   A,[X+0]
    1190: 38 FE    ADD   SP,0xFE
    1192: 20       POP   X
    1193: 7F       RET   
(0056) }
(0057) 
(0058) 
(0059) //---------------------------------------
(0060) //- Read multiple data on I2C		-
(0061) //- oCg			-
(0062) //-					-
(0063) //- Return Valueil)		-
(0064) //- ==MI2C_NAKslave(0x00)		-
(0065) //-	Error occured on I2C bus	-
(0066) //-	G[		-
(0067) //- == MI2C_ACKslave			-
(0068) //-	Xfr complete with no error	-
(0069) //-	I			-
(0070) //---------------------------------------
(0071) //
(0072) static UINT8 MI2C_fReadBytes(UINT8 bSlaveAddr, UINT8 *pbXferData, UINT8 bCnt, UINT8 bMode)
(0073) {
modulio_common.c:MI2C_fReadBytes:
  stat                 --> X+1
  counts               --> X+0
  bMode                --> X-8
  bCnt                 --> X-7
  pbXferData           --> X-6
  bSlaveAddr           --> X-4
    1194: 10       PUSH  X
    1195: 4F       MOV   X,SP
    1196: 38 04    ADD   SP,0x4
(0074) 	UINT8 stat;
(0075) 	UINT8 counts;
(0076) 	stat = MI2C_ACKslave;
    1198: 56 01 00 MOV   [X+1],0x0
(0077) 	if ((bSlaveAddr & 0x80)==0x00) {	// Send SlaveAddr if it is valid(0x00-0x7f)
    119B: 48 FC 80 TST   [X-4],0x80
    119E: B0 2E    JNZ   0x11CD
(0078) 						// X[uAhX0x00`0x7fAhXw
(0079) 		if (bMode & MI2C_RepStart)
    11A0: 48 F8 01 TST   [X-8],0x1
    11A3: A0 10    JZ    0x11B4
(0080) 			stat = MI2C_fSendRepStart(bSlaveAddr, MI2C_READ);
    11A5: 50 01    MOV   A,0x1
    11A7: 08       PUSH  A
    11A8: 52 FC    MOV   A,[X-4]
    11AA: 08       PUSH  A
    11AB: 7C 14 40 LCALL _MI2C_fSendRepStart
    11AE: 38 FE    ADD   SP,0xFE
    11B0: 54 01    MOV   [X+1],A
    11B2: 80 0E    JMP   0x11C1
(0081) 		else	stat = MI2C_fSendStart(bSlaveAddr, MI2C_READ);
    11B4: 50 01    MOV   A,0x1
    11B6: 08       PUSH  A
    11B7: 52 FC    MOV   A,[X-4]
    11B9: 08       PUSH  A
    11BA: 7C 14 1C LCALL _MI2C_fSendStart
    11BD: 38 FE    ADD   SP,0xFE
    11BF: 54 01    MOV   [X+1],A
(0082) 		if (stat != MI2C_ACKslave) {
    11C1: 3D 01 00 CMP   [X+1],0x0
    11C4: A0 08    JZ    0x11CD
(0083) 			MI2C_SendStop();
    11C6: 7C 14 64 LCALL _MI2C_SendStop
(0084) 			return(stat);
    11C9: 52 01    MOV   A,[X+1]
    11CB: 80 53    JMP   0x121F
(0085) 		}
(0086) 	}
(0087) 	for (counts = 1; counts < bCnt; counts++) {
    11CD: 56 00 01 MOV   [X+0],0x1
    11D0: 80 31    JMP   0x1202
(0088) 		*pbXferData++ = MI2C_bRead(MI2C_fACK);
    11D2: 52 FB    MOV   A,[X-5]
    11D4: 53 05    MOV   [__r1],A
    11D6: 52 FA    MOV   A,[X-6]
    11D8: 53 06    MOV   [__r0],A
    11DA: 51 05    MOV   A,[__r1]
    11DC: 54 03    MOV   [X+3],A
    11DE: 51 06    MOV   A,[__r0]
    11E0: 54 02    MOV   [X+2],A
    11E2: 51 05    MOV   A,[__r1]
    11E4: 01 01    ADD   A,0x1
    11E6: 54 FB    MOV   [X-5],A
    11E8: 51 06    MOV   A,[__r0]
    11EA: 09 00    ADC   A,0x0
    11EC: 54 FA    MOV   [X-6],A
    11EE: 50 01    MOV   A,0x1
    11F0: 08       PUSH  A
    11F1: 7C 14 8A LCALL _MI2C_bRead
    11F4: 38 FF    ADD   SP,0xFF
    11F6: 53 06    MOV   [__r0],A
    11F8: 52 03    MOV   A,[X+3]
    11FA: 53 03    MOV   [__r3],A
    11FC: 51 06    MOV   A,[__r0]
    11FE: 3F 03    MVI   [__r3],A
(0089) 	}
    1200: 77 00    INC   [X+0]
    1202: 52 00    MOV   A,[X+0]
    1204: 3B F9    CMP   A,[X-7]
    1206: CF CB    JC    0x11D2
(0090) 	*pbXferData = MI2C_bRead(MI2C_fNAK);
    1208: 50 00    MOV   A,0x0
    120A: 08       PUSH  A
    120B: 7C 14 8A LCALL _MI2C_bRead
    120E: 38 FF    ADD   SP,0xFF
    1210: 53 06    MOV   [__r0],A
    1212: 52 FB    MOV   A,[X-5]
    1214: 53 03    MOV   [__r3],A
    1216: 51 06    MOV   A,[__r0]
    1218: 3F 03    MVI   [__r3],A
(0091) 	MI2C_SendStop();
    121A: 7C 14 64 LCALL _MI2C_SendStop
(0092) 	return(stat);
    121D: 52 01    MOV   A,[X+1]
    121F: 38 FC    ADD   SP,0xFC
    1221: 20       POP   X
    1222: 7F       RET   
(0093) }
(0094) 
(0095) //=======================================
(0096) //= Public (High Level) I2C API		=
(0097) //= JixjAPI			=
(0098) //=					=
(0099) //=======================================
(0100) //
(0101) 
(0102) 
(0103) //---------------------------------------
(0104) //- Write multi-byte data on I2C	-
(0105) //- oCg			-
(0106) //-					-
(0107) //- Return Valueil)		-
(0108) //- ==MI2C_NAKslave(0x00)		-
(0109) //-	Error occured on I2C bus	-
(0110) //-	G[		-
(0111) //- == MI2C_ACKslave			-
(0112) //-	Xfr complete with no error	-
(0113) //-	I			-
(0114) //---------------------------------------
(0115) //
(0116) UINT8 MI2C_WriteBytes(MI2CADRS *adrs, UINT16 Reg, UINT8 *Data, UINT8 Length)
(0117) {
_MI2C_WriteBytes:
  reg                  --> X+1
  stat                 --> X+0
  Length               --> X-10
  Data                 --> X-9
  Reg                  --> X-7
  adrs                 --> X-5
    1223: 10       PUSH  X
    1224: 4F       MOV   X,SP
    1225: 38 02    ADD   SP,0x2
(0118) 	UINT8 stat,reg;
(0119) 	reg = Reg & 0xff;
    1227: 52 FA    MOV   A,[X-6]
    1229: 54 01    MOV   [X+1],A
(0120) 	if (adrs->BSW_ADRS != 0) {	// Setup channel of bus switch
    122B: 52 FC    MOV   A,[X-4]
    122D: 53 05    MOV   [__r1],A
    122F: 3E 05    MVI   A,[__r1]
    1231: A0 39    JZ    0x126B
(0121) 					// oXXCb``l
(0122) 		stat = 1 << ((adrs->BSW_CH) & 0x3);
    1233: 52 FC    MOV   A,[X-4]
    1235: 01 01    ADD   A,0x1
    1237: 53 05    MOV   [__r1],A
    1239: 3E 05    MVI   A,[__r1]
    123B: 21 03    AND   A,0x3
    123D: 55 04 01 MOV   [__r2],0x1
    1240: A0 06    JZ    0x1247
    1242: 65 04    ASL   [__r2]
    1244: 78       DEC   A
    1245: BF FC    JNZ   0x1242
    1247: 51 04    MOV   A,[__r2]
    1249: 54 00    MOV   [X+0],A
(0123) 		stat = MI2C_bWriteBytes(adrs->BSW_ADRS, &stat, 1, MI2C_CompleteXfer);
    124B: 50 00    MOV   A,0x0
    124D: 08       PUSH  A
    124E: 50 01    MOV   A,0x1
    1250: 08       PUSH  A
    1251: 51 04    MOV   A,[__r2]
    1253: 08       PUSH  A
    1254: 10       PUSH  X
    1255: 52 FC    MOV   A,[X-4]
    1257: 53 05    MOV   [__r1],A
    1259: 3E 05    MVI   A,[__r1]
    125B: 08       PUSH  A
    125C: 9E CD    CALL  modulio_common.c:MI2C_bWriteBytes
    125E: 38 FB    ADD   SP,0xFB
    1260: 54 00    MOV   [X+0],A
(0124) 		if (stat != MI2C_ACKslave)
    1262: 3D 00 00 CMP   [X+0],0x0
    1265: A0 05    JZ    0x126B
(0125) 			return(stat);
    1267: 52 00    MOV   A,[X+0]
    1269: 80 5A    JMP   0x12C4
(0126) 	}
(0127) 	if (Reg != REG_ADRS_NONE) {	// Register number is valid
    126B: 3D F9 FF CMP   [X-7],0xFF
    126E: B0 06    JNZ   0x1275
    1270: 3D FA FF CMP   [X-6],0xFF
    1273: A0 2F    JZ    0x12A3
(0128) 					// WX^w
(0129) 		stat = MI2C_bWriteBytes(adrs->DEV_ADRS,	// Send register number
    1275: 50 02    MOV   A,0x2
    1277: 08       PUSH  A
    1278: 50 01    MOV   A,0x1
    127A: 08       PUSH  A
    127B: 5A 05    MOV   [__r1],X
    127D: 06 05 01 ADD   [__r1],0x1
    1280: 51 06    MOV   A,[__r0]
    1282: 08       PUSH  A
    1283: 51 05    MOV   A,[__r1]
    1285: 08       PUSH  A
    1286: 52 FC    MOV   A,[X-4]
    1288: 01 02    ADD   A,0x2
    128A: 53 05    MOV   [__r1],A
    128C: 3E 05    MVI   A,[__r1]
    128E: 08       PUSH  A
    128F: 9E 9A    CALL  modulio_common.c:MI2C_bWriteBytes
    1291: 38 FB    ADD   SP,0xFB
    1293: 54 00    MOV   [X+0],A
(0130) 				 &reg,			// WX^
(0131) 				 1,
(0132) 				 MI2C_NoStop);
(0133) 		if (stat != MI2C_ACKslave)
    1295: 3D 00 00 CMP   [X+0],0x0
    1298: A0 05    JZ    0x129E
(0134) 			return(stat);
    129A: 52 00    MOV   A,[X+0]
    129C: 80 27    JMP   0x12C4
(0135) 		stat = DEV_ADRS_NONE;
    129E: 56 00 FF MOV   [X+0],0xFF
(0136) 	} else {
    12A1: 80 0B    JMP   0x12AD
(0137) 		stat = adrs->DEV_ADRS;
    12A3: 52 FC    MOV   A,[X-4]
    12A5: 01 02    ADD   A,0x2
    12A7: 53 05    MOV   [__r1],A
    12A9: 3E 05    MVI   A,[__r1]
    12AB: 54 00    MOV   [X+0],A
(0138) 	}
(0139) 	stat = MI2C_bWriteBytes(	// Perform write operation
    12AD: 50 00    MOV   A,0x0
    12AF: 08       PUSH  A
    12B0: 52 F6    MOV   A,[X-10]
    12B2: 08       PUSH  A
    12B3: 52 F7    MOV   A,[X-9]
    12B5: 08       PUSH  A
    12B6: 52 F8    MOV   A,[X-8]
    12B8: 08       PUSH  A
    12B9: 52 00    MOV   A,[X+0]
    12BB: 08       PUSH  A
    12BC: 9E 6D    CALL  modulio_common.c:MI2C_bWriteBytes
    12BE: 38 FB    ADD   SP,0xFB
    12C0: 54 00    MOV   [X+0],A
(0140) 			stat,		// f[^s
(0141) 			Data,
(0142) 			Length,
(0143) 			MI2C_CompleteXfer);
(0144) 	return(stat);
    12C2: 52 00    MOV   A,[X+0]
    12C4: 38 FE    ADD   SP,0xFE
    12C6: 20       POP   X
    12C7: 7F       RET   
(0145) }
(0146) 
(0147) 
(0148) //---------------------------------------
(0149) //- Write a single-byte data on I2C	-
(0150) //- 1oCg			-
(0151) //-					-
(0152) //- Return Valueil)		-
(0153) //- ==MI2C_NAKslave(0x00)		-
(0154) //-	Error occured on I2C bus	-
(0155) //-	G[		-
(0156) //- == MI2C_ACKslave			-
(0157) //-	Xfr complete with no error	-
(0158) //-	I			-
(0159) //---------------------------------------
(0160) //
(0161) UINT8 MI2C_WriteByte(MI2CADRS *adrs, UINT16 Reg, UINT8 Data)
(0162) {
_MI2C_WriteByte:
  Data                 --> X-8
  Reg                  --> X-7
  adrs                 --> X-5
    12C8: 10       PUSH  X
    12C9: 4F       MOV   X,SP
(0163) 	return(MI2C_WriteBytes(adrs, Reg, &Data, 1));
    12CA: 50 01    MOV   A,0x1
    12CC: 08       PUSH  A
    12CD: 5A 05    MOV   [__r1],X
    12CF: 16 05 08 SUB   [__r1],0x8
    12D2: 51 06    MOV   A,[__r0]
    12D4: 08       PUSH  A
    12D5: 51 05    MOV   A,[__r1]
    12D7: 08       PUSH  A
    12D8: 52 F9    MOV   A,[X-7]
    12DA: 08       PUSH  A
    12DB: 52 FA    MOV   A,[X-6]
    12DD: 08       PUSH  A
    12DE: 52 FB    MOV   A,[X-5]
    12E0: 08       PUSH  A
    12E1: 52 FC    MOV   A,[X-4]
    12E3: 08       PUSH  A
    12E4: 9F 3D    CALL  _MI2C_WriteBytes
    12E6: 38 F9    ADD   SP,0xF9
    12E8: 20       POP   X
    12E9: 7F       RET   
(0164) }
(0165) 
(0166) 
(0167) //---------------------------------------
(0168) //- Read a multi-byte data from I2C	-
(0169) //- oCg			-
(0170) //-					-
(0171) //- Return Valueil)		-
(0172) //- ==MI2C_NAKslave(0x00)		-
(0173) //-	Error occured on I2C bus	-
(0174) //-	G[		-
(0175) //- == MI2C_ACKslave			-
(0176) //-	Xfr complete with no error	-
(0177) //-	I			-
(0178) //---------------------------------------
(0179) //
(0180) UINT8 MI2C_ReadBytes(MI2CADRS *adrs, UINT16 Reg, UINT8 *Data, UINT8 Length)
(0181) {
_MI2C_ReadBytes:
  reg                  --> X+2
  Mode                 --> X+1
  stat                 --> X+0
  Length               --> X-10
  Data                 --> X-9
  Reg                  --> X-7
  adrs                 --> X-5
    12EA: 10       PUSH  X
    12EB: 4F       MOV   X,SP
    12EC: 38 03    ADD   SP,0x3
(0182) 	UINT8 Mode,reg,stat;
(0183) 	reg = Reg & 0xff;
    12EE: 52 FA    MOV   A,[X-6]
    12F0: 54 02    MOV   [X+2],A
(0184) 	if (adrs->BSW_ADRS != 0) {	// Setup channel number of bus switch
    12F2: 52 FC    MOV   A,[X-4]
    12F4: 53 05    MOV   [__r1],A
    12F6: 3E 05    MVI   A,[__r1]
    12F8: A0 39    JZ    0x1332
(0185) 					// `l
(0186) 		stat = 1 << ((adrs->BSW_CH) & 0x3);
    12FA: 52 FC    MOV   A,[X-4]
    12FC: 01 01    ADD   A,0x1
    12FE: 53 05    MOV   [__r1],A
    1300: 3E 05    MVI   A,[__r1]
    1302: 21 03    AND   A,0x3
    1304: 55 04 01 MOV   [__r2],0x1
    1307: A0 06    JZ    0x130E
    1309: 65 04    ASL   [__r2]
    130B: 78       DEC   A
    130C: BF FC    JNZ   0x1309
    130E: 51 04    MOV   A,[__r2]
    1310: 54 00    MOV   [X+0],A
(0187) 		stat = MI2C_bWriteBytes(adrs->BSW_ADRS, &stat, 1, MI2C_CompleteXfer);
    1312: 50 00    MOV   A,0x0
    1314: 08       PUSH  A
    1315: 50 01    MOV   A,0x1
    1317: 08       PUSH  A
    1318: 51 04    MOV   A,[__r2]
    131A: 08       PUSH  A
    131B: 10       PUSH  X
    131C: 52 FC    MOV   A,[X-4]
    131E: 53 05    MOV   [__r1],A
    1320: 3E 05    MVI   A,[__r1]
    1322: 08       PUSH  A
    1323: 9E 06    CALL  modulio_common.c:MI2C_bWriteBytes
    1325: 38 FB    ADD   SP,0xFB
    1327: 54 00    MOV   [X+0],A
(0188) 		if (stat != MI2C_ACKslave)
    1329: 3D 00 00 CMP   [X+0],0x0
    132C: A0 05    JZ    0x1332
(0189) 			return(stat);
    132E: 52 00    MOV   A,[X+0]
    1330: 80 59    JMP   0x138A
(0190) 	}
(0191) 	if (Reg != REG_ADRS_NONE) {	// Write register address if it is valid
    1332: 3D F9 FF CMP   [X-7],0xFF
    1335: B0 06    JNZ   0x133C
    1337: 3D FA FF CMP   [X-6],0xFF
    133A: A0 2F    JZ    0x136A
(0192) 					// WX^AhXw
(0193) 		stat = MI2C_bWriteBytes(adrs->DEV_ADRS,	// Send register number
    133C: 50 02    MOV   A,0x2
    133E: 08       PUSH  A
    133F: 50 01    MOV   A,0x1
    1341: 08       PUSH  A
    1342: 5A 05    MOV   [__r1],X
    1344: 06 05 02 ADD   [__r1],0x2
    1347: 51 06    MOV   A,[__r0]
    1349: 08       PUSH  A
    134A: 51 05    MOV   A,[__r1]
    134C: 08       PUSH  A
    134D: 52 FC    MOV   A,[X-4]
    134F: 01 02    ADD   A,0x2
    1351: 53 05    MOV   [__r1],A
    1353: 3E 05    MVI   A,[__r1]
    1355: 08       PUSH  A
    1356: 9D D3    CALL  modulio_common.c:MI2C_bWriteBytes
    1358: 38 FB    ADD   SP,0xFB
    135A: 54 00    MOV   [X+0],A
(0194) 				 &reg,			// WX^
(0195) 				 1,
(0196) 				 MI2C_NoStop);
(0197) 		if (stat != MI2C_ACKslave)
    135C: 3D 00 00 CMP   [X+0],0x0
    135F: A0 05    JZ    0x1365
(0198) 			return(stat);
    1361: 52 00    MOV   A,[X+0]
    1363: 80 26    JMP   0x138A
(0199) 		Mode = MI2C_RepStart;	// REP.START should be used for following read operation
    1365: 56 01 01 MOV   [X+1],0x1
(0200) 					// [hREPEATED STARTRfBV
(0201) 	} else {
    1368: 80 04    JMP   0x136D
(0202) 		Mode = MI2C_CompleteXfer;	// START should be used for following read operation
    136A: 56 01 00 MOV   [X+1],0x0
(0203) 	}					// [hSTART
(0204) 	stat = MI2C_fReadBytes(adrs->DEV_ADRS,	// Perform read operation
    136D: 52 01    MOV   A,[X+1]
    136F: 08       PUSH  A
    1370: 52 F6    MOV   A,[X-10]
    1372: 08       PUSH  A
    1373: 52 F7    MOV   A,[X-9]
    1375: 08       PUSH  A
    1376: 52 F8    MOV   A,[X-8]
    1378: 08       PUSH  A
    1379: 52 FC    MOV   A,[X-4]
    137B: 01 02    ADD   A,0x2
    137D: 53 05    MOV   [__r1],A
    137F: 3E 05    MVI   A,[__r1]
    1381: 08       PUSH  A
    1382: 9E 10    CALL  modulio_common.c:MI2C_fReadBytes
    1384: 38 FB    ADD   SP,0xFB
    1386: 54 00    MOV   [X+0],A
(0205) 			Data,			// [hs
(0206) 			Length,
(0207) 			Mode);
(0208) 	return(stat);
    1388: 52 00    MOV   A,[X+0]
    138A: 38 FD    ADD   SP,0xFD
    138C: 20       POP   X
    138D: 7F       RET   
(0209) }
(0210) 
(0211) 
(0212) //---------------------------------------
(0213) //- Read a single-byte data from I2C	-
(0214) //- 1oCg			-
(0215) //-					-
(0216) //- Return Valueil)		-
(0217) //-	None				-
(0218) //-	ij			-
(0219) //---------------------------------------
(0220) //
(0221) UINT8 MI2C_ReadByte(MI2CADRS *adrs, UINT16 Reg, UINT8 *Data)
(0222) {
_MI2C_ReadByte:
  sts                  --> X+0
  Data                 --> X-9
  Reg                  --> X-7
  adrs                 --> X-5
    138E: 10       PUSH  X
    138F: 4F       MOV   X,SP
    1390: 38 01    ADD   SP,0x1
(0223) 	UINT8 sts;
(0224) 	sts = MI2C_ReadBytes(adrs, Reg, Data, 1);
    1392: 50 01    MOV   A,0x1
    1394: 08       PUSH  A
    1395: 52 F7    MOV   A,[X-9]
    1397: 08       PUSH  A
    1398: 52 F8    MOV   A,[X-8]
    139A: 08       PUSH  A
    139B: 52 F9    MOV   A,[X-7]
    139D: 08       PUSH  A
    139E: 52 FA    MOV   A,[X-6]
    13A0: 08       PUSH  A
    13A1: 52 FB    MOV   A,[X-5]
    13A3: 08       PUSH  A
    13A4: 52 FC    MOV   A,[X-4]
    13A6: 08       PUSH  A
    13A7: 9F 41    CALL  _MI2C_ReadBytes
    13A9: 38 F9    ADD   SP,0xF9
    13AB: 54 00    MOV   [X+0],A
(0225) 	return(sts);
    13AD: 52 00    MOV   A,[X+0]
    13AF: 38 FF    ADD   SP,0xFF
    13B1: 20       POP   X
    13B2: 7F       RET   
(0226) }
(0227) 
(0228) 
(0229) //---------------------------------------
(0230) //- Setup MI2CADRS database		-
(0231) //- MI2CADRS			-
(0232) //- Return Valueil)		-
(0233) //-	None				-
(0234) //-	ij			-
(0235) //---------------------------------------
(0236) //
(0237) void MI2C_Setup(MI2CADRS *adrs,
(0238) 		UINT8 bswadrs,
(0239) 		UINT8 bswch,
(0240) 		UINT8 devadrs,
(0241) 		UINT8 option)
(0242) {
_MI2C_Setup:
  option               --> X-9
  devadrs              --> X-8
  bswch                --> X-7
  bswadrs              --> X-6
  adrs                 --> X-5
    13B3: 10       PUSH  X
    13B4: 4F       MOV   X,SP
(0243) 	adrs->BSW_ADRS = bswadrs;
    13B5: 52 FC    MOV   A,[X-4]
    13B7: 53 05    MOV   [__r1],A
    13B9: 52 FA    MOV   A,[X-6]
    13BB: 3F 05    MVI   [__r1],A
(0244) 	adrs->BSW_CH = bswch;
    13BD: 52 FC    MOV   A,[X-4]
    13BF: 01 01    ADD   A,0x1
    13C1: 53 05    MOV   [__r1],A
    13C3: 52 F9    MOV   A,[X-7]
    13C5: 3F 05    MVI   [__r1],A
(0245) 	adrs->DEV_ADRS = devadrs;
    13C7: 52 FC    MOV   A,[X-4]
    13C9: 01 02    ADD   A,0x2
    13CB: 53 05    MOV   [__r1],A
    13CD: 52 F8    MOV   A,[X-8]
    13CF: 3F 05    MVI   [__r1],A
(0246) 	adrs->OPTION_1 = option;
    13D1: 52 FC    MOV   A,[X-4]
    13D3: 01 03    ADD   A,0x3
    13D5: 53 05    MOV   [__r1],A
    13D7: 52 F7    MOV   A,[X-9]
    13D9: 3F 05    MVI   [__r1],A
(0247) 	adrs->WriteBytes = &MI2C_WriteBytes;
    13DB: 52 FC    MOV   A,[X-4]
    13DD: 01 04    ADD   A,0x4
    13DF: 74       INC   A
    13E0: 53 05    MOV   [__r1],A
    13E2: 50 2B    MOV   A,0x2B
    13E4: 3F 05    MVI   [__r1],A
(0248) 	adrs->WriteByte = &MI2C_WriteByte;
    13E6: 52 FC    MOV   A,[X-4]
    13E8: 01 06    ADD   A,0x6
    13EA: 74       INC   A
    13EB: 53 05    MOV   [__r1],A
    13ED: 50 29    MOV   A,0x29
    13EF: 3F 05    MVI   [__r1],A
(0249) 	adrs->ReadBytes = &MI2C_ReadBytes;
    13F1: 52 FC    MOV   A,[X-4]
    13F3: 01 08    ADD   A,0x8
    13F5: 74       INC   A
    13F6: 53 05    MOV   [__r1],A
    13F8: 50 27    MOV   A,0x27
    13FA: 3F 05    MVI   [__r1],A
(0250) 	adrs->ReadByte = &MI2C_ReadByte;
    13FC: 52 FC    MOV   A,[X-4]
    13FE: 01 0A    ADD   A,0xA
    1400: 74       INC   A
    1401: 53 05    MOV   [__r1],A
    1403: 50 25    MOV   A,0x25
    1405: 3F 05    MVI   [__r1],A
(0251) 	return;
    1407: 20       POP   X
    1408: 7F       RET   
(0252) }
(0253) 
(0254) //---------------------------------------
(0255) //- Initialize I2C hardware		-
(0256) //- I2Cn[hEFA		-
(0257) //- Return Valueil)		-
(0258) //-	None				-
(0259) //-	ij			-
(0260) //---------------------------------------
(0261) //
(0262) void MI2C_Start(void)
(0263) {
(0264) 	MI2C_Startup();
_MI2C_Start:
    1409: 7C 14 D2 LCALL _MI2C_Startup
    140C: 7F       RET   
(0265) }
(0266) 
(0267) 
(0268) //=======================================
(0269) //= Delay N(ms)				=
(0270) //= N~bfBC			=
(0271) //=======================================
(0272) void MI2C_Waitms(UINT16 delay)
(0273) {
_MI2C_Waitms:
  delay                --> X-5
    140D: 10       PUSH  X
    140E: 4F       MOV   X,SP
(0274) 	MI2C_WaitMills(delay);
    140F: 52 FB    MOV   A,[X-5]
(0275) }
(0276) 
FILE: Z:\TMP\Modulio\Proj\V8\PSoC1\lib_modulio\Modulio_PSOC1.h
(0001) //=======================================
(0002) //= Modulio Device depend Library Header=
(0003) //=					=
(0004) //=======================================
(0005) //
(0006) #include "m8c.h"
(0007) #include "PSoCAPI.h"
(0008) 
(0009) #define EXTERN
(0010) #include "Modulio.h"
(0011) #undef EXTERN
(0012) #include "Modulio_HAL.h"
(0013) 
(0014) //=======================================
(0015) //= Low Level I2C API			=
(0016) //= xAPI				=
(0017) //=					=
(0018) //=======================================
(0019) 
(0020) //---------------------------------------
(0021) //- Generate START condition on I2C	-
(0022) //- X^[gRfBV		-
(0023) //-					-
(0024) //- Return Valueil)		-
(0025) //- ==0: Slave acknowleged		-
(0026) //-	X[u		-
(0027) //- !=0: Slave didn't acknowlege	-
(0028) //-	X[u	-
(0029) //---------------------------------------
(0030) //
(0031) UINT8 MI2C_fSendStart(UINT8 bSlaveAddr, UINT8 fRW)
(0032) {
_MI2C_fSendStart:
  stat                 --> X+0
  fRW                  --> X-5
  bSlaveAddr           --> X-4
    141C: 10       PUSH  X
    141D: 4F       MOV   X,SP
    141E: 38 01    ADD   SP,0x1
(0033) 	UINT8 stat;
(0034) 	stat = I2CHW_1_fSendStart(bSlaveAddr, fRW);
    1420: 10       PUSH  X
    1421: 52 FB    MOV   A,[X-5]
    1423: 08       PUSH  A
    1424: 52 FC    MOV   A,[X-4]
    1426: 20       POP   X
    1427: 7C 04 85 LCALL _I2CHW_1_fSendStart
    142A: 20       POP   X
    142B: 54 00    MOV   [X+0],A
(0035) 	if (stat == 0)
    142D: 3D 00 00 CMP   [X+0],0x0
    1430: B0 06    JNZ   0x1437
(0036) 		stat = MI2C_NAKslave;
    1432: 56 00 01 MOV   [X+0],0x1
    1435: 80 04    JMP   0x143A
(0037) 	else	stat = MI2C_ACKslave;
    1437: 56 00 00 MOV   [X+0],0x0
(0038) 	return(stat);
    143A: 52 00    MOV   A,[X+0]
    143C: 38 FF    ADD   SP,0xFF
    143E: 20       POP   X
    143F: 7F       RET   
(0039) }
(0040) 
(0041) 
(0042) //---------------------------------------
(0043) //- Generate Rep.START condition on I2C	-
(0044) //- s[eBbhX^[g		-
(0045) //-					-
(0046) //- Return Valueil)		-
(0047) //- ==0: Slave acknowleged		-
(0048) //-	X[u		-
(0049) //- !=0: Slave didn't acknowlege	-
(0050) //-	X[u	-
(0051) //---------------------------------------
(0052) //
(0053) UINT8 MI2C_fSendRepStart(UINT8 bSlaveAddr, UINT8 fRW)
(0054) {
_MI2C_fSendRepStart:
  stat                 --> X+0
  fRW                  --> X-5
  bSlaveAddr           --> X-4
    1440: 10       PUSH  X
    1441: 4F       MOV   X,SP
    1442: 38 01    ADD   SP,0x1
(0055) 	UINT8 stat;
(0056) 	stat = I2CHW_1_fSendRepeatStart(bSlaveAddr, fRW);
    1444: 10       PUSH  X
    1445: 52 FB    MOV   A,[X-5]
    1447: 08       PUSH  A
    1448: 52 FC    MOV   A,[X-4]
    144A: 20       POP   X
    144B: 7C 04 4C LCALL _I2CHW_1_fSendRepeatStart
    144E: 20       POP   X
    144F: 54 00    MOV   [X+0],A
(0057) 	if (stat == 0)
    1451: 3D 00 00 CMP   [X+0],0x0
    1454: B0 06    JNZ   0x145B
(0058) 		stat = MI2C_NAKslave;
    1456: 56 00 01 MOV   [X+0],0x1
    1459: 80 04    JMP   0x145E
(0059) 	else	stat = MI2C_ACKslave;
    145B: 56 00 00 MOV   [X+0],0x0
(0060) 	return(stat);
    145E: 52 00    MOV   A,[X+0]
    1460: 38 FF    ADD   SP,0xFF
    1462: 20       POP   X
    1463: 7F       RET   
(0061) }
(0062) 
(0063) //---------------------------------------
(0064) //- Generate STOP condition on I2C	-
(0065) //- XgbvRfBV		-
(0066) //-					-
(0067) //- Return Valueil)		-
(0068) //-	None				-
(0069) //-	ij			-
(0070) //---------------------------------------
(0071) //
(0072) void MI2C_SendStop(void)
(0073) {
(0074) 	I2CHW_1_SendStop();
_MI2C_SendStop:
    1464: 10       PUSH  X
    1465: 7C 05 30 LCALL _I2CHW_1_SendStop
    1468: 20       POP   X
    1469: 7F       RET   
(0075) }
(0076) 
(0077) //---------------------------------------
(0078) //- Send a single-byte on I2C bus 	-
(0079) //- PoCgM			-
(0080) //-					-
(0081) //- Return Valueil)		-
(0082) //- !=0x00: Slave faild to acknowlege	-
(0083) //-	X[uG[		-
(0084) //---------------------------------------
(0085) //
(0086) UINT8 MI2C_fWrite(UINT8 bData)
(0087) {
_MI2C_fWrite:
  stat                 --> X+0
  bData                --> X-4
    146A: 10       PUSH  X
    146B: 4F       MOV   X,SP
    146C: 38 01    ADD   SP,0x1
(0088) 	UINT8 stat;
(0089) 	stat = I2CHW_1_fWrite(bData);
    146E: 10       PUSH  X
    146F: 52 FC    MOV   A,[X-4]
    1471: 7C 04 C3 LCALL _I2CHW_1_fWrite
    1474: 20       POP   X
    1475: 54 00    MOV   [X+0],A
(0090) 	if (stat == 0)
    1477: 3D 00 00 CMP   [X+0],0x0
    147A: B0 06    JNZ   0x1481
(0091) 		stat = MI2C_NAKslave;
    147C: 56 00 01 MOV   [X+0],0x1
    147F: 80 04    JMP   0x1484
(0092) 	else	stat = MI2C_ACKslave;
    1481: 56 00 00 MOV   [X+0],0x0
(0093) 	return(stat);
    1484: 52 00    MOV   A,[X+0]
    1486: 38 FF    ADD   SP,0xFF
    1488: 20       POP   X
    1489: 7F       RET   
(0094) }
(0095) 
(0096) 
(0097) //---------------------------------------
(0098) //- Read a single-byte from I2C bus 	-
(0099) //- PoCgM			-
(0100) //-					-
(0101) //- fACK				-
(0102) //- ==MI2C_NAKslave(==0x00)		-
(0103) //-   Generate NAK after recieving data	-
(0104) //-@ ]INAKi[hIj	-
(0105) //- ==MI2C_ACKslave(!=0x00)		-
(0106) //-   Generate ACK after recieving data	-
(0107) //-@ ]IACKi[hpj	-
(0108) //-					-
(0109) //- Return Valueil)		-
(0110) //-	Data received from slave	-
(0111) //-	f[^		-
(0112) //---------------------------------------
(0113) //
(0114) UINT8 MI2C_bRead(UINT8 fACK)
(0115) {
_MI2C_bRead:
  data                 --> X+0
  fACK                 --> X-4
    148A: 10       PUSH  X
    148B: 4F       MOV   X,SP
    148C: 38 01    ADD   SP,0x1
(0116) 	UINT8 data;
(0117) 	data = I2CHW_1_bRead(fACK);
    148E: 10       PUSH  X
    148F: 52 FC    MOV   A,[X-4]
    1491: 7C 04 FD LCALL _I2CHW_1_bRead
    1494: 20       POP   X
    1495: 54 00    MOV   [X+0],A
(0118) 	return(data);
    1497: 52 00    MOV   A,[X+0]
    1499: 38 FF    ADD   SP,0xFF
    149B: 20       POP   X
    149C: 7F       RET   
(0119) }
(0120) 
(0121) 
(0122) // Create pragmas to support proper argument and return value passing
(0123) #pragma fastcall16  Delay50uTimes
(0124) #pragma fastcall16  Delay50u
(0125) #pragma fastcall16  Delay10msTimes
(0126) //-------------------------------------------------
(0127) // Prototypes of the delay API.
(0128) //-------------------------------------------------
(0129) extern void Delay50u(void);
(0130) extern void Delay50uTimes(BYTE Multiple);
(0131) extern void Delay10msTimes(BYTE TenMstimes);
(0132) //=======================================
(0133) //= Delay N(ms)				=
(0134) //= N~bfBC			=
(0135) //=======================================
(0136) void MI2C_WaitMills(UINT16 delay)
(0137) {
_MI2C_WaitMills:
  delay                --> X-5
    149D: 10       PUSH  X
    149E: 4F       MOV   X,SP
(0138) 	if (delay) {
    149F: 3D FB 00 CMP   [X-5],0x0
    14A2: B0 06    JNZ   0x14A9
    14A4: 3D FC 00 CMP   [X-4],0x0
    14A7: A0 28    JZ    0x14D0
(0139) 		while(--delay) {
    14A9: 80 08    JMP   0x14B2
(0140) 			Delay50uTimes(20);
    14AB: 10       PUSH  X
    14AC: 50 14    MOV   A,0x14
    14AE: 7C 14 ED LCALL _Delay50uTimes
    14B1: 20       POP   X
(0141) 		}
    14B2: 52 FC    MOV   A,[X-4]
    14B4: 11 01    SUB   A,0x1
    14B6: 53 05    MOV   [__r1],A
    14B8: 52 FB    MOV   A,[X-5]
    14BA: 19 00    SBB   A,0x0
    14BC: 53 06    MOV   [__r0],A
    14BE: 51 05    MOV   A,[__r1]
    14C0: 54 FC    MOV   [X-4],A
    14C2: 51 06    MOV   A,[__r0]
    14C4: 54 FB    MOV   [X-5],A
    14C6: 3C 06 00 CMP   [__r0],0x0
    14C9: BF E1    JNZ   0x14AB
    14CB: 3C 05 00 CMP   [__r1],0x0
    14CE: BF DC    JNZ   0x14AB
(0142) 	}
    14D0: 20       POP   X
    14D1: 7F       RET   
(0143) }
(0144) 
(0145) 
(0146) //---------------------------------------
(0147) //- MI2C Startup			-
(0148) //- MI2CX^[gAbv		-
(0149) //- Return Valueil)		-
(0150) //-	None				-
(0151) //-	ij			-
(0152) //---------------------------------------
(0153) //
(0154) void MI2C_Startup(void)
(0155) {
(0156) 	M8C_EnableGInt;
_MI2C_Startup:
    14D2: 71 01    OR    F,0x1
(0157) 	I2CHW_1_Start();
    14D4: 10       PUSH  X
    14D5: 7C 03 50 LCALL _I2CHW_1_Start
(0158) 	I2CHW_1_EnableMstr();
    14D8: 7C 03 5E LCALL _I2CHW_1_EnableMstr
(0159) 	I2CHW_1_EnableInt();
    14DB: 7C 03 53 LCALL _I2CHW_1_EnableInt
(0160) }
(0161) 
FILE: ..\..\lib_modulio\psoc1_delay.asm (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: delay.asm
                                        (0004) ;;
                                        (0005) ;;  DESCRIPTION: Delay functions implementation file
                                        (0006) ;;
                                        (0007) ;;-----------------------------------------------------------------------------
                                        (0008) ;;  Copyright (c) Cypress MicroSystems 2002-2006. All Rights Reserved.
                                        (0009) ;;*****************************************************************************
                                        (0010) ;;*****************************************************************************
                                        (0011) 
                                        (0012) ;-----------------------------------------------------------------------------
                                        (0013) ;  Include Files
                                        (0014) ;-----------------------------------------------------------------------------
                                        (0015) include "m8c.inc"
                                        (0016) include "memory.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------------------------------------
                                        (0021) export  Delay50uTimes
                                        (0022) export _Delay50uTimes
                                        (0023) 
                                        (0024) export  Delay50u
                                        (0025) export _Delay50u
                                        (0026) 
                                        (0027) export  Delay10msTimes
                                        (0028) export _Delay10msTimes
                                        (0029) 
                                        (0030) 
                                        (0031) area text(rom)
                                        (0032) .SECTION
                                        (0033) ;-----------------------------------------------------------------------------
                                        (0034) ;  FUNCTION NAME: DelaySeconds
                                        (0035) ;
                                        (0036) ;  DESCRIPTION:
                                        (0037) ;     Delay increments of 10mSeconds
                                        (0038) ;
                                        (0039) ;-----------------------------------------------------------------------------
                                        (0040) ;
                                        (0041) ;  ARGUMENTS:
                                        (0042) ;     A contains the delay multiplier
                                        (0043) ;
                                        (0044) ;  RETURNS:
                                        (0045) ;
                                        (0046) ;  SIDE EFFECTS:
                                        (0047) ;    The A and X registers may be modified by this or future implementations
                                        (0048) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0049) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0050) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0051) ;    functions.
                                        (0052) 
                                        (0053) 
                                        (0054)  Delay10msTimes:
                                        (0055) _Delay10msTimes:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_1
14E0: 08       PUSH  A                  (0057) 	push A
                                        (0058) 
14E1: 50 C8    MOV   A,0xC8             (0059) 	mov A, 200
                                        (0060) 	DELAY50US:
14E3: 90 16    CALL  _Delay50u          (0061)     call  Delay50u
14E5: 78       DEC   A                  (0062)     dec   A
14E6: BF FC    JNZ   0x14E3             (0063)     jnz   DELAY50US
                                        (0064) 
14E8: 18       POP   A                  (0065) 	pop A
14E9: 78       DEC   A                  (0066) 	dec   A
14EA: BF F5    JNZ   _Delay10msTimes    (0067)     jnz   Delay10msTimes
                                        (0068) 
                                        (0069)     RAM_EPILOGUE RAM_USE_CLASS_1
14EC: 7F       RET                      (0070)     ret
                                        (0071) .ENDSECTION
                                        (0072) 
                                        (0073) 
                                        (0074) 
                                        (0075) 
                                        (0076) .SECTION
                                        (0077) ;-----------------------------------------------------------------------------
                                        (0078) ;  FUNCTION NAME: Delay50uTimes
                                        (0079) ;
                                        (0080) ;  DESCRIPTION:
                                        (0081) ;     Delay increments of 50uSeconds
                                        (0082) ;
                                        (0083) ;-----------------------------------------------------------------------------
                                        (0084) ;
                                        (0085) ;  ARGUMENTS:
                                        (0086) ;     A contains the delay multiplier
                                        (0087) ;
                                        (0088) ;  RETURNS:
                                        (0089) ;
                                        (0090) ;  SIDE EFFECTS:
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097) ;
                                        (0098) 
                                        (0099)  Delay50uTimes:
                                        (0100) _Delay50uTimes:
                                        (0101)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0102) 
14ED: 90 0C    CALL  _Delay50u          (0103)     call  Delay50u
14EF: 78       DEC   A                  (0104) 	dec A
14F0: BF FC    JNZ   _Delay50uTimes     (0105)     jnz   Delay50uTimes
                                        (0106) 
                                        (0107) 	
                                        (0108)     RAM_EPILOGUE RAM_USE_CLASS_1
14F2: 7F       RET                      (0109)     ret
                                        (0110) 
                                        (0111) .ENDSECTION
                                        (0112) 
                                        (0113) ;-----------------------------------------------------------------------------
                                        (0114) ;  FUNCTION NAME: Delay50u
                                        (0115) ;
                                        (0116) ;  DESCRIPTION:
                                        (0117) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0118) ;     Slower clock frequencies the delay will be;
                                        (0119) ;           1.5
                                        (0120) ;        -------------- * 50uSec
                                        (0121) ;        clock_freq(MHz)
                                        (0122) ;
                                        (0123) ;
                                        (0124) ;-----------------------------------------------------------------------------
                                        (0125) ;
                                        (0126) ;  ARGUMENTS: none
                                        (0127) ;
                                        (0128) ;  RETURNS: none
                                        (0129) ;
                                        (0130) ;  SIDE EFFECTS:
                                        (0131) ;    The A and X registers may be modified by this or future implementations
                                        (0132) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0133) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0134) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0135) ;    functions.
                                        (0136) ;
                                        (0137) ;  THEORY of OPERATION or PROCEDURE:
                                        (0138) ;
                                        (0139) .LITERAL
                                        (0140)  Delay50u_Table::
                                        (0141)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0142) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0143) .ENDLITERAL
                                        (0144) .SECTION
                                        (0145) 
                                        (0146)   Delay50u:
                                        (0147)  _Delay50u:                      ; [11]  Call
                                        (0148)     RAM_PROLOGUE RAM_USE_CLASS_1
14FB: 08       PUSH  A                  (0149)     push  A
14FC: 71 10    OR    F,0x10             
                                        (0150)     M8C_SetBank1                       ; [4]
14FE: 5D E0    MOV   A,REG[0xE0]        (0151)     mov   A, reg[OSC_CR0]              ; [6] Get delay value
1500: 70 EF    AND   F,0xEF             
                                        (0152)     M8C_SetBank0                       ; [4]
1502: 21 07    AND   A,0x7              (0153)     and   A,07h                        ; [4] Mask off only the clock bits
1504: 39 05    CMP   A,0x5              (0154)     cmp   A,05h
1506: D0 06    JNC   0x150D             (0155)     jnc   Delay50u_End
1508: FF E9    INDEX Delay50u_Table     (0156)     index Delay50u_Table               ; [13] Get delay value
                                        (0157) Delay50u_Loop:                         ;
150A: 78       DEC   A                  (0158)     dec   A                            ; [4]
150B: BF FE    JNZ   0x150A             (0159)     jnz   Delay50u_Loop                ; [5]
                                        (0160) Delay50u_End:
150D: 18       POP   A                  (0161)     pop   A
                                        (0162)     RAM_EPILOGUE RAM_USE_CLASS_1
150E: 7F       RET                      (0163)     ret
