<dec f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='418' type='bool llvm::rdf::TargetOperandInfo::isPreserving(const llvm::MachineInstr &amp; In, unsigned int OpNum) const'/>
<def f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='598' ll='601' type='bool llvm::rdf::TargetOperandInfo::isPreserving(const llvm::MachineInstr &amp; In, unsigned int OpNum) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='1298' u='c' c='_ZN4llvm3rdf13DataFlowGraph9buildStmtENS0_8NodeAddrIPNS0_9BlockNodeEEERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='1344' u='c' c='_ZN4llvm3rdf13DataFlowGraph9buildStmtENS0_8NodeAddrIPNS0_9BlockNodeEEERNS_12MachineInstrE'/>
<doc f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='593'>// Target operand information.
//

// For a given instruction, check if there are any bits of RR that can remain
// unchanged across this def.</doc>
