Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jun 22 13:44:31 2021
| Host         : DESKTOP-UQ6RRIG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SevenSeg_Demo_control_sets_placed.rpt
| Design       : SevenSeg_Demo
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |             254 |           65 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | eqOp             | Val[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | contr_vect_b0    | contr_vect2      |                5 |              8 |         1.60 |
|  CLK_IBUF_BUFG | contr_vect_r0    | contr_vect2      |                5 |              8 |         1.60 |
|  CLK_IBUF_BUFG | hexval0          | geqOp            |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | contr_vect0      | contr_vect2      |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG |                  | Cntr[0]_i_1_n_0  |                7 |             27 |         3.86 |
|  CLK_IBUF_BUFG | Count_divider0   |                  |               11 |             41 |         3.73 |
|  CLK_IBUF_BUFG | Count_divider_b0 |                  |               18 |             71 |         3.94 |
|  CLK_IBUF_BUFG | Count_divider_g0 |                  |               18 |             71 |         3.94 |
|  CLK_IBUF_BUFG | Count_divider_r0 |                  |               18 |             71 |         3.94 |
+----------------+------------------+------------------+------------------+----------------+--------------+


