\hypertarget{struct_a_d_c___init_type_def}{}\doxysection{ADC\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_a_d_c___init_type_def}\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}}


Structure definition of ADC instance and ADC group regular.  




{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6}{Clock\+Prescaler}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d}{Resolution}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1}{Data\+Align}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_ac54504ce05c131459ce3404c416569e9}{Gain\+Compensation}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788}{Scan\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71}{EOCSelection}}
\item 
Functional\+State \mbox{\hyperlink{struct_a_d_c___init_type_def_afce1d078350e06a4f8850207d0b81271}{Low\+Power\+Auto\+Wait}}
\item 
Functional\+State \mbox{\hyperlink{struct_a_d_c___init_type_def_a1fc1365e223886a079d7c673f0f90b56}{Continuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7}{Nbr\+Of\+Conversion}}
\item 
Functional\+State \mbox{\hyperlink{struct_a_d_c___init_type_def_afb62fa7128d7c97d53d2eb170ad467eb}{Discontinuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8}{Nbr\+Of\+Disc\+Conversion}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b}{External\+Trig\+Conv}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede}{External\+Trig\+Conv\+Edge}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a03a8fd245e5e79329d289c3c2381bd0d}{Sampling\+Mode}}
\item 
Functional\+State \mbox{\hyperlink{struct_a_d_c___init_type_def_a2c35c52d6f47c62915fa7d011e526510}{DMAContinuous\+Requests}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a63237364ceaf8692adea5dd58420086a}{Overrun}}
\item 
Functional\+State \mbox{\hyperlink{struct_a_d_c___init_type_def_a693ef3079c6f2c8588beacb44fce185f}{Oversampling\+Mode}}
\item 
\mbox{\hyperlink{struct_a_d_c___oversampling_type_def}{ADC\+\_\+\+Oversampling\+Type\+Def}} \mbox{\hyperlink{struct_a_d_c___init_type_def_af2b1be3b90d94f331e3688b8f3df528d}{Oversampling}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure definition of ADC instance and ADC group regular. 

\begin{DoxyNote}{Note}
Parameters of this structure are shared within 2 scopes\+:
\begin{DoxyItemize}
\item Scope entire ADC (affects ADC groups regular and injected)\+: Clock\+Prescaler, Resolution, Data\+Align, Gain\+Compensation, Scan\+Conv\+Mode, EOCSelection, Low\+Power\+Auto\+Wait.
\item Scope ADC group regular\+: Continuous\+Conv\+Mode, Nbr\+Of\+Conversion, Discontinuous\+Conv\+Mode, Nbr\+Of\+Disc\+Conversion, External\+Trig\+Conv, External\+Trig\+Conv\+Edge, DMAContinuous\+Requests, Overrun, Oversampling\+Mode, Oversampling, Sampling\+Mode. 
\end{DoxyItemize}

The setting of these parameters by function HAL\+\_\+\+ADC\+\_\+\+Init() is conditioned to ADC state. ADC state can be either\+:
\begin{DoxyItemize}
\item For all parameters\+: ADC disabled
\item For all parameters except \textquotesingle{}Low\+Power\+Auto\+Wait\textquotesingle{}, \textquotesingle{}DMAContinuous\+Requests\textquotesingle{} and \textquotesingle{}Oversampling\textquotesingle{}\+: ADC enabled without conversion on going on group regular.
\item For parameters \textquotesingle{}Low\+Power\+Auto\+Wait\textquotesingle{} and \textquotesingle{}DMAContinuous\+Requests\textquotesingle{}\+: ADC enabled without conversion on going on groups regular and injected. If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed without error reporting (as it can be the expected behavior in case of intended action to update another parameter (which fulfills the ADC state condition) on the fly). 
\end{DoxyItemize}
\end{DoxyNote}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6}\label{struct_a_d_c___init_type_def_a7e49d0db9ef7db8806bbfa57a1bd73a6}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ClockPrescaler@{ClockPrescaler}}
\index{ClockPrescaler@{ClockPrescaler}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockPrescaler}{ClockPrescaler}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Clock\+Prescaler}

Select ADC clock source (synchronous clock derived from APB clock or asynchronous clock derived from system clock or PLL (Refer to reference manual for list of clocks available)) and clock prescaler. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e}{ADC common -\/ Clock source}}. Note\+: The ADC clock configuration is common to all ADC instances. Note\+: In case of usage of channels on injected group, ADC frequency should be lower than AHB clock frequency /4 for resolution 12 or 10 bits, AHB clock frequency /3 for resolution 8 bits, AHB clock frequency /2 for resolution 6 bits. Note\+: In case of synchronous clock mode based on HCLK/1, the configuration must be enabled only if the system clock has a 50\% duty clock cycle (APB prescaler configured inside RCC must be bypassed and PCLK clock must have 50\% duty cycle). Refer to reference manual for details. Note\+: In case of usage of asynchronous clock, the selected clock must be preliminarily enabled at RCC top level. Note\+: This parameter can be modified only if all ADC instances are disabled. \mbox{\Hypertarget{struct_a_d_c___init_type_def_a1fc1365e223886a079d7c673f0f90b56}\label{struct_a_d_c___init_type_def_a1fc1365e223886a079d7c673f0f90b56}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ContinuousConvMode@{ContinuousConvMode}}
\index{ContinuousConvMode@{ContinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ContinuousConvMode}{ContinuousConvMode}}
{\footnotesize\ttfamily Functional\+State ADC\+\_\+\+Init\+Type\+Def\+::\+Continuous\+Conv\+Mode}

Specify whether the conversion is performed in single mode (one conversion) or continuous mode for ADC group regular, after the first ADC conversion start trigger occurred (software start or external trigger). This parameter can be set to ENABLE or DISABLE. \mbox{\Hypertarget{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1}\label{struct_a_d_c___init_type_def_af9ec9040d55aa68c23d92d174b464ac1}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DataAlign@{DataAlign}}
\index{DataAlign@{DataAlign}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DataAlign}{DataAlign}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Data\+Align}

Specify ADC data alignment in conversion data register (right or left). Refer to reference manual for alignments formats versus resolutions. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___d_a_t_a___a_l_i_g_n}{ADC conversion data alignment}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_afb62fa7128d7c97d53d2eb170ad467eb}\label{struct_a_d_c___init_type_def_afb62fa7128d7c97d53d2eb170ad467eb}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DiscontinuousConvMode@{DiscontinuousConvMode}}
\index{DiscontinuousConvMode@{DiscontinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DiscontinuousConvMode}{DiscontinuousConvMode}}
{\footnotesize\ttfamily Functional\+State ADC\+\_\+\+Init\+Type\+Def\+::\+Discontinuous\+Conv\+Mode}

Specify whether the conversions sequence of ADC group regular is performed in Complete-\/sequence/\+Discontinuous-\/sequence (main sequence subdivided in successive parts). Discontinuous mode is used only if sequencer is enabled (parameter \textquotesingle{}Scan\+Conv\+Mode\textquotesingle{}). If sequencer is disabled, this parameter is discarded. Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded. This parameter can be set to ENABLE or DISABLE. \mbox{\Hypertarget{struct_a_d_c___init_type_def_a2c35c52d6f47c62915fa7d011e526510}\label{struct_a_d_c___init_type_def_a2c35c52d6f47c62915fa7d011e526510}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DMAContinuousRequests@{DMAContinuousRequests}}
\index{DMAContinuousRequests@{DMAContinuousRequests}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAContinuousRequests}{DMAContinuousRequests}}
{\footnotesize\ttfamily Functional\+State ADC\+\_\+\+Init\+Type\+Def\+::\+DMAContinuous\+Requests}

Specify whether the DMA requests are performed in one shot mode (DMA transfer stops when number of conversions is reached) or in continuous mode (DMA transfer unlimited, whatever number of conversions). This parameter can be set to ENABLE or DISABLE. Note\+: In continuous mode, DMA must be configured in circular mode. Otherwise an overrun will be triggered when DMA buffer maximum pointer is reached. \mbox{\Hypertarget{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71}\label{struct_a_d_c___init_type_def_ae3eedd269c3acc6c6933e8a252c36e71}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!EOCSelection@{EOCSelection}}
\index{EOCSelection@{EOCSelection}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{EOCSelection}{EOCSelection}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+EOCSelection}

Specify which EOC (End Of Conversion) flag is used for conversion by polling and interruption\+: end of unitary conversion or end of sequence conversions. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___e_o_c_selection}{ADC sequencer end of unitary conversion or sequence conversions}}. \mbox{\Hypertarget{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b}\label{struct_a_d_c___init_type_def_a47aba277f9d8f3c5774983de4ce9455b}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConv@{ExternalTrigConv}}
\index{ExternalTrigConv@{ExternalTrigConv}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ExternalTrigConv}{ExternalTrigConv}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+External\+Trig\+Conv}

Select the external event source used to trigger ADC group regular conversion start. If set to ADC\+\_\+\+SOFTWARE\+\_\+\+START, external triggers are disabled and software trigger is used instead. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__regular__external__trigger__source}{ADC group regular trigger source}}. Caution\+: external trigger source is common to all ADC instances. \mbox{\Hypertarget{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede}\label{struct_a_d_c___init_type_def_aeed14631d5f1d118a252ea24edd68ede}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConvEdge@{ExternalTrigConvEdge}}
\index{ExternalTrigConvEdge@{ExternalTrigConvEdge}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ExternalTrigConvEdge}{ExternalTrigConvEdge}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+External\+Trig\+Conv\+Edge}

Select the external event edge used to trigger ADC group regular conversion start. If trigger source is set to ADC\+\_\+\+SOFTWARE\+\_\+\+START, this parameter is discarded. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__regular__external__trigger__edge}{ADC group regular trigger edge (when external trigger is selected)}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_ac54504ce05c131459ce3404c416569e9}\label{struct_a_d_c___init_type_def_ac54504ce05c131459ce3404c416569e9}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!GainCompensation@{GainCompensation}}
\index{GainCompensation@{GainCompensation}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{GainCompensation}{GainCompensation}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Gain\+Compensation}

Specify the ADC gain compensation coefficient to be applied to ADC raw conversion data, based on following formula\+: DATA = DATA(raw) $\ast$ (gain compensation coef) / 4096 2.\+12 bit format, unsigned\+: 2 bits exponents / 12 bits mantissa Gain step is 1/4096 = 0.\+000244 Gain range is 0.\+0000 to 3.\+999756 This parameter value can be 0 Gain compensation will be disabled and coefficient set to 0 1 -\/\texorpdfstring{$>$}{>} 0x3\+FFF Gain compensation will be enabled and coefficient set to specified value

Note\+: Gain compensation when enabled is applied to all channels. \mbox{\Hypertarget{struct_a_d_c___init_type_def_afce1d078350e06a4f8850207d0b81271}\label{struct_a_d_c___init_type_def_afce1d078350e06a4f8850207d0b81271}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!LowPowerAutoWait@{LowPowerAutoWait}}
\index{LowPowerAutoWait@{LowPowerAutoWait}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{LowPowerAutoWait}{LowPowerAutoWait}}
{\footnotesize\ttfamily Functional\+State ADC\+\_\+\+Init\+Type\+Def\+::\+Low\+Power\+Auto\+Wait}

Select the dynamic low power Auto Delay\+: new conversion start only when the previous conversion (for ADC group regular) or previous sequence (for ADC group injected) has been retrieved by user software, using function HAL\+\_\+\+ADC\+\_\+\+Get\+Value() or HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Get\+Value(). This feature automatically adapts the frequency of ADC conversions triggers to the speed of the system that reads the data. Moreover, this avoids risk of overrun for low frequency applications. This parameter can be set to ENABLE or DISABLE. Note\+: It is not recommended to use with interruption or DMA (HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+IT(), HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+DMA()) since these modes have to clear immediately the EOC flag (by CPU to free the IRQ pending event or by DMA). Auto wait will work but fort a very short time, discarding its intended benefit (except specific case of high load of CPU or DMA transfers which can justify usage of auto wait). Do use with polling\+: 1. Start conversion with HAL\+\_\+\+ADC\+\_\+\+Start(), 2. Later on, when ADC conversion data is needed\+: use HAL\+\_\+\+ADC\+\_\+\+Poll\+For\+Conversion() to ensure that conversion is completed and HAL\+\_\+\+ADC\+\_\+\+Get\+Value() to retrieve conversion result and trig another conversion start. (in case of usage of ADC group injected, use the equivalent functions HAL\+\_\+\+ADCEx\+Injected\+\_\+\+Start(), HAL\+\_\+\+ADCEx\+\_\+\+Injected\+Get\+Value(), ...). \mbox{\Hypertarget{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7}\label{struct_a_d_c___init_type_def_aa72b0cc3e8dac3a30097cf12093c42a7}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfConversion@{NbrOfConversion}}
\index{NbrOfConversion@{NbrOfConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfConversion}{NbrOfConversion}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Nbr\+Of\+Conversion}

Specify the number of ranks that will be converted within the regular group sequencer. To use the regular group sequencer and convert several ranks, parameter \textquotesingle{}Scan\+Conv\+Mode\textquotesingle{} must be enabled. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16. Note\+: This parameter must be modified when no conversion is on going on regular group (ADC disabled, or ADC enabled without continuous mode or external trigger that could launch a conversion). \mbox{\Hypertarget{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8}\label{struct_a_d_c___init_type_def_a5c0078be814bfe2608ae5758826eafb8}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfDiscConversion@{NbrOfDiscConversion}}
\index{NbrOfDiscConversion@{NbrOfDiscConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfDiscConversion}{NbrOfDiscConversion}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Nbr\+Of\+Disc\+Conversion}

Specifies the number of discontinuous conversions in which the main sequence of ADC group regular (parameter Nbr\+Of\+Conversion) will be subdivided. If parameter \textquotesingle{}Discontinuous\+Conv\+Mode\textquotesingle{} is disabled, this parameter is discarded. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 8. \mbox{\Hypertarget{struct_a_d_c___init_type_def_a63237364ceaf8692adea5dd58420086a}\label{struct_a_d_c___init_type_def_a63237364ceaf8692adea5dd58420086a}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!Overrun@{Overrun}}
\index{Overrun@{Overrun}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Overrun}{Overrun}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Overrun}

Select the behavior in case of overrun\+: data overwritten or preserved (default). This parameter applies to ADC group regular only. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r}{ADC group regular -\/ Overrun behavior on conversion data}}. Note\+: In case of overrun set to data preserved and usage with programming model with interruption (HAL\+\_\+\+Start\+\_\+\+IT())\+: ADC IRQ handler has to clear end of conversion flags, this induces the release of the preserved data. If needed, this data can be saved in function HAL\+\_\+\+ADC\+\_\+\+Conv\+Cplt\+Callback(), placed in user program code (called before end of conversion flags clear). Note\+: Error reporting with respect to the conversion mode\+:
\begin{DoxyItemize}
\item Usage with ADC conversion by polling for event or interruption\+: Error is reported only if overrun is set to data preserved. If overrun is set to data overwritten, user can willingly not read all the converted data, this is not considered as an erroneous case.
\item Usage with ADC conversion by DMA\+: Error is reported whatever overrun setting (DMA is expected to process all data from data register). 
\end{DoxyItemize}\mbox{\Hypertarget{struct_a_d_c___init_type_def_af2b1be3b90d94f331e3688b8f3df528d}\label{struct_a_d_c___init_type_def_af2b1be3b90d94f331e3688b8f3df528d}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!Oversampling@{Oversampling}}
\index{Oversampling@{Oversampling}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Oversampling}{Oversampling}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_a_d_c___oversampling_type_def}{ADC\+\_\+\+Oversampling\+Type\+Def}} ADC\+\_\+\+Init\+Type\+Def\+::\+Oversampling}

Specify the Oversampling parameters. Caution\+: this setting overwrites the previous oversampling configuration if oversampling is already enabled. \mbox{\Hypertarget{struct_a_d_c___init_type_def_a693ef3079c6f2c8588beacb44fce185f}\label{struct_a_d_c___init_type_def_a693ef3079c6f2c8588beacb44fce185f}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!OversamplingMode@{OversamplingMode}}
\index{OversamplingMode@{OversamplingMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OversamplingMode}{OversamplingMode}}
{\footnotesize\ttfamily Functional\+State ADC\+\_\+\+Init\+Type\+Def\+::\+Oversampling\+Mode}

Specify whether the oversampling feature is enabled or disabled. This parameter can be set to ENABLE or DISABLE. Note\+: This parameter can be modified only if there is no conversion is ongoing on ADC groups regular and injected \mbox{\Hypertarget{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d}\label{struct_a_d_c___init_type_def_abebb8d3277cb9a5aae72578076762f5d}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!Resolution@{Resolution}}
\index{Resolution@{Resolution}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Resolution}{Resolution}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Resolution}

Configure the ADC resolution. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___r_e_s_o_l_u_t_i_o_n}{ADC instance -\/ Resolution}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_a03a8fd245e5e79329d289c3c2381bd0d}\label{struct_a_d_c___init_type_def_a03a8fd245e5e79329d289c3c2381bd0d}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!SamplingMode@{SamplingMode}}
\index{SamplingMode@{SamplingMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{SamplingMode}{SamplingMode}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Sampling\+Mode}

Select the sampling mode to be used for ADC group regular conversion. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__regular__sampling__mode}{ADC group regular sampling mode}} \mbox{\Hypertarget{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788}\label{struct_a_d_c___init_type_def_a47cd689a52562a2481059a5d8ed82788}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ScanConvMode@{ScanConvMode}}
\index{ScanConvMode@{ScanConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ScanConvMode}{ScanConvMode}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+Init\+Type\+Def\+::\+Scan\+Conv\+Mode}

Configure the sequencer of ADC groups regular and injected. This parameter can be associated to parameter \textquotesingle{}Discontinuous\+Conv\+Mode\textquotesingle{} to have main sequence subdivided in successive parts. If disabled\+: Conversion is performed in single mode (one channel converted, the one defined in rank 1). Parameters \textquotesingle{}Nbr\+Of\+Conversion\textquotesingle{} and \textquotesingle{}Injected\+Nbr\+Of\+Conversion\textquotesingle{} are discarded (equivalent to set to 1). If enabled\+: Conversions are performed in sequence mode (multiple ranks defined by \textquotesingle{}Nbr\+Of\+Conversion\textquotesingle{} or \textquotesingle{}Injected\+Nbr\+Of\+Conversion\textquotesingle{} and rank of each channel in sequencer). Scan direction is upward\+: from rank 1 to rank \textquotesingle{}n\textquotesingle{}. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___scan__mode}{ADC sequencer scan mode}} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/alixh/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/\+TP\+\_\+\+Automatique/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32g4xx__hal__adc_8h}{stm32g4xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
