{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.653247",
   "Default View_TopLeft":"-491,-11",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_c2c_channel_up -pg 1 -lvl 0 -x -230 -y 1020 -defaultsOSRD
preplace port port-id_c2c_do_cc -pg 1 -lvl 4 -x 1840 -y 260 -defaultsOSRD
preplace port port-id_c2c_link_reset -pg 1 -lvl 0 -x -230 -y 1060 -defaultsOSRD
preplace port port-id_c2c_mmcm_unlocked -pg 1 -lvl 0 -x -230 -y 1080 -defaultsOSRD
preplace port port-id_c2c_phy_clk -pg 1 -lvl 0 -x -230 -y 1100 -defaultsOSRD
preplace port port-id_c2c_pma_init -pg 1 -lvl 4 -x 1840 -y 280 -defaultsOSRD
preplace port port-id_c2c_rx_valid -pg 1 -lvl 0 -x -230 -y 1120 -defaultsOSRD
preplace port port-id_c2c_tx_ready -pg 1 -lvl 0 -x -230 -y 1140 -defaultsOSRD
preplace port port-id_c2c_tx_tvalid -pg 1 -lvl 4 -x 1840 -y 300 -defaultsOSRD
preplace portBus c2c_rx_data -pg 1 -lvl 0 -x -230 -y 20 -defaultsOSRD
preplace portBus c2c_rxbufstatus -pg 1 -lvl 0 -x -230 -y 540 -defaultsOSRD
preplace portBus c2c_rxclkcorcnt -pg 1 -lvl 0 -x -230 -y 560 -defaultsOSRD
preplace portBus c2c_tx_tdata -pg 1 -lvl 4 -x 1840 -y 160 -defaultsOSRD
preplace portBus mgt_rx_data -pg 1 -lvl 0 -x -230 -y 940 -defaultsOSRD
preplace portBus mgt_rx_k -pg 1 -lvl 0 -x -230 -y 960 -defaultsOSRD
preplace portBus mgt_tx_data -pg 1 -lvl 0 -x -230 -y 980 -defaultsOSRD
preplace portBus mgt_tx_k -pg 1 -lvl 0 -x -230 -y 1000 -defaultsOSRD
preplace portBus realigned1_aligned0 -pg 1 -lvl 0 -x -230 -y 1160 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -x 1130 -y 230 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1130 -y 550 -defaultsOSRD
preplace inst bram0 -pg 1 -lvl 3 -x 1130 -y 780 -defaultsOSRD
preplace inst bram2 -pg 1 -lvl 3 -x 1130 -y 980 -defaultsOSRD
preplace inst bram3 -pg 1 -lvl 3 -x 1130 -y 1180 -defaultsOSRD
preplace inst c2c_reset_fsm_0 -pg 1 -lvl 2 -x 470 -y 100 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 470 -y 260 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 2 -x 470 -y 840 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -x 470 -y 1420 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x -60 -y 270 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x -60 -y 370 -defaultsOSRD
preplace inst bram0|axi_bram_ctrl_0 -pg 1 -lvl 1 -x 1240 -y 800 -defaultsOSRD
preplace inst bram0|axi_bram_ctrl_0_bram -pg 1 -lvl 2 -x 1520 -y 800 -defaultsOSRD
preplace inst bram2|axi_bram_ctrl_0_bram1 -pg 1 -lvl 2 -x 1520 -y 1000 -defaultsOSRD
preplace inst bram2|axi_bram_ctrl_1 -pg 1 -lvl 1 -x 1240 -y 1000 -defaultsOSRD
preplace inst bram3|axi_bram_ctrl_0_bram1 -pg 1 -lvl 2 -x 1520 -y 1200 -defaultsOSRD
preplace inst bram3|axi_bram_ctrl_1 -pg 1 -lvl 1 -x 1240 -y 1200 -defaultsOSRD
preplace netloc aurora_pma_init 1 1 2 190 430 760
preplace netloc aurora_pma_init_out 1 1 3 140 370 690J 0 1780J
preplace netloc aurora_reset_pb 1 1 3 110 0 670J 10 1740J
preplace netloc axi_c2c_multi_bit_error_out 1 1 3 220 1320 NJ 1320 1710J
preplace netloc axi_c2c_phy_clk_0_1 1 0 3 N 1100 70 1220 770
preplace netloc axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress 1 1 3 130 10 660J 20 1730J
preplace netloc bram1_delay 1 2 1 780 800n
preplace netloc bram2_delay 1 2 1 790 1000n
preplace netloc c2c_channel_up 1 0 4 NJ 1020 40 380 700J 30 1710J
preplace netloc c2c_config_error_out 1 1 3 190 1520 NJ 1520 1740J
preplace netloc c2c_link_reset_1 1 0 2 -190J 210 20
preplace netloc c2c_link_status_out 1 1 3 120 1280 730J 1330 1730J
preplace netloc c2c_m_aresetn 1 1 2 170 390 670
preplace netloc c2c_mmcm_unlocked 1 0 3 -210J 1030 30 360 710
preplace netloc c2c_reset_fsm_state 1 1 2 180 400 660
preplace netloc c2c_rx_data 1 0 3 NJ 20 90 20 650
preplace netloc c2c_rx_valid 1 0 3 -170J 1010 50 410 720
preplace netloc c2c_rxbufstatus 1 0 2 NJ 540 80
preplace netloc c2c_rxclkcorcnt 1 0 2 NJ 560 60
preplace netloc c2c_tx_data 1 1 3 170 1300 720J 1340 1770J
preplace netloc c2c_tx_ready 1 0 2 -140J 1040 90
preplace netloc c2c_tx_valid 1 1 3 180 1310 670J 1350 1760J
preplace netloc do_cc 1 1 3 230 1290 700J 1360 1750J
preplace netloc fsm_c2c_channel_up 1 1 2 210 420 680
preplace netloc mgt_rx_data_1 1 0 2 -150J 1050 N
preplace netloc mgt_rx_k_1 1 0 2 -160J 1060 40
preplace netloc mgt_tx_data_1 1 0 2 -180J 1070 30
preplace netloc mgt_tx_k_1 1 0 2 -200J 1080 20
preplace netloc realigned1_aligned0_1 1 0 2 NJ 1160 90
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 2 150 440 730
preplace netloc vio_channel_up 1 1 2 160 460 660
preplace netloc xlconstant_0_dout 1 1 1 100 270n
preplace netloc xlconstant_1_dout 1 1 1 20 300n
preplace netloc S00_AXI_1 1 1 3 220 450 740 50 1690
preplace netloc axi_interconnect_0_M00_AXI 1 1 3 230 470 750 40 1720
preplace netloc axi_interconnect_0_M01_AXI 1 2 2 810 1310 1700
preplace netloc axi_interconnect_0_M02_AXI 1 1 3 200 1210 800 1300 1690
preplace netloc bram0|s_axi_aclk_1 1 0 1 1090 800n
preplace netloc bram0|s_axi_aresetn_1 1 0 1 1100 820n
preplace netloc bram0|S_AXI_1 1 0 1 N 780
preplace netloc bram0|axi_bram_ctrl_0_BRAM_PORTA 1 1 1 N 800
preplace netloc bram2|clk_wiz_clk_out1 1 0 1 1090 1000n
preplace netloc bram2|rst_clk_wiz_100M_peripheral_aresetn 1 0 1 1100 1020n
preplace netloc bram2|axi_bram_ctrl_1_BRAM_PORTA 1 1 1 N 1000
preplace netloc bram2|axi_interconnect_0_M02_AXI 1 0 1 N 980
preplace netloc bram3|clk_wiz_clk_out1 1 0 1 1090 1200n
preplace netloc bram3|rst_clk_wiz_100M_peripheral_aresetn 1 0 1 1100 1220n
preplace netloc bram3|axi_bram_ctrl_1_BRAM_PORTA 1 1 1 N 1200
preplace netloc bram3|axi_interconnect_0_M02_AXI 1 0 1 N 1180
levelinfo -pg 1 -230 -60 470 1130 1840
levelinfo -hier bram0 * 1240 1520 *
levelinfo -hier bram2 * 1240 1520 *
levelinfo -hier bram3 * 1240 1520 *
pagesize -pg 1 -db -bbox -sgen -460 -10 2030 1720
pagesize -hier bram0 -db -bbox -sgen 1060 720 1660 880
pagesize -hier bram2 -db -bbox -sgen 1060 920 1660 1080
pagesize -hier bram3 -db -bbox -sgen 1060 1120 1660 1280
"
}
0
