//! Error Detection and Correction (EDAC) monitoring.
//!
//! Reports ECC memory errors by memory controller and DIMM, including
//! correctable (CE) and uncorrectable (UE) counts, DIMM labels, locations,
//! and grain sizes.
//!
//! ## Platform Support
//!
//! - **Linux**: `/sys/devices/system/edac/mc*/`
//! - **Windows**: `wmic memorychip` for ECC support detection
//! - **macOS**: Not typically available

use serde::{Deserialize, Serialize};
use crate::error::SimonError;

/// EDAC memory type (from EDAC subsystem).
#[derive(Debug, Clone, Copy, PartialEq, Eq, Serialize, Deserialize)]
pub enum EdacMemType {
    Ddr,
    Ddr2,
    Ddr3,
    Ddr4,
    Ddr5,
    Rddr3,
    Rddr4,
    Rddr5,
    Lpddr4,
    Lpddr5,
    Hbm2,
    Hbm3,
    Unknown,
}

impl std::fmt::Display for EdacMemType {
    fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
        match self {
            Self::Ddr => write!(f, "DDR"),
            Self::Ddr2 => write!(f, "DDR2"),
            Self::Ddr3 => write!(f, "DDR3"),
            Self::Ddr4 => write!(f, "DDR4"),
            Self::Ddr5 => write!(f, "DDR5"),
            Self::Rddr3 => write!(f, "Registered DDR3"),
            Self::Rddr4 => write!(f, "Registered DDR4"),
            Self::Rddr5 => write!(f, "Registered DDR5"),
            Self::Lpddr4 => write!(f, "LPDDR4"),
            Self::Lpddr5 => write!(f, "LPDDR5"),
            Self::Hbm2 => write!(f, "HBM2"),
            Self::Hbm3 => write!(f, "HBM3"),
            Self::Unknown => write!(f, "Unknown"),
        }
    }
}

/// EDAC error type.
#[derive(Debug, Clone, Copy, PartialEq, Eq, Serialize, Deserialize)]
pub enum EdacEdgeType {
    /// Single-bit correctable.
    Correctable,
    /// Multi-bit uncorrectable.
    Uncorrectable,
}

/// EDAC DIMM/CSROW information.
#[derive(Debug, Clone, Serialize, Deserialize)]
pub struct EdacCsRow {
    /// CSROW index.
    pub index: u32,
    /// DIMM label.
    pub label: String,
    /// Memory type.
    pub mem_type: EdacMemType,
    /// Size in MB.
    pub size_mb: u64,
    /// Correctable errors count.
    pub ce_count: u64,
    /// Uncorrectable errors count.
    pub ue_count: u64,
    /// Location (channel/slot).
    pub location: String,
    /// Grain size (error resolution in bytes).
    pub grain: u32,
}

/// EDAC memory controller.
#[derive(Debug, Clone, Serialize, Deserialize)]
pub struct EdacMemoryController {
    /// MC index.
    pub index: u32,
    /// MC name/driver.
    pub mc_name: String,
    /// Total correctable errors on this controller.
    pub ce_count: u64,
    /// Total uncorrectable errors on this controller.
    pub ue_count: u64,
    /// Whether CE errors generate a noinfo count (unattributed CE).
    pub ce_noinfo_count: u64,
    /// Whether UE errors generate a noinfo count.
    pub ue_noinfo_count: u64,
    /// CSROW / DIMM entries.
    pub csrows: Vec<EdacCsRow>,
    /// Seconds since reset.
    pub seconds_since_reset: u64,
}

/// EDAC overview.
#[derive(Debug, Clone, Serialize, Deserialize)]
pub struct EdacOverview {
    /// Memory controllers.
    pub controllers: Vec<EdacMemoryController>,
    /// Total MC count.
    pub total_controllers: u32,
    /// Total correctable errors across all controllers.
    pub total_ce: u64,
    /// Total uncorrectable errors across all controllers.
    pub total_ue: u64,
    /// Whether ECC is active.
    pub ecc_active: bool,
    /// Recommendations.
    pub recommendations: Vec<String>,
}

/// EDAC monitor.
pub struct EdacMonitor {
    overview: EdacOverview,
}

impl EdacMonitor {
    /// Create a new EDAC monitor.
    pub fn new() -> Result<Self, SimonError> {
        let overview = Self::scan()?;
        Ok(Self { overview })
    }

    /// Refresh.
    pub fn refresh(&mut self) -> Result<(), SimonError> {
        self.overview = Self::scan()?;
        Ok(())
    }

    /// Get overview.
    pub fn overview(&self) -> &EdacOverview {
        &self.overview
    }

    /// Get controllers.
    pub fn controllers(&self) -> &[EdacMemoryController] {
        &self.overview.controllers
    }

    /// Total CE count.
    pub fn total_correctable_errors(&self) -> u64 {
        self.overview.total_ce
    }

    /// Total UE count.
    pub fn total_uncorrectable_errors(&self) -> u64 {
        self.overview.total_ue
    }

    /// All DIMMs with errors.
    pub fn dimms_with_errors(&self) -> Vec<&EdacCsRow> {
        self.overview
            .controllers
            .iter()
            .flat_map(|mc| mc.csrows.iter())
            .filter(|cs| cs.ce_count > 0 || cs.ue_count > 0)
            .collect()
    }

    #[cfg(target_os = "linux")]
    fn scan() -> Result<EdacOverview, SimonError> {
        let edac_path = std::path::Path::new("/sys/devices/system/edac/mc");

        if !edac_path.exists() {
            // Try parent
            let parent = std::path::Path::new("/sys/devices/system/edac");
            if !parent.exists() {
                return Ok(Self::empty_overview());
            }
        }

        let mc_base = std::path::Path::new("/sys/devices/system/edac");
        if !mc_base.exists() {
            return Ok(Self::empty_overview());
        }

        let mut controllers = Vec::new();

        // Scan mc0, mc1, ... directories
        for i in 0..16 {
            let mc_path = mc_base.join(format!("mc/mc{}", i));
            if !mc_path.exists() {
                continue;
            }

            let mc_name = Self::read_sysfs(&mc_path.join("mc_name")).unwrap_or_else(|| format!("mc{}", i));
            let ce_count = Self::read_sysfs_u64(&mc_path.join("ce_count")).unwrap_or(0);
            let ue_count = Self::read_sysfs_u64(&mc_path.join("ue_count")).unwrap_or(0);
            let ce_noinfo = Self::read_sysfs_u64(&mc_path.join("ce_noinfo_count")).unwrap_or(0);
            let ue_noinfo = Self::read_sysfs_u64(&mc_path.join("ue_noinfo_count")).unwrap_or(0);
            let seconds = Self::read_sysfs_u64(&mc_path.join("seconds_since_reset")).unwrap_or(0);

            let mut csrows = Vec::new();

            // Scan csrow0, csrow1, ...
            for j in 0..32 {
                let csrow_path = mc_path.join(format!("csrow{}", j));
                if !csrow_path.exists() {
                    continue;
                }

                let label = Self::read_sysfs(&csrow_path.join("ch0_dimm_label"))
                    .or_else(|| Self::read_sysfs(&csrow_path.join("dimm_label")))
                    .unwrap_or_else(|| format!("csrow{}", j));

                let mem_type_str = Self::read_sysfs(&csrow_path.join("mem_type")).unwrap_or_default();
                let mem_type = Self::parse_mem_type(&mem_type_str);

                let size_mb = Self::read_sysfs_u64(&csrow_path.join("size_mb")).unwrap_or(0);
                let cs_ce = Self::read_sysfs_u64(&csrow_path.join("ce_count")).unwrap_or(0);
                let cs_ue = Self::read_sysfs_u64(&csrow_path.join("ue_count")).unwrap_or(0);
                let grain = Self::read_sysfs_u32(&csrow_path.join("grain")).unwrap_or(0);

                let location = Self::read_sysfs(&csrow_path.join("location")).unwrap_or_default();

                csrows.push(EdacCsRow {
                    index: j,
                    label,
                    mem_type,
                    size_mb,
                    ce_count: cs_ce,
                    ue_count: cs_ue,
                    location,
                    grain,
                });
            }

            // Also scan dimmN directories (newer EDAC layout)
            for j in 0..64 {
                let dimm_path = mc_path.join(format!("dimm{}", j));
                if !dimm_path.exists() {
                    continue;
                }

                let label = Self::read_sysfs(&dimm_path.join("dimm_label"))
                    .unwrap_or_else(|| format!("dimm{}", j));

                let mem_type_str = Self::read_sysfs(&dimm_path.join("dimm_mem_type")).unwrap_or_default();
                let mem_type = Self::parse_mem_type(&mem_type_str);

                let size_mb = Self::read_sysfs_u64(&dimm_path.join("size")).unwrap_or(0);
                let cs_ce = Self::read_sysfs_u64(&dimm_path.join("dimm_ce_count")).unwrap_or(0);
                let cs_ue = Self::read_sysfs_u64(&dimm_path.join("dimm_ue_count")).unwrap_or(0);

                let location = Self::read_sysfs(&dimm_path.join("dimm_location")).unwrap_or_default();

                csrows.push(EdacCsRow {
                    index: j,
                    label,
                    mem_type,
                    size_mb,
                    ce_count: cs_ce,
                    ue_count: cs_ue,
                    location,
                    grain: 0,
                });
            }

            controllers.push(EdacMemoryController {
                index: i,
                mc_name,
                ce_count,
                ue_count,
                ce_noinfo_count: ce_noinfo,
                ue_noinfo_count: ue_noinfo,
                csrows,
                seconds_since_reset: seconds,
            });
        }

        let total = controllers.len() as u32;
        let total_ce: u64 = controllers.iter().map(|mc| mc.ce_count).sum();
        let total_ue: u64 = controllers.iter().map(|mc| mc.ue_count).sum();
        let ecc_active = total > 0;

        let mut recs = Vec::new();
        if total_ue > 0 {
            recs.push(format!("CRITICAL: {} uncorrectable ECC error(s) detected — replace affected DIMM(s)", total_ue));
        }
        if total_ce > 100 {
            recs.push(format!("WARNING: {} correctable ECC errors — monitor for increasing rate", total_ce));
        }
        if !ecc_active {
            recs.push("No EDAC memory controllers found — ECC may be disabled or not supported".into());
        }

        Ok(EdacOverview {
            controllers,
            total_controllers: total,
            total_ce,
            total_ue,
            ecc_active,
            recommendations: recs,
        })
    }

    #[cfg(target_os = "linux")]
    fn parse_mem_type(s: &str) -> EdacMemType {
        match s.to_lowercase().as_str() {
            "ddr" => EdacMemType::Ddr,
            "ddr2" => EdacMemType::Ddr2,
            "ddr3" => EdacMemType::Ddr3,
            "ddr4" | "unbuffered-ddr4" => EdacMemType::Ddr4,
            "ddr5" | "unbuffered-ddr5" => EdacMemType::Ddr5,
            "rddr3" | "registered-ddr3" => EdacMemType::Rddr3,
            "rddr4" | "registered-ddr4" => EdacMemType::Rddr4,
            "rddr5" | "registered-ddr5" => EdacMemType::Rddr5,
            "lpddr4" => EdacMemType::Lpddr4,
            "lpddr5" => EdacMemType::Lpddr5,
            _ => EdacMemType::Unknown,
        }
    }

    #[cfg(target_os = "linux")]
    fn read_sysfs(path: &std::path::Path) -> Option<String> {
        std::fs::read_to_string(path).ok().map(|s| s.trim().to_string())
    }

    #[cfg(target_os = "linux")]
    fn read_sysfs_u64(path: &std::path::Path) -> Option<u64> {
        std::fs::read_to_string(path)
            .ok()
            .and_then(|s| s.trim().parse().ok())
    }

    #[cfg(target_os = "linux")]
    fn read_sysfs_u32(path: &std::path::Path) -> Option<u32> {
        std::fs::read_to_string(path)
            .ok()
            .and_then(|s| s.trim().parse().ok())
    }

    #[cfg(not(target_os = "linux"))]
    fn scan() -> Result<EdacOverview, SimonError> {
        Ok(Self::empty_overview())
    }

    fn empty_overview() -> EdacOverview {
        EdacOverview {
            controllers: Vec::new(),
            total_controllers: 0,
            total_ce: 0,
            total_ue: 0,
            ecc_active: false,
            recommendations: Vec::new(),
        }
    }
}

impl Default for EdacMonitor {
    fn default() -> Self {
        Self::new().unwrap_or(Self {
            overview: Self::empty_overview(),
        })
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_mem_type_display() {
        assert_eq!(EdacMemType::Ddr4.to_string(), "DDR4");
        assert_eq!(EdacMemType::Ddr5.to_string(), "DDR5");
        assert_eq!(EdacMemType::Rddr4.to_string(), "Registered DDR4");
    }

    #[test]
    fn test_dimms_with_errors() {
        let overview = EdacOverview {
            controllers: vec![EdacMemoryController {
                index: 0,
                mc_name: "test_mc".into(),
                ce_count: 5,
                ue_count: 0,
                ce_noinfo_count: 0,
                ue_noinfo_count: 0,
                csrows: vec![
                    EdacCsRow { index: 0, label: "DIMM_A1".into(), mem_type: EdacMemType::Ddr4, size_mb: 16384, ce_count: 5, ue_count: 0, location: "ch0/slot0".into(), grain: 8 },
                    EdacCsRow { index: 1, label: "DIMM_A2".into(), mem_type: EdacMemType::Ddr4, size_mb: 16384, ce_count: 0, ue_count: 0, location: "ch0/slot1".into(), grain: 8 },
                ],
                seconds_since_reset: 86400,
            }],
            total_controllers: 1,
            total_ce: 5,
            total_ue: 0,
            ecc_active: true,
            recommendations: Vec::new(),
        };
        let monitor = EdacMonitor { overview };
        let errored = monitor.dimms_with_errors();
        assert_eq!(errored.len(), 1);
        assert_eq!(errored[0].label, "DIMM_A1");
    }

    #[test]
    fn test_monitor_default() {
        let monitor = EdacMonitor::default();
        let _overview = monitor.overview();
    }

    #[test]
    fn test_serialization() {
        let cs = EdacCsRow {
            index: 0,
            label: "DIMM0".into(),
            mem_type: EdacMemType::Ddr5,
            size_mb: 32768,
            ce_count: 3,
            ue_count: 0,
            location: "mc0/ch0/dimm0".into(),
            grain: 8,
        };
        let json = serde_json::to_string(&cs).unwrap();
        assert!(json.contains("DIMM0"));
        let _: EdacCsRow = serde_json::from_str(&json).unwrap();
    }
}
