var annotated_dup =
[
    [ "__CAN_HandleTypeDef", "group__CAN__Exported__Types.html#struct____CAN__HandleTypeDef", "group__CAN__Exported__Types_struct____CAN__HandleTypeDef" ],
    [ "__CRYP_HandleTypeDef", "struct____CRYP__HandleTypeDef.html", "struct____CRYP__HandleTypeDef" ],
    [ "__DCMI_HandleTypeDef", "struct____DCMI__HandleTypeDef.html", "struct____DCMI__HandleTypeDef" ],
    [ "__DMA2D_HandleTypeDef", "struct____DMA2D__HandleTypeDef.html", "struct____DMA2D__HandleTypeDef" ],
    [ "__DMA_HandleTypeDef", "struct____DMA__HandleTypeDef.html", "struct____DMA__HandleTypeDef" ],
    [ "__I2C_HandleTypeDef", "group__I2C__handle__Structure__definition.html#struct____I2C__HandleTypeDef", "group__I2C__handle__Structure__definition_struct____I2C__HandleTypeDef" ],
    [ "__OSPI_HandleTypeDef", "struct____OSPI__HandleTypeDef.html", "struct____OSPI__HandleTypeDef" ],
    [ "__RNG_HandleTypeDef", "struct____RNG__HandleTypeDef.html", "struct____RNG__HandleTypeDef" ],
    [ "__RTC_HandleTypeDef", "group__RTC__Exported__Types.html#struct____RTC__HandleTypeDef", "group__RTC__Exported__Types_struct____RTC__HandleTypeDef" ],
    [ "__SAI_HandleTypeDef", "group__SAI__Handle__Structure__definition.html#struct____SAI__HandleTypeDef", "group__SAI__Handle__Structure__definition_struct____SAI__HandleTypeDef" ],
    [ "__SMARTCARD_HandleTypeDef", "group__SMARTCARD__Exported__Types.html#struct____SMARTCARD__HandleTypeDef", "group__SMARTCARD__Exported__Types_struct____SMARTCARD__HandleTypeDef" ],
    [ "__SMBUS_HandleTypeDef", "group__SMBUS__handle__Structure__definition.html#struct____SMBUS__HandleTypeDef", "group__SMBUS__handle__Structure__definition_struct____SMBUS__HandleTypeDef" ],
    [ "__SPI_HandleTypeDef", "group__SPI__Exported__Types.html#struct____SPI__HandleTypeDef", "group__SPI__Exported__Types_struct____SPI__HandleTypeDef" ],
    [ "__TSC_HandleTypeDef", "group__TSC__Exported__Types.html#struct____TSC__HandleTypeDef", "group__TSC__Exported__Types_struct____TSC__HandleTypeDef" ],
    [ "__UART_HandleTypeDef", "group__UART__Exported__Types.html#struct____UART__HandleTypeDef", "group__UART__Exported__Types_struct____UART__HandleTypeDef" ],
    [ "__USART_HandleTypeDef", "group__USART__Exported__Types.html#struct____USART__HandleTypeDef", "group__USART__Exported__Types_struct____USART__HandleTypeDef" ],
    [ "__WWDG_HandleTypeDef", "struct____WWDG__HandleTypeDef.html", "struct____WWDG__HandleTypeDef" ],
    [ "ADC_AnalogWDGConfTypeDef", "group__ADC__Exported__Types.html#structADC__AnalogWDGConfTypeDef", "group__ADC__Exported__Types_structADC__AnalogWDGConfTypeDef" ],
    [ "ADC_ChannelConfTypeDef", "group__ADC__Exported__Types.html#structADC__ChannelConfTypeDef", "group__ADC__Exported__Types_structADC__ChannelConfTypeDef" ],
    [ "ADC_InitTypeDef", "group__ADC__Exported__Types.html#structADC__InitTypeDef", "group__ADC__Exported__Types_structADC__InitTypeDef" ],
    [ "ADC_InjectionConfigTypeDef", "group__ADC__Exported__Types.html#structADC__InjectionConfigTypeDef", "group__ADC__Exported__Types_structADC__InjectionConfigTypeDef" ],
    [ "ADC_InjectionConfTypeDef", "group__ADCEx__Exported__Types.html#structADC__InjectionConfTypeDef", "group__ADCEx__Exported__Types_structADC__InjectionConfTypeDef" ],
    [ "ADC_InjOversamplingTypeDef", "group__ADCEx__Exported__Types.html#structADC__InjOversamplingTypeDef", "group__ADCEx__Exported__Types_structADC__InjOversamplingTypeDef" ],
    [ "ADC_MultiModeTypeDef", "group__ADCEx__Exported__Types.html#structADC__MultiModeTypeDef", "group__ADCEx__Exported__Types_structADC__MultiModeTypeDef" ],
    [ "ADC_OversamplingTypeDef", "group__ADC__Exported__Types.html#structADC__OversamplingTypeDef", "group__ADC__Exported__Types_structADC__OversamplingTypeDef" ],
    [ "CAN_FilterTypeDef", "group__CAN__Exported__Types.html#structCAN__FilterTypeDef", "group__CAN__Exported__Types_structCAN__FilterTypeDef" ],
    [ "CAN_InitTypeDef", "group__CAN__Exported__Types.html#structCAN__InitTypeDef", "group__CAN__Exported__Types_structCAN__InitTypeDef" ],
    [ "CAN_RxHeaderTypeDef", "group__CAN__Exported__Types.html#structCAN__RxHeaderTypeDef", "group__CAN__Exported__Types_structCAN__RxHeaderTypeDef" ],
    [ "CAN_TxHeaderTypeDef", "group__CAN__Exported__Types.html#structCAN__TxHeaderTypeDef", "group__CAN__Exported__Types_structCAN__TxHeaderTypeDef" ],
    [ "COMP_InitTypeDef", "group__COMP__Exported__Types.html#structCOMP__InitTypeDef", "group__COMP__Exported__Types_structCOMP__InitTypeDef" ],
    [ "CRC_HandleTypeDef", "group__CRC__Exported__Types.html#structCRC__HandleTypeDef", "group__CRC__Exported__Types_structCRC__HandleTypeDef" ],
    [ "CRC_InitTypeDef", "group__CRC__Exported__Types.html#structCRC__InitTypeDef", "group__CRC__Exported__Types_structCRC__InitTypeDef" ],
    [ "DAC_ChannelConfTypeDef", "stm32l4xx__hal__dac_8h.html#structDAC__ChannelConfTypeDef", "stm32l4xx__hal__dac_8h_structDAC__ChannelConfTypeDef" ],
    [ "DAC_SampleAndHoldConfTypeDef", "stm32l4xx__hal__dac_8h.html#structDAC__SampleAndHoldConfTypeDef", "stm32l4xx__hal__dac_8h_structDAC__SampleAndHoldConfTypeDef" ],
    [ "DCMI_InitTypeDef", "stm32l4xx__hal__dcmi_8h.html#structDCMI__InitTypeDef", "stm32l4xx__hal__dcmi_8h_structDCMI__InitTypeDef" ],
    [ "DCMI_SyncUnmaskTypeDef", "stm32l4xx__hal__dcmi_8h.html#structDCMI__SyncUnmaskTypeDef", "stm32l4xx__hal__dcmi_8h_structDCMI__SyncUnmaskTypeDef" ],
    [ "DFSDM_Channel_AwdTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Channel__AwdTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Channel__AwdTypeDef" ],
    [ "DFSDM_Channel_InitTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Channel__InitTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Channel__InitTypeDef" ],
    [ "DFSDM_Channel_InputTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Channel__InputTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Channel__InputTypeDef" ],
    [ "DFSDM_Channel_OutputClockTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Channel__OutputClockTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Channel__OutputClockTypeDef" ],
    [ "DFSDM_Channel_SerialInterfaceTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Channel__SerialInterfaceTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Channel__SerialInterfaceTypeDef" ],
    [ "DFSDM_Filter_AwdParamTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Filter__AwdParamTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Filter__AwdParamTypeDef" ],
    [ "DFSDM_Filter_FilterParamTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Filter__FilterParamTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Filter__FilterParamTypeDef" ],
    [ "DFSDM_Filter_InitTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Filter__InitTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Filter__InitTypeDef" ],
    [ "DFSDM_Filter_InjectedParamTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Filter__InjectedParamTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Filter__InjectedParamTypeDef" ],
    [ "DFSDM_Filter_RegularParamTypeDef", "group__DFSDM__Exported__Types.html#structDFSDM__Filter__RegularParamTypeDef", "group__DFSDM__Exported__Types_structDFSDM__Filter__RegularParamTypeDef" ],
    [ "DMA2D_CLUTCfgTypeDef", "stm32l4xx__hal__dma2d_8h.html#structDMA2D__CLUTCfgTypeDef", "stm32l4xx__hal__dma2d_8h_structDMA2D__CLUTCfgTypeDef" ],
    [ "DMA2D_InitTypeDef", "stm32l4xx__hal__dma2d_8h.html#structDMA2D__InitTypeDef", "stm32l4xx__hal__dma2d_8h_structDMA2D__InitTypeDef" ],
    [ "DMA2D_LayerCfgTypeDef", "stm32l4xx__hal__dma2d_8h.html#structDMA2D__LayerCfgTypeDef", "stm32l4xx__hal__dma2d_8h_structDMA2D__LayerCfgTypeDef" ],
    [ "DSI_CmdCfgTypeDef", "group__DSI.html#structDSI__CmdCfgTypeDef", "group__DSI_structDSI__CmdCfgTypeDef" ],
    [ "DSI_HOST_TimeoutTypeDef", "group__DSI.html#structDSI__HOST__TimeoutTypeDef", "group__DSI_structDSI__HOST__TimeoutTypeDef" ],
    [ "DSI_InitTypeDef", "group__DSI.html#structDSI__InitTypeDef", "group__DSI_structDSI__InitTypeDef" ],
    [ "DSI_LPCmdTypeDef", "group__DSI.html#structDSI__LPCmdTypeDef", "group__DSI_structDSI__LPCmdTypeDef" ],
    [ "DSI_PHY_TimerTypeDef", "group__DSI.html#structDSI__PHY__TimerTypeDef", "group__DSI_structDSI__PHY__TimerTypeDef" ],
    [ "DSI_PLLInitTypeDef", "group__DSI.html#structDSI__PLLInitTypeDef", "group__DSI_structDSI__PLLInitTypeDef" ],
    [ "DSI_VidCfgTypeDef", "group__DSI.html#structDSI__VidCfgTypeDef", "group__DSI_structDSI__VidCfgTypeDef" ],
    [ "endif", "group__ADC__Exported__Types.html#structendif", "group__ADC__Exported__Types_structendif" ],
    [ "EXTI_ConfigTypeDef", "group__EXTI__Exported__Types.html#structEXTI__ConfigTypeDef", "group__EXTI__Exported__Types_structEXTI__ConfigTypeDef" ],
    [ "EXTI_HandleTypeDef", "group__EXTI__Exported__Types.html#structEXTI__HandleTypeDef", "group__EXTI__Exported__Types_structEXTI__HandleTypeDef" ],
    [ "FLASH_OBProgramInitTypeDef", "stm32l4xx__hal__flash_8h.html#structFLASH__OBProgramInitTypeDef", "stm32l4xx__hal__flash_8h_structFLASH__OBProgramInitTypeDef" ],
    [ "FLASH_ProcessTypeDef", "stm32l4xx__hal__flash_8h.html#structFLASH__ProcessTypeDef", "stm32l4xx__hal__flash_8h_structFLASH__ProcessTypeDef" ],
    [ "FMC_NAND_InitTypeDef", "group__FMC__LL__Exported__typedef.html#structFMC__NAND__InitTypeDef", "group__FMC__LL__Exported__typedef_structFMC__NAND__InitTypeDef" ],
    [ "FMC_NAND_PCC_TimingTypeDef", "group__FMC__LL__Exported__typedef.html#structFMC__NAND__PCC__TimingTypeDef", "group__FMC__LL__Exported__typedef_structFMC__NAND__PCC__TimingTypeDef" ],
    [ "FMC_NORSRAM_InitTypeDef", "group__FMC__LL__Exported__typedef.html#structFMC__NORSRAM__InitTypeDef", "group__FMC__LL__Exported__typedef_structFMC__NORSRAM__InitTypeDef" ],
    [ "FMC_NORSRAM_TimingTypeDef", "group__FMC__LL__Exported__typedef.html#structFMC__NORSRAM__TimingTypeDef", "group__FMC__LL__Exported__typedef_structFMC__NORSRAM__TimingTypeDef" ],
    [ "GFXMMU_BuffersTypeDef", "stm32l4xx__hal__gfxmmu_8h.html#structGFXMMU__BuffersTypeDef", "stm32l4xx__hal__gfxmmu_8h_structGFXMMU__BuffersTypeDef" ],
    [ "GFXMMU_InitTypeDef", "stm32l4xx__hal__gfxmmu_8h.html#structGFXMMU__InitTypeDef", "stm32l4xx__hal__gfxmmu_8h_structGFXMMU__InitTypeDef" ],
    [ "GFXMMU_InterruptsTypeDef", "stm32l4xx__hal__gfxmmu_8h.html#structGFXMMU__InterruptsTypeDef", "stm32l4xx__hal__gfxmmu_8h_structGFXMMU__InterruptsTypeDef" ],
    [ "GFXMMU_LutLineTypeDef", "stm32l4xx__hal__gfxmmu_8h.html#structGFXMMU__LutLineTypeDef", "stm32l4xx__hal__gfxmmu_8h_structGFXMMU__LutLineTypeDef" ],
    [ "HAL_DMA_MuxRequestGeneratorConfigTypeDef", "group__DMAEx__Exported__Types.html#structHAL__DMA__MuxRequestGeneratorConfigTypeDef", "group__DMAEx__Exported__Types_structHAL__DMA__MuxRequestGeneratorConfigTypeDef" ],
    [ "HAL_DMA_MuxSyncConfigTypeDef", "group__DMAEx__Exported__Types.html#structHAL__DMA__MuxSyncConfigTypeDef", "group__DMAEx__Exported__Types_structHAL__DMA__MuxSyncConfigTypeDef" ],
    [ "HAL_MMC_CardCIDTypeDef", "group__MMC__Exported__Types__Group5.html#structHAL__MMC__CardCIDTypeDef", "group__MMC__Exported__Types__Group5_structHAL__MMC__CardCIDTypeDef" ],
    [ "HAL_MMC_CardCSDTypeDef", "group__MMC__Exported__Types__Group4.html#structHAL__MMC__CardCSDTypeDef", "group__MMC__Exported__Types__Group4_structHAL__MMC__CardCSDTypeDef" ],
    [ "HAL_MMC_CardInfoTypeDef", "group__MMC__Exported__Types__Group3.html#structHAL__MMC__CardInfoTypeDef", "group__MMC__Exported__Types__Group3_structHAL__MMC__CardInfoTypeDef" ],
    [ "HAL_SD_CardCIDTypeDef", "group__SD__Exported__Types__Group5.html#structHAL__SD__CardCIDTypeDef", "group__SD__Exported__Types__Group5_structHAL__SD__CardCIDTypeDef" ],
    [ "HAL_SD_CardCSDTypeDef", "group__SD__Exported__Types__Group4.html#structHAL__SD__CardCSDTypeDef", "group__SD__Exported__Types__Group4_structHAL__SD__CardCSDTypeDef" ],
    [ "HAL_SD_CardInfoTypeDef", "group__SD__Exported__Types__Group3.html#structHAL__SD__CardInfoTypeDef", "group__SD__Exported__Types__Group3_structHAL__SD__CardInfoTypeDef" ],
    [ "HAL_SD_CardStatusTypeDef", "group__SD__Exported__Types__Group6.html#structHAL__SD__CardStatusTypeDef", "group__SD__Exported__Types__Group6_structHAL__SD__CardStatusTypeDef" ],
    [ "I2C_InitTypeDef", "group__I2C__Configuration__Structure__definition.html#structI2C__InitTypeDef", "group__I2C__Configuration__Structure__definition_structI2C__InitTypeDef" ],
    [ "IRDA_InitTypeDef", "group__IRDA__Exported__Types.html#structIRDA__InitTypeDef", "group__IRDA__Exported__Types_structIRDA__InitTypeDef" ],
    [ "IWDG_HandleTypeDef", "group__IWDG__Exported__Types.html#structIWDG__HandleTypeDef", "group__IWDG__Exported__Types_structIWDG__HandleTypeDef" ],
    [ "IWDG_InitTypeDef", "group__IWDG__Exported__Types.html#structIWDG__InitTypeDef", "group__IWDG__Exported__Types_structIWDG__InitTypeDef" ],
    [ "LCD_HandleTypeDef", "group__LCD__Exported__Types.html#structLCD__HandleTypeDef", "group__LCD__Exported__Types_structLCD__HandleTypeDef" ],
    [ "LCD_InitTypeDef", "group__LCD__Exported__Types.html#structLCD__InitTypeDef", "group__LCD__Exported__Types_structLCD__InitTypeDef" ],
    [ "LL_ADC_CommonInitTypeDef", "group__ADC__LL__ES__INIT.html#structLL__ADC__CommonInitTypeDef", "group__ADC__LL__ES__INIT_structLL__ADC__CommonInitTypeDef" ],
    [ "LL_ADC_InitTypeDef", "group__ADC__LL__ES__INIT.html#structLL__ADC__InitTypeDef", "group__ADC__LL__ES__INIT_structLL__ADC__InitTypeDef" ],
    [ "LL_ADC_INJ_InitTypeDef", "group__ADC__LL__ES__INIT.html#structLL__ADC__INJ__InitTypeDef", "group__ADC__LL__ES__INIT_structLL__ADC__INJ__InitTypeDef" ],
    [ "LL_ADC_REG_InitTypeDef", "group__ADC__LL__ES__INIT.html#structLL__ADC__REG__InitTypeDef", "group__ADC__LL__ES__INIT_structLL__ADC__REG__InitTypeDef" ],
    [ "LL_COMP_InitTypeDef", "group__COMP__LL__ES__INIT.html#structLL__COMP__InitTypeDef", "group__COMP__LL__ES__INIT_structLL__COMP__InitTypeDef" ],
    [ "LL_DAC_InitTypeDef", "group__DAC__LL__ES__INIT.html#structLL__DAC__InitTypeDef", "group__DAC__LL__ES__INIT_structLL__DAC__InitTypeDef" ],
    [ "LL_DMA2D_ColorTypeDef", "group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__ColorTypeDef", "group__DMA2D__LL__ES__Init__Struct_structLL__DMA2D__ColorTypeDef" ],
    [ "LL_DMA2D_InitTypeDef", "group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__InitTypeDef", "group__DMA2D__LL__ES__Init__Struct_structLL__DMA2D__InitTypeDef" ],
    [ "LL_DMA2D_LayerCfgTypeDef", "group__DMA2D__LL__ES__Init__Struct.html#structLL__DMA2D__LayerCfgTypeDef", "group__DMA2D__LL__ES__Init__Struct_structLL__DMA2D__LayerCfgTypeDef" ],
    [ "LL_DMA_InitTypeDef", "group__DMA__LL__ES__INIT.html#structLL__DMA__InitTypeDef", "group__DMA__LL__ES__INIT_structLL__DMA__InitTypeDef" ],
    [ "LL_EXTI_InitTypeDef", "group__EXTI__LL__ES__INIT.html#structLL__EXTI__InitTypeDef", "group__EXTI__LL__ES__INIT_structLL__EXTI__InitTypeDef" ],
    [ "LL_GPIO_InitTypeDef", "group__GPIO__LL__ES__INIT.html#structLL__GPIO__InitTypeDef", "group__GPIO__LL__ES__INIT_structLL__GPIO__InitTypeDef" ],
    [ "LL_I2C_InitTypeDef", "group__I2C__LL__ES__INIT.html#structLL__I2C__InitTypeDef", "group__I2C__LL__ES__INIT_structLL__I2C__InitTypeDef" ],
    [ "LL_LPTIM_InitTypeDef", "group__LPTIM__LL__ES__INIT.html#structLL__LPTIM__InitTypeDef", "group__LPTIM__LL__ES__INIT_structLL__LPTIM__InitTypeDef" ],
    [ "LL_LPUART_InitTypeDef", "group__LPUART__LL__ES__INIT.html#structLL__LPUART__InitTypeDef", "group__LPUART__LL__ES__INIT_structLL__LPUART__InitTypeDef" ],
    [ "LL_OPAMP_InitTypeDef", "group__OPAMP__LL__ES__INIT.html#structLL__OPAMP__InitTypeDef", "group__OPAMP__LL__ES__INIT_structLL__OPAMP__InitTypeDef" ],
    [ "LL_RCC_ClocksTypeDef", "group__LL__ES__CLOCK__FREQ.html#structLL__RCC__ClocksTypeDef", "group__LL__ES__CLOCK__FREQ_structLL__RCC__ClocksTypeDef" ],
    [ "LL_RNG_InitTypeDef", "group__RNG__LL__ES__Init__Struct.html#structLL__RNG__InitTypeDef", "group__RNG__LL__ES__Init__Struct_structLL__RNG__InitTypeDef" ],
    [ "LL_RTC_AlarmTypeDef", "group__RTC__LL__ES__INIT.html#structLL__RTC__AlarmTypeDef", "group__RTC__LL__ES__INIT_structLL__RTC__AlarmTypeDef" ],
    [ "LL_RTC_DateTypeDef", "group__RTC__LL__ES__INIT.html#structLL__RTC__DateTypeDef", "group__RTC__LL__ES__INIT_structLL__RTC__DateTypeDef" ],
    [ "LL_RTC_InitTypeDef", "group__RTC__LL__ES__INIT.html#structLL__RTC__InitTypeDef", "group__RTC__LL__ES__INIT_structLL__RTC__InitTypeDef" ],
    [ "LL_RTC_TimeTypeDef", "group__RTC__LL__ES__INIT.html#structLL__RTC__TimeTypeDef", "group__RTC__LL__ES__INIT_structLL__RTC__TimeTypeDef" ],
    [ "LL_SPI_InitTypeDef", "group__SPI__LL__ES__INIT.html#structLL__SPI__InitTypeDef", "group__SPI__LL__ES__INIT_structLL__SPI__InitTypeDef" ],
    [ "LL_SWPMI_InitTypeDef", "group__SWPMI__LL__ES__INIT.html#structLL__SWPMI__InitTypeDef", "group__SWPMI__LL__ES__INIT_structLL__SWPMI__InitTypeDef" ],
    [ "LL_TIM_BDTR_InitTypeDef", "group__TIM__LL__ES__INIT.html#structLL__TIM__BDTR__InitTypeDef", "group__TIM__LL__ES__INIT_structLL__TIM__BDTR__InitTypeDef" ],
    [ "LL_TIM_ENCODER_InitTypeDef", "group__TIM__LL__ES__INIT.html#structLL__TIM__ENCODER__InitTypeDef", "group__TIM__LL__ES__INIT_structLL__TIM__ENCODER__InitTypeDef" ],
    [ "LL_TIM_HALLSENSOR_InitTypeDef", "group__TIM__LL__ES__INIT.html#structLL__TIM__HALLSENSOR__InitTypeDef", "group__TIM__LL__ES__INIT_structLL__TIM__HALLSENSOR__InitTypeDef" ],
    [ "LL_TIM_IC_InitTypeDef", "group__TIM__LL__ES__INIT.html#structLL__TIM__IC__InitTypeDef", "group__TIM__LL__ES__INIT_structLL__TIM__IC__InitTypeDef" ],
    [ "LL_TIM_InitTypeDef", "group__TIM__LL__ES__INIT.html#structLL__TIM__InitTypeDef", "group__TIM__LL__ES__INIT_structLL__TIM__InitTypeDef" ],
    [ "LL_TIM_OC_InitTypeDef", "group__TIM__LL__ES__INIT.html#structLL__TIM__OC__InitTypeDef", "group__TIM__LL__ES__INIT_structLL__TIM__OC__InitTypeDef" ],
    [ "LL_USART_ClockInitTypeDef", "group__USART__LL__ES__INIT.html#structLL__USART__ClockInitTypeDef", "group__USART__LL__ES__INIT_structLL__USART__ClockInitTypeDef" ],
    [ "LL_USART_InitTypeDef", "group__USART__LL__ES__INIT.html#structLL__USART__InitTypeDef", "group__USART__LL__ES__INIT_structLL__USART__InitTypeDef" ],
    [ "LL_UTILS_ClkInitTypeDef", "group__UTILS__LL__ES__INIT.html#structLL__UTILS__ClkInitTypeDef", "group__UTILS__LL__ES__INIT_structLL__UTILS__ClkInitTypeDef" ],
    [ "LL_UTILS_PLLInitTypeDef", "group__UTILS__LL__ES__INIT.html#structLL__UTILS__PLLInitTypeDef", "group__UTILS__LL__ES__INIT_structLL__UTILS__PLLInitTypeDef" ],
    [ "LPTIM_ClockConfigTypeDef", "group__LPTIM__Exported__Types.html#structLPTIM__ClockConfigTypeDef", "group__LPTIM__Exported__Types_structLPTIM__ClockConfigTypeDef" ],
    [ "LPTIM_InitTypeDef", "group__LPTIM__Exported__Types.html#structLPTIM__InitTypeDef", "group__LPTIM__Exported__Types_structLPTIM__InitTypeDef" ],
    [ "LPTIM_TriggerConfigTypeDef", "group__LPTIM__Exported__Types.html#structLPTIM__TriggerConfigTypeDef", "group__LPTIM__Exported__Types_structLPTIM__TriggerConfigTypeDef" ],
    [ "LPTIM_ULPClockConfigTypeDef", "group__LPTIM__Exported__Types.html#structLPTIM__ULPClockConfigTypeDef", "group__LPTIM__Exported__Types_structLPTIM__ULPClockConfigTypeDef" ],
    [ "LTDC_ColorTypeDef", "group__LTDC__Exported__Types.html#structLTDC__ColorTypeDef", "group__LTDC__Exported__Types_structLTDC__ColorTypeDef" ],
    [ "LTDC_InitTypeDef", "group__LTDC__Exported__Types.html#structLTDC__InitTypeDef", "group__LTDC__Exported__Types_structLTDC__InitTypeDef" ],
    [ "LTDC_LayerCfgTypeDef", "group__LTDC__Exported__Types.html#structLTDC__LayerCfgTypeDef", "group__LTDC__Exported__Types_structLTDC__LayerCfgTypeDef" ],
    [ "NAND_AddressTypeDef", "stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef", "stm32l4xx__hal__nand_8h_structNAND__AddressTypeDef" ],
    [ "NAND_DeviceConfigTypeDef", "stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef", "stm32l4xx__hal__nand_8h_structNAND__DeviceConfigTypeDef" ],
    [ "NAND_HandleTypeDef", "stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef", "stm32l4xx__hal__nand_8h_structNAND__HandleTypeDef" ],
    [ "NAND_IDTypeDef", "stm32l4xx__hal__nand_8h.html#structNAND__IDTypeDef", "stm32l4xx__hal__nand_8h_structNAND__IDTypeDef" ],
    [ "NOR_CFITypeDef", "stm32l4xx__hal__nor_8h.html#structNOR__CFITypeDef", "stm32l4xx__hal__nor_8h_structNOR__CFITypeDef" ],
    [ "NOR_HandleTypeDef", "stm32l4xx__hal__nor_8h.html#structNOR__HandleTypeDef", "stm32l4xx__hal__nor_8h_structNOR__HandleTypeDef" ],
    [ "NOR_IDTypeDef", "stm32l4xx__hal__nor_8h.html#structNOR__IDTypeDef", "stm32l4xx__hal__nor_8h_structNOR__IDTypeDef" ],
    [ "OSPI_AutoPollingTypeDef", "stm32l4xx__hal__ospi_8h.html#structOSPI__AutoPollingTypeDef", "stm32l4xx__hal__ospi_8h_structOSPI__AutoPollingTypeDef" ],
    [ "OSPI_HyperbusCfgTypeDef", "stm32l4xx__hal__ospi_8h.html#structOSPI__HyperbusCfgTypeDef", "stm32l4xx__hal__ospi_8h_structOSPI__HyperbusCfgTypeDef" ],
    [ "OSPI_HyperbusCmdTypeDef", "stm32l4xx__hal__ospi_8h.html#structOSPI__HyperbusCmdTypeDef", "stm32l4xx__hal__ospi_8h_structOSPI__HyperbusCmdTypeDef" ],
    [ "OSPI_MemoryMappedTypeDef", "stm32l4xx__hal__ospi_8h.html#structOSPI__MemoryMappedTypeDef", "stm32l4xx__hal__ospi_8h_structOSPI__MemoryMappedTypeDef" ],
    [ "OSPI_RegularCmdTypeDef", "stm32l4xx__hal__ospi_8h.html#structOSPI__RegularCmdTypeDef", "stm32l4xx__hal__ospi_8h_structOSPI__RegularCmdTypeDef" ],
    [ "OSPIM_CfgTypeDef", "stm32l4xx__hal__ospi_8h.html#structOSPIM__CfgTypeDef", "stm32l4xx__hal__ospi_8h_structOSPIM__CfgTypeDef" ],
    [ "QSPI_AutoPollingTypeDef", "stm32l4xx__hal__qspi_8h.html#structQSPI__AutoPollingTypeDef", "stm32l4xx__hal__qspi_8h_structQSPI__AutoPollingTypeDef" ],
    [ "QSPI_CommandTypeDef", "stm32l4xx__hal__qspi_8h.html#structQSPI__CommandTypeDef", "stm32l4xx__hal__qspi_8h_structQSPI__CommandTypeDef" ],
    [ "QSPI_MemoryMappedTypeDef", "stm32l4xx__hal__qspi_8h.html#structQSPI__MemoryMappedTypeDef", "stm32l4xx__hal__qspi_8h_structQSPI__MemoryMappedTypeDef" ],
    [ "RCC_ClkInitTypeDef", "stm32l4xx__hal__rcc_8h.html#structRCC__ClkInitTypeDef", "stm32l4xx__hal__rcc_8h_structRCC__ClkInitTypeDef" ],
    [ "RCC_CRSInitTypeDef", "stm32l4xx__hal__rcc__ex_8h.html#structRCC__CRSInitTypeDef", "stm32l4xx__hal__rcc__ex_8h_structRCC__CRSInitTypeDef" ],
    [ "RCC_CRSSynchroInfoTypeDef", "stm32l4xx__hal__rcc__ex_8h.html#structRCC__CRSSynchroInfoTypeDef", "stm32l4xx__hal__rcc__ex_8h_structRCC__CRSSynchroInfoTypeDef" ],
    [ "RCC_OscInitTypeDef", "stm32l4xx__hal__rcc_8h.html#structRCC__OscInitTypeDef", "stm32l4xx__hal__rcc_8h_structRCC__OscInitTypeDef" ],
    [ "RCC_PeriphCLKInitTypeDef", "stm32l4xx__hal__rcc__ex_8h.html#structRCC__PeriphCLKInitTypeDef", "stm32l4xx__hal__rcc__ex_8h_structRCC__PeriphCLKInitTypeDef" ],
    [ "RCC_PLLSAI2InitTypeDef", "stm32l4xx__hal__rcc__ex_8h.html#structRCC__PLLSAI2InitTypeDef", "stm32l4xx__hal__rcc__ex_8h_structRCC__PLLSAI2InitTypeDef" ],
    [ "RTC_AlarmTypeDef", "group__RTC__Exported__Types.html#structRTC__AlarmTypeDef", "group__RTC__Exported__Types_structRTC__AlarmTypeDef" ],
    [ "RTC_DateTypeDef", "group__RTC__Exported__Types.html#structRTC__DateTypeDef", "group__RTC__Exported__Types_structRTC__DateTypeDef" ],
    [ "RTC_InitTypeDef", "group__RTC__Exported__Types.html#structRTC__InitTypeDef", "group__RTC__Exported__Types_structRTC__InitTypeDef" ],
    [ "RTC_TamperTypeDef", "group__RTCEx__Tamper__structure__definition.html#structRTC__TamperTypeDef", "group__RTCEx__Tamper__structure__definition_structRTC__TamperTypeDef" ],
    [ "RTC_TimeTypeDef", "group__RTC__Exported__Types.html#structRTC__TimeTypeDef", "group__RTC__Exported__Types_structRTC__TimeTypeDef" ],
    [ "SAI_FrameInitTypeDef", "group__SAI__Frame__Structure__definition.html#structSAI__FrameInitTypeDef", "group__SAI__Frame__Structure__definition_structSAI__FrameInitTypeDef" ],
    [ "SAI_InitTypeDef", "group__SAI__Init__Structure__definition.html#structSAI__InitTypeDef", "group__SAI__Init__Structure__definition_structSAI__InitTypeDef" ],
    [ "SAI_PdmInitTypeDef", "group__SAI__PDM__Structure__definition.html#structSAI__PdmInitTypeDef", "group__SAI__PDM__Structure__definition_structSAI__PdmInitTypeDef" ],
    [ "SAI_SlotInitTypeDef", "group__SAI__Slot__Structure__definition.html#structSAI__SlotInitTypeDef", "group__SAI__Slot__Structure__definition_structSAI__SlotInitTypeDef" ],
    [ "SAIEx_PdmMicDelayParamTypeDef", "group__SAIEx__Exported__Types.html#structSAIEx__PdmMicDelayParamTypeDef", "group__SAIEx__Exported__Types_structSAIEx__PdmMicDelayParamTypeDef" ],
    [ "SDMMC_CmdInitTypeDef", "stm32l4xx__ll__sdmmc_8h.html#structSDMMC__CmdInitTypeDef", "stm32l4xx__ll__sdmmc_8h_structSDMMC__CmdInitTypeDef" ],
    [ "SDMMC_DataInitTypeDef", "stm32l4xx__ll__sdmmc_8h.html#structSDMMC__DataInitTypeDef", "stm32l4xx__ll__sdmmc_8h_structSDMMC__DataInitTypeDef" ],
    [ "SMARTCARD_AdvFeatureInitTypeDef", "group__SMARTCARD__Exported__Types.html#structSMARTCARD__AdvFeatureInitTypeDef", "group__SMARTCARD__Exported__Types_structSMARTCARD__AdvFeatureInitTypeDef" ],
    [ "SMARTCARD_InitTypeDef", "group__SMARTCARD__Exported__Types.html#structSMARTCARD__InitTypeDef", "group__SMARTCARD__Exported__Types_structSMARTCARD__InitTypeDef" ],
    [ "SMBUS_InitTypeDef", "group__SMBUS__Configuration__Structure__definition.html#structSMBUS__InitTypeDef", "group__SMBUS__Configuration__Structure__definition_structSMBUS__InitTypeDef" ],
    [ "SPI_InitTypeDef", "group__SPI__Exported__Types.html#structSPI__InitTypeDef", "group__SPI__Exported__Types_structSPI__InitTypeDef" ],
    [ "SRAM_HandleTypeDef", "stm32l4xx__hal__sram_8h.html#structSRAM__HandleTypeDef", "stm32l4xx__hal__sram_8h_structSRAM__HandleTypeDef" ],
    [ "TIM_Base_InitTypeDef", "group__TIM__Exported__Types.html#structTIM__Base__InitTypeDef", "group__TIM__Exported__Types_structTIM__Base__InitTypeDef" ],
    [ "TIM_BreakDeadTimeConfigTypeDef", "group__TIM__Exported__Types.html#structTIM__BreakDeadTimeConfigTypeDef", "group__TIM__Exported__Types_structTIM__BreakDeadTimeConfigTypeDef" ],
    [ "TIM_ClearInputConfigTypeDef", "group__TIM__Exported__Types.html#structTIM__ClearInputConfigTypeDef", "group__TIM__Exported__Types_structTIM__ClearInputConfigTypeDef" ],
    [ "TIM_ClockConfigTypeDef", "group__TIM__Exported__Types.html#structTIM__ClockConfigTypeDef", "group__TIM__Exported__Types_structTIM__ClockConfigTypeDef" ],
    [ "TIM_Encoder_InitTypeDef", "group__TIM__Exported__Types.html#structTIM__Encoder__InitTypeDef", "group__TIM__Exported__Types_structTIM__Encoder__InitTypeDef" ],
    [ "TIM_HallSensor_InitTypeDef", "group__TIMEx__Exported__Types.html#structTIM__HallSensor__InitTypeDef", "group__TIMEx__Exported__Types_structTIM__HallSensor__InitTypeDef" ],
    [ "TIM_IC_InitTypeDef", "group__TIM__Exported__Types.html#structTIM__IC__InitTypeDef", "group__TIM__Exported__Types_structTIM__IC__InitTypeDef" ],
    [ "TIM_MasterConfigTypeDef", "group__TIM__Exported__Types.html#structTIM__MasterConfigTypeDef", "group__TIM__Exported__Types_structTIM__MasterConfigTypeDef" ],
    [ "TIM_OC_InitTypeDef", "group__TIM__Exported__Types.html#structTIM__OC__InitTypeDef", "group__TIM__Exported__Types_structTIM__OC__InitTypeDef" ],
    [ "TIM_OnePulse_InitTypeDef", "group__TIM__Exported__Types.html#structTIM__OnePulse__InitTypeDef", "group__TIM__Exported__Types_structTIM__OnePulse__InitTypeDef" ],
    [ "TIM_SlaveConfigTypeDef", "group__TIM__Exported__Types.html#structTIM__SlaveConfigTypeDef", "group__TIM__Exported__Types_structTIM__SlaveConfigTypeDef" ],
    [ "TIMEx_BreakInputConfigTypeDef", "group__TIMEx__Exported__Types.html#structTIMEx__BreakInputConfigTypeDef", "group__TIMEx__Exported__Types_structTIMEx__BreakInputConfigTypeDef" ],
    [ "TSC_InitTypeDef", "group__TSC__Exported__Types.html#structTSC__InitTypeDef", "group__TSC__Exported__Types_structTSC__InitTypeDef" ],
    [ "TSC_IOConfigTypeDef", "group__TSC__Exported__Types.html#structTSC__IOConfigTypeDef", "group__TSC__Exported__Types_structTSC__IOConfigTypeDef" ],
    [ "UART_AdvFeatureInitTypeDef", "group__UART__Exported__Types.html#structUART__AdvFeatureInitTypeDef", "group__UART__Exported__Types_structUART__AdvFeatureInitTypeDef" ],
    [ "UART_InitTypeDef", "group__UART__Exported__Types.html#structUART__InitTypeDef", "group__UART__Exported__Types_structUART__InitTypeDef" ],
    [ "UART_WakeUpTypeDef", "group__UARTEx__Exported__Types.html#structUART__WakeUpTypeDef", "group__UARTEx__Exported__Types_structUART__WakeUpTypeDef" ],
    [ "USART_InitTypeDef", "group__USART__Exported__Types.html#structUSART__InitTypeDef", "group__USART__Exported__Types_structUSART__InitTypeDef" ],
    [ "USB_CfgTypeDef", "group__USB__LL.html#structUSB__CfgTypeDef", "group__USB__LL_structUSB__CfgTypeDef" ],
    [ "USB_EPTypeDef", "group__USB__LL.html#structUSB__EPTypeDef", "group__USB__LL_structUSB__EPTypeDef" ],
    [ "USB_OTG_CfgTypeDef", "group__USB__LL.html#structUSB__OTG__CfgTypeDef", "group__USB__LL_structUSB__OTG__CfgTypeDef" ],
    [ "USB_OTG_EPTypeDef", "group__USB__LL.html#structUSB__OTG__EPTypeDef", "group__USB__LL_structUSB__OTG__EPTypeDef" ],
    [ "USB_OTG_HCTypeDef", "group__USB__LL.html#structUSB__OTG__HCTypeDef", "group__USB__LL_structUSB__OTG__HCTypeDef" ]
];