ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  44:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** UART_HandleTypeDef huart2;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MX_GPIO_Init(void);
  55:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  56:Core/Src/main.c **** static void MX_TIM1_Init(void);
  57:Core/Src/main.c **** static void MX_TIM2_Init(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE END 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  80:Core/Src/main.c ****   HAL_Init();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Configure the system clock */
  87:Core/Src/main.c ****   SystemClock_Config();
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Initialize all configured peripherals */
  94:Core/Src/main.c ****   MX_GPIO_Init();
  95:Core/Src/main.c ****   MX_USART2_UART_Init();
  96:Core/Src/main.c ****   MX_TIM1_Init();
  97:Core/Src/main.c ****   MX_TIM2_Init();
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  99:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 100:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 101:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 102:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 103:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 104:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE END 2 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Infinite loop */
 109:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 110:Core/Src/main.c ****   while (1)
 111:Core/Src/main.c ****   {
 112:Core/Src/main.c ****     int duty;
 113:Core/Src/main.c ****     for (duty = 0; duty <= 2665; duty++)
 114:Core/Src/main.c ****     {
 115:Core/Src/main.c ****       sConfigOC.Pulse = duty;
 116:Core/Src/main.c ****       if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 117:Core/Src/main.c ****       {
 118:Core/Src/main.c ****         //Error_Handler();
 119:Core/Src/main.c ****       }
 120:Core/Src/main.c ****       if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 121:Core/Src/main.c ****       {
 122:Core/Src/main.c ****         //Error_Handler();
 123:Core/Src/main.c ****       }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****       HAL_Delay(5);
 126:Core/Src/main.c ****     }
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****     /* USER CODE END WHILE */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* USER CODE END 3 */
 133:Core/Src/main.c **** }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /**
 136:Core/Src/main.c ****   * @brief System Clock Configuration
 137:Core/Src/main.c ****   * @retval None
 138:Core/Src/main.c ****   */
 139:Core/Src/main.c **** void SystemClock_Config(void)
 140:Core/Src/main.c **** {
 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 145:Core/Src/main.c ****   */
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 4


 146:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 149:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 161:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 162:Core/Src/main.c ****   {
 163:Core/Src/main.c ****     Error_Handler();
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 168:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c **** }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /**
 181:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 182:Core/Src/main.c ****   * @param None
 183:Core/Src/main.c ****   * @retval None
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c **** static void MX_TIM1_Init(void)
 186:Core/Src/main.c **** {
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 193:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 198:Core/Src/main.c ****   htim1.Instance = TIM1;
 199:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 200:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 201:Core/Src/main.c ****   htim1.Init.Period = 2665;
 202:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 5


 203:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 204:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 205:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 210:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 211:Core/Src/main.c ****   {
 212:Core/Src/main.c ****     Error_Handler();
 213:Core/Src/main.c ****   }
 214:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 215:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 216:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 217:Core/Src/main.c ****   {
 218:Core/Src/main.c ****     Error_Handler();
 219:Core/Src/main.c ****   }
 220:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** }
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** /**
 227:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 228:Core/Src/main.c ****   * @param None
 229:Core/Src/main.c ****   * @retval None
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c **** static void MX_TIM2_Init(void)
 232:Core/Src/main.c **** {
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 239:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 240:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 245:Core/Src/main.c ****   htim2.Instance = TIM2;
 246:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 247:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 248:Core/Src/main.c ****   htim2.Init.Period = 2665;
 249:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 250:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 251:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 256:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 6


 260:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 261:Core/Src/main.c ****   {
 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 265:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 266:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 271:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 272:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 273:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 274:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 281:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 282:Core/Src/main.c **** 
 283:Core/Src/main.c **** }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c **** /**
 286:Core/Src/main.c ****   * @brief USART2 Initialization Function
 287:Core/Src/main.c ****   * @param None
 288:Core/Src/main.c ****   * @retval None
 289:Core/Src/main.c ****   */
 290:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 291:Core/Src/main.c **** {
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 300:Core/Src/main.c ****   huart2.Instance = USART2;
 301:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 302:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 303:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 304:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 305:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 306:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 307:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 308:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****     Error_Handler();
 311:Core/Src/main.c ****   }
 312:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** }
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** /**
 319:Core/Src/main.c ****   * @brief GPIO Initialization Function
 320:Core/Src/main.c ****   * @param None
 321:Core/Src/main.c ****   * @retval None
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c **** static void MX_GPIO_Init(void)
 324:Core/Src/main.c **** {
  28              		.loc 1 324 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 8BB0     		sub	sp, sp, #44
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
 325:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 325 3 view .LVU1
  40              		.loc 1 325 20 is_stmt 0 view .LVU2
  41 0004 0022     		movs	r2, #0
  42 0006 0592     		str	r2, [sp, #20]
  43 0008 0692     		str	r2, [sp, #24]
  44 000a 0792     		str	r2, [sp, #28]
  45 000c 0892     		str	r2, [sp, #32]
  46 000e 0992     		str	r2, [sp, #36]
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 328:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 328 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 328 3 view .LVU4
  50 0010 0192     		str	r2, [sp, #4]
  51              		.loc 1 328 3 view .LVU5
  52 0012 1A4B     		ldr	r3, .L3
  53 0014 196B     		ldr	r1, [r3, #48]
  54 0016 41F00401 		orr	r1, r1, #4
  55 001a 1963     		str	r1, [r3, #48]
  56              		.loc 1 328 3 view .LVU6
  57 001c 196B     		ldr	r1, [r3, #48]
  58 001e 01F00401 		and	r1, r1, #4
  59 0022 0191     		str	r1, [sp, #4]
  60              		.loc 1 328 3 view .LVU7
  61 0024 0199     		ldr	r1, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 328 3 view .LVU8
 329:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  64              		.loc 1 329 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 329 3 view .LVU10
  67 0026 0292     		str	r2, [sp, #8]
  68              		.loc 1 329 3 view .LVU11
  69 0028 196B     		ldr	r1, [r3, #48]
  70 002a 41F08001 		orr	r1, r1, #128
  71 002e 1963     		str	r1, [r3, #48]
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 8


  72              		.loc 1 329 3 view .LVU12
  73 0030 196B     		ldr	r1, [r3, #48]
  74 0032 01F08001 		and	r1, r1, #128
  75 0036 0291     		str	r1, [sp, #8]
  76              		.loc 1 329 3 view .LVU13
  77 0038 0299     		ldr	r1, [sp, #8]
  78              	.LBE5:
  79              		.loc 1 329 3 view .LVU14
 330:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 330 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 330 3 view .LVU16
  83 003a 0392     		str	r2, [sp, #12]
  84              		.loc 1 330 3 view .LVU17
  85 003c 196B     		ldr	r1, [r3, #48]
  86 003e 41F00101 		orr	r1, r1, #1
  87 0042 1963     		str	r1, [r3, #48]
  88              		.loc 1 330 3 view .LVU18
  89 0044 196B     		ldr	r1, [r3, #48]
  90 0046 01F00101 		and	r1, r1, #1
  91 004a 0391     		str	r1, [sp, #12]
  92              		.loc 1 330 3 view .LVU19
  93 004c 0399     		ldr	r1, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 330 3 view .LVU20
 331:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 331 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 331 3 view .LVU22
  99 004e 0492     		str	r2, [sp, #16]
 100              		.loc 1 331 3 view .LVU23
 101 0050 1A6B     		ldr	r2, [r3, #48]
 102 0052 42F00202 		orr	r2, r2, #2
 103 0056 1A63     		str	r2, [r3, #48]
 104              		.loc 1 331 3 view .LVU24
 105 0058 1B6B     		ldr	r3, [r3, #48]
 106 005a 03F00203 		and	r3, r3, #2
 107 005e 0493     		str	r3, [sp, #16]
 108              		.loc 1 331 3 view .LVU25
 109 0060 049B     		ldr	r3, [sp, #16]
 110              	.LBE7:
 111              		.loc 1 331 3 view .LVU26
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 334:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 112              		.loc 1 334 3 view .LVU27
 113              		.loc 1 334 23 is_stmt 0 view .LVU28
 114 0062 4FF40053 		mov	r3, #8192
 115 0066 0593     		str	r3, [sp, #20]
 335:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 116              		.loc 1 335 3 is_stmt 1 view .LVU29
 117              		.loc 1 335 24 is_stmt 0 view .LVU30
 118 0068 4FF40413 		mov	r3, #2162688
 119 006c 0693     		str	r3, [sp, #24]
 336:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 120              		.loc 1 336 3 is_stmt 1 view .LVU31
 337:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 9


 121              		.loc 1 337 3 view .LVU32
 122 006e 05A9     		add	r1, sp, #20
 123 0070 0348     		ldr	r0, .L3+4
 124 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 125              	.LVL0:
 338:Core/Src/main.c **** 
 339:Core/Src/main.c **** }
 126              		.loc 1 339 1 is_stmt 0 view .LVU33
 127 0076 0BB0     		add	sp, sp, #44
 128              	.LCFI2:
 129              		.cfi_def_cfa_offset 4
 130              		@ sp needed
 131 0078 5DF804FB 		ldr	pc, [sp], #4
 132              	.L4:
 133              		.align	2
 134              	.L3:
 135 007c 00380240 		.word	1073887232
 136 0080 00080240 		.word	1073874944
 137              		.cfi_endproc
 138              	.LFE135:
 140              		.section	.text.Error_Handler,"ax",%progbits
 141              		.align	1
 142              		.global	Error_Handler
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu fpv4-sp-d16
 148              	Error_Handler:
 149              	.LFB136:
 340:Core/Src/main.c **** 
 341:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c **** /* USER CODE END 4 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c **** /**
 346:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 347:Core/Src/main.c ****   * @retval None
 348:Core/Src/main.c ****   */
 349:Core/Src/main.c **** void Error_Handler(void)
 350:Core/Src/main.c **** {
 150              		.loc 1 350 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ Volatile: function does not return.
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
 351:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 352:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 353:Core/Src/main.c ****   __disable_irq();
 156              		.loc 1 353 3 view .LVU35
 157              	.LBB8:
 158              	.LBI8:
 159              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 10


   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 11


  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 12


 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 160              		.loc 2 140 27 view .LVU36
 161              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 162              		.loc 2 142 3 view .LVU37
 163              		.syntax unified
 164              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 165 0000 72B6     		cpsid i
 166              	@ 0 "" 2
 167              		.thumb
 168              		.syntax unified
 169              	.L6:
 170              	.LBE9:
 171              	.LBE8:
 354:Core/Src/main.c ****   while (1)
 172              		.loc 1 354 3 discriminator 1 view .LVU38
 355:Core/Src/main.c ****   {
 356:Core/Src/main.c ****   }
 173              		.loc 1 356 3 discriminator 1 view .LVU39
 354:Core/Src/main.c ****   while (1)
 174              		.loc 1 354 9 discriminator 1 view .LVU40
 175 0002 FEE7     		b	.L6
 176              		.cfi_endproc
 177              	.LFE136:
 179              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 180              		.align	1
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu fpv4-sp-d16
 186              	MX_USART2_UART_Init:
 187              	.LFB134:
 291:Core/Src/main.c **** 
 188              		.loc 1 291 1 view -0
 189              		.cfi_startproc
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 13


 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192 0000 08B5     		push	{r3, lr}
 193              	.LCFI3:
 194              		.cfi_def_cfa_offset 8
 195              		.cfi_offset 3, -8
 196              		.cfi_offset 14, -4
 300:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 197              		.loc 1 300 3 view .LVU42
 300:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 198              		.loc 1 300 19 is_stmt 0 view .LVU43
 199 0002 0A48     		ldr	r0, .L11
 200 0004 0A4B     		ldr	r3, .L11+4
 201 0006 0360     		str	r3, [r0]
 301:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 202              		.loc 1 301 3 is_stmt 1 view .LVU44
 301:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 203              		.loc 1 301 24 is_stmt 0 view .LVU45
 204 0008 4FF4E133 		mov	r3, #115200
 205 000c 4360     		str	r3, [r0, #4]
 302:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 206              		.loc 1 302 3 is_stmt 1 view .LVU46
 302:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 207              		.loc 1 302 26 is_stmt 0 view .LVU47
 208 000e 0023     		movs	r3, #0
 209 0010 8360     		str	r3, [r0, #8]
 303:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 210              		.loc 1 303 3 is_stmt 1 view .LVU48
 303:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 211              		.loc 1 303 24 is_stmt 0 view .LVU49
 212 0012 C360     		str	r3, [r0, #12]
 304:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 213              		.loc 1 304 3 is_stmt 1 view .LVU50
 304:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 214              		.loc 1 304 22 is_stmt 0 view .LVU51
 215 0014 0361     		str	r3, [r0, #16]
 305:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 216              		.loc 1 305 3 is_stmt 1 view .LVU52
 305:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 217              		.loc 1 305 20 is_stmt 0 view .LVU53
 218 0016 0C22     		movs	r2, #12
 219 0018 4261     		str	r2, [r0, #20]
 306:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 220              		.loc 1 306 3 is_stmt 1 view .LVU54
 306:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 221              		.loc 1 306 25 is_stmt 0 view .LVU55
 222 001a 8361     		str	r3, [r0, #24]
 307:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 223              		.loc 1 307 3 is_stmt 1 view .LVU56
 307:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 224              		.loc 1 307 28 is_stmt 0 view .LVU57
 225 001c C361     		str	r3, [r0, #28]
 308:Core/Src/main.c ****   {
 226              		.loc 1 308 3 is_stmt 1 view .LVU58
 308:Core/Src/main.c ****   {
 227              		.loc 1 308 7 is_stmt 0 view .LVU59
 228 001e FFF7FEFF 		bl	HAL_UART_Init
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 14


 229              	.LVL1:
 308:Core/Src/main.c ****   {
 230              		.loc 1 308 6 view .LVU60
 231 0022 00B9     		cbnz	r0, .L10
 316:Core/Src/main.c **** 
 232              		.loc 1 316 1 view .LVU61
 233 0024 08BD     		pop	{r3, pc}
 234              	.L10:
 310:Core/Src/main.c ****   }
 235              		.loc 1 310 5 is_stmt 1 view .LVU62
 236 0026 FFF7FEFF 		bl	Error_Handler
 237              	.LVL2:
 238              	.L12:
 239 002a 00BF     		.align	2
 240              	.L11:
 241 002c 00000000 		.word	.LANCHOR0
 242 0030 00440040 		.word	1073759232
 243              		.cfi_endproc
 244              	.LFE134:
 246              		.section	.text.MX_TIM1_Init,"ax",%progbits
 247              		.align	1
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 251              		.fpu fpv4-sp-d16
 253              	MX_TIM1_Init:
 254              	.LFB132:
 186:Core/Src/main.c **** 
 255              		.loc 1 186 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 24
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259 0000 00B5     		push	{lr}
 260              	.LCFI4:
 261              		.cfi_def_cfa_offset 4
 262              		.cfi_offset 14, -4
 263 0002 87B0     		sub	sp, sp, #28
 264              	.LCFI5:
 265              		.cfi_def_cfa_offset 32
 192:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 266              		.loc 1 192 3 view .LVU64
 192:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 267              		.loc 1 192 26 is_stmt 0 view .LVU65
 268 0004 0023     		movs	r3, #0
 269 0006 0293     		str	r3, [sp, #8]
 270 0008 0393     		str	r3, [sp, #12]
 271 000a 0493     		str	r3, [sp, #16]
 272 000c 0593     		str	r3, [sp, #20]
 193:Core/Src/main.c **** 
 273              		.loc 1 193 3 is_stmt 1 view .LVU66
 193:Core/Src/main.c **** 
 274              		.loc 1 193 27 is_stmt 0 view .LVU67
 275 000e 0093     		str	r3, [sp]
 276 0010 0193     		str	r3, [sp, #4]
 198:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 277              		.loc 1 198 3 is_stmt 1 view .LVU68
 198:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 15


 278              		.loc 1 198 18 is_stmt 0 view .LVU69
 279 0012 1348     		ldr	r0, .L21
 280 0014 134A     		ldr	r2, .L21+4
 281 0016 0260     		str	r2, [r0]
 199:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 282              		.loc 1 199 3 is_stmt 1 view .LVU70
 199:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 283              		.loc 1 199 24 is_stmt 0 view .LVU71
 284 0018 4360     		str	r3, [r0, #4]
 200:Core/Src/main.c ****   htim1.Init.Period = 2665;
 285              		.loc 1 200 3 is_stmt 1 view .LVU72
 200:Core/Src/main.c ****   htim1.Init.Period = 2665;
 286              		.loc 1 200 26 is_stmt 0 view .LVU73
 287 001a 8360     		str	r3, [r0, #8]
 201:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 288              		.loc 1 201 3 is_stmt 1 view .LVU74
 201:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 289              		.loc 1 201 21 is_stmt 0 view .LVU75
 290 001c 40F66922 		movw	r2, #2665
 291 0020 C260     		str	r2, [r0, #12]
 202:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 292              		.loc 1 202 3 is_stmt 1 view .LVU76
 202:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 293              		.loc 1 202 28 is_stmt 0 view .LVU77
 294 0022 0361     		str	r3, [r0, #16]
 203:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 295              		.loc 1 203 3 is_stmt 1 view .LVU78
 203:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 296              		.loc 1 203 32 is_stmt 0 view .LVU79
 297 0024 4361     		str	r3, [r0, #20]
 204:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 298              		.loc 1 204 3 is_stmt 1 view .LVU80
 204:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 299              		.loc 1 204 32 is_stmt 0 view .LVU81
 300 0026 8361     		str	r3, [r0, #24]
 205:Core/Src/main.c ****   {
 301              		.loc 1 205 3 is_stmt 1 view .LVU82
 205:Core/Src/main.c ****   {
 302              		.loc 1 205 7 is_stmt 0 view .LVU83
 303 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 304              	.LVL3:
 205:Core/Src/main.c ****   {
 305              		.loc 1 205 6 view .LVU84
 306 002c 90B9     		cbnz	r0, .L18
 209:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 307              		.loc 1 209 3 is_stmt 1 view .LVU85
 209:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 308              		.loc 1 209 34 is_stmt 0 view .LVU86
 309 002e 4FF48053 		mov	r3, #4096
 310 0032 0293     		str	r3, [sp, #8]
 210:Core/Src/main.c ****   {
 311              		.loc 1 210 3 is_stmt 1 view .LVU87
 210:Core/Src/main.c ****   {
 312              		.loc 1 210 7 is_stmt 0 view .LVU88
 313 0034 02A9     		add	r1, sp, #8
 314 0036 0A48     		ldr	r0, .L21
 315 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 16


 316              	.LVL4:
 210:Core/Src/main.c ****   {
 317              		.loc 1 210 6 view .LVU89
 318 003c 60B9     		cbnz	r0, .L19
 214:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 319              		.loc 1 214 3 is_stmt 1 view .LVU90
 214:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 320              		.loc 1 214 37 is_stmt 0 view .LVU91
 321 003e 0023     		movs	r3, #0
 322 0040 0093     		str	r3, [sp]
 215:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 323              		.loc 1 215 3 is_stmt 1 view .LVU92
 215:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 324              		.loc 1 215 33 is_stmt 0 view .LVU93
 325 0042 0193     		str	r3, [sp, #4]
 216:Core/Src/main.c ****   {
 326              		.loc 1 216 3 is_stmt 1 view .LVU94
 216:Core/Src/main.c ****   {
 327              		.loc 1 216 7 is_stmt 0 view .LVU95
 328 0044 6946     		mov	r1, sp
 329 0046 0648     		ldr	r0, .L21
 330 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 331              	.LVL5:
 216:Core/Src/main.c ****   {
 332              		.loc 1 216 6 view .LVU96
 333 004c 30B9     		cbnz	r0, .L20
 224:Core/Src/main.c **** 
 334              		.loc 1 224 1 view .LVU97
 335 004e 07B0     		add	sp, sp, #28
 336              	.LCFI6:
 337              		.cfi_remember_state
 338              		.cfi_def_cfa_offset 4
 339              		@ sp needed
 340 0050 5DF804FB 		ldr	pc, [sp], #4
 341              	.L18:
 342              	.LCFI7:
 343              		.cfi_restore_state
 207:Core/Src/main.c ****   }
 344              		.loc 1 207 5 is_stmt 1 view .LVU98
 345 0054 FFF7FEFF 		bl	Error_Handler
 346              	.LVL6:
 347              	.L19:
 212:Core/Src/main.c ****   }
 348              		.loc 1 212 5 view .LVU99
 349 0058 FFF7FEFF 		bl	Error_Handler
 350              	.LVL7:
 351              	.L20:
 218:Core/Src/main.c ****   }
 352              		.loc 1 218 5 view .LVU100
 353 005c FFF7FEFF 		bl	Error_Handler
 354              	.LVL8:
 355              	.L22:
 356              		.align	2
 357              	.L21:
 358 0060 00000000 		.word	.LANCHOR1
 359 0064 00000140 		.word	1073807360
 360              		.cfi_endproc
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 17


 361              	.LFE132:
 363              		.section	.text.MX_TIM2_Init,"ax",%progbits
 364              		.align	1
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu fpv4-sp-d16
 370              	MX_TIM2_Init:
 371              	.LFB133:
 232:Core/Src/main.c **** 
 372              		.loc 1 232 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 56
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376 0000 00B5     		push	{lr}
 377              	.LCFI8:
 378              		.cfi_def_cfa_offset 4
 379              		.cfi_offset 14, -4
 380 0002 8FB0     		sub	sp, sp, #60
 381              	.LCFI9:
 382              		.cfi_def_cfa_offset 64
 238:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 383              		.loc 1 238 3 view .LVU102
 238:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 384              		.loc 1 238 26 is_stmt 0 view .LVU103
 385 0004 0023     		movs	r3, #0
 386 0006 0A93     		str	r3, [sp, #40]
 387 0008 0B93     		str	r3, [sp, #44]
 388 000a 0C93     		str	r3, [sp, #48]
 389 000c 0D93     		str	r3, [sp, #52]
 239:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 390              		.loc 1 239 3 is_stmt 1 view .LVU104
 239:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 391              		.loc 1 239 27 is_stmt 0 view .LVU105
 392 000e 0893     		str	r3, [sp, #32]
 393 0010 0993     		str	r3, [sp, #36]
 240:Core/Src/main.c **** 
 394              		.loc 1 240 3 is_stmt 1 view .LVU106
 240:Core/Src/main.c **** 
 395              		.loc 1 240 22 is_stmt 0 view .LVU107
 396 0012 0193     		str	r3, [sp, #4]
 397 0014 0293     		str	r3, [sp, #8]
 398 0016 0393     		str	r3, [sp, #12]
 399 0018 0493     		str	r3, [sp, #16]
 400 001a 0593     		str	r3, [sp, #20]
 401 001c 0693     		str	r3, [sp, #24]
 402 001e 0793     		str	r3, [sp, #28]
 245:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 403              		.loc 1 245 3 is_stmt 1 view .LVU108
 245:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 404              		.loc 1 245 18 is_stmt 0 view .LVU109
 405 0020 1E48     		ldr	r0, .L35
 406 0022 4FF08042 		mov	r2, #1073741824
 407 0026 0260     		str	r2, [r0]
 246:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 408              		.loc 1 246 3 is_stmt 1 view .LVU110
 246:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 18


 409              		.loc 1 246 24 is_stmt 0 view .LVU111
 410 0028 4360     		str	r3, [r0, #4]
 247:Core/Src/main.c ****   htim2.Init.Period = 2665;
 411              		.loc 1 247 3 is_stmt 1 view .LVU112
 247:Core/Src/main.c ****   htim2.Init.Period = 2665;
 412              		.loc 1 247 26 is_stmt 0 view .LVU113
 413 002a 8360     		str	r3, [r0, #8]
 248:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 414              		.loc 1 248 3 is_stmt 1 view .LVU114
 248:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 415              		.loc 1 248 21 is_stmt 0 view .LVU115
 416 002c 40F66922 		movw	r2, #2665
 417 0030 C260     		str	r2, [r0, #12]
 249:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 418              		.loc 1 249 3 is_stmt 1 view .LVU116
 249:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 419              		.loc 1 249 28 is_stmt 0 view .LVU117
 420 0032 0361     		str	r3, [r0, #16]
 250:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 421              		.loc 1 250 3 is_stmt 1 view .LVU118
 250:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 422              		.loc 1 250 32 is_stmt 0 view .LVU119
 423 0034 8023     		movs	r3, #128
 424 0036 8361     		str	r3, [r0, #24]
 251:Core/Src/main.c ****   {
 425              		.loc 1 251 3 is_stmt 1 view .LVU120
 251:Core/Src/main.c ****   {
 426              		.loc 1 251 7 is_stmt 0 view .LVU121
 427 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 428              	.LVL9:
 251:Core/Src/main.c ****   {
 429              		.loc 1 251 6 view .LVU122
 430 003c 20BB     		cbnz	r0, .L30
 255:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 431              		.loc 1 255 3 is_stmt 1 view .LVU123
 255:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 432              		.loc 1 255 34 is_stmt 0 view .LVU124
 433 003e 4FF48053 		mov	r3, #4096
 434 0042 0A93     		str	r3, [sp, #40]
 256:Core/Src/main.c ****   {
 435              		.loc 1 256 3 is_stmt 1 view .LVU125
 256:Core/Src/main.c ****   {
 436              		.loc 1 256 7 is_stmt 0 view .LVU126
 437 0044 0AA9     		add	r1, sp, #40
 438 0046 1548     		ldr	r0, .L35
 439 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 440              	.LVL10:
 256:Core/Src/main.c ****   {
 441              		.loc 1 256 6 view .LVU127
 442 004c F0B9     		cbnz	r0, .L31
 260:Core/Src/main.c ****   {
 443              		.loc 1 260 3 is_stmt 1 view .LVU128
 260:Core/Src/main.c ****   {
 444              		.loc 1 260 7 is_stmt 0 view .LVU129
 445 004e 1348     		ldr	r0, .L35
 446 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 447              	.LVL11:
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 19


 260:Core/Src/main.c ****   {
 448              		.loc 1 260 6 view .LVU130
 449 0054 E0B9     		cbnz	r0, .L32
 264:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 450              		.loc 1 264 3 is_stmt 1 view .LVU131
 264:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 451              		.loc 1 264 37 is_stmt 0 view .LVU132
 452 0056 0023     		movs	r3, #0
 453 0058 0893     		str	r3, [sp, #32]
 265:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 454              		.loc 1 265 3 is_stmt 1 view .LVU133
 265:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 455              		.loc 1 265 33 is_stmt 0 view .LVU134
 456 005a 0993     		str	r3, [sp, #36]
 266:Core/Src/main.c ****   {
 457              		.loc 1 266 3 is_stmt 1 view .LVU135
 266:Core/Src/main.c ****   {
 458              		.loc 1 266 7 is_stmt 0 view .LVU136
 459 005c 08A9     		add	r1, sp, #32
 460 005e 0F48     		ldr	r0, .L35
 461 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 462              	.LVL12:
 266:Core/Src/main.c ****   {
 463              		.loc 1 266 6 view .LVU137
 464 0064 B0B9     		cbnz	r0, .L33
 270:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 465              		.loc 1 270 3 is_stmt 1 view .LVU138
 270:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 466              		.loc 1 270 20 is_stmt 0 view .LVU139
 467 0066 6023     		movs	r3, #96
 468 0068 0193     		str	r3, [sp, #4]
 271:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 469              		.loc 1 271 3 is_stmt 1 view .LVU140
 271:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 470              		.loc 1 271 19 is_stmt 0 view .LVU141
 471 006a 0022     		movs	r2, #0
 472 006c 0292     		str	r2, [sp, #8]
 272:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 473              		.loc 1 272 3 is_stmt 1 view .LVU142
 272:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 474              		.loc 1 272 24 is_stmt 0 view .LVU143
 475 006e 0392     		str	r2, [sp, #12]
 273:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 476              		.loc 1 273 3 is_stmt 1 view .LVU144
 273:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 477              		.loc 1 273 24 is_stmt 0 view .LVU145
 478 0070 0592     		str	r2, [sp, #20]
 274:Core/Src/main.c ****   {
 479              		.loc 1 274 3 is_stmt 1 view .LVU146
 274:Core/Src/main.c ****   {
 480              		.loc 1 274 7 is_stmt 0 view .LVU147
 481 0072 01A9     		add	r1, sp, #4
 482 0074 0948     		ldr	r0, .L35
 483 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 484              	.LVL13:
 274:Core/Src/main.c ****   {
 485              		.loc 1 274 6 view .LVU148
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 20


 486 007a 68B9     		cbnz	r0, .L34
 281:Core/Src/main.c **** 
 487              		.loc 1 281 3 is_stmt 1 view .LVU149
 488 007c 0748     		ldr	r0, .L35
 489 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 490              	.LVL14:
 283:Core/Src/main.c **** 
 491              		.loc 1 283 1 is_stmt 0 view .LVU150
 492 0082 0FB0     		add	sp, sp, #60
 493              	.LCFI10:
 494              		.cfi_remember_state
 495              		.cfi_def_cfa_offset 4
 496              		@ sp needed
 497 0084 5DF804FB 		ldr	pc, [sp], #4
 498              	.L30:
 499              	.LCFI11:
 500              		.cfi_restore_state
 253:Core/Src/main.c ****   }
 501              		.loc 1 253 5 is_stmt 1 view .LVU151
 502 0088 FFF7FEFF 		bl	Error_Handler
 503              	.LVL15:
 504              	.L31:
 258:Core/Src/main.c ****   }
 505              		.loc 1 258 5 view .LVU152
 506 008c FFF7FEFF 		bl	Error_Handler
 507              	.LVL16:
 508              	.L32:
 262:Core/Src/main.c ****   }
 509              		.loc 1 262 5 view .LVU153
 510 0090 FFF7FEFF 		bl	Error_Handler
 511              	.LVL17:
 512              	.L33:
 268:Core/Src/main.c ****   }
 513              		.loc 1 268 5 view .LVU154
 514 0094 FFF7FEFF 		bl	Error_Handler
 515              	.LVL18:
 516              	.L34:
 276:Core/Src/main.c ****   }
 517              		.loc 1 276 5 view .LVU155
 518 0098 FFF7FEFF 		bl	Error_Handler
 519              	.LVL19:
 520              	.L36:
 521              		.align	2
 522              	.L35:
 523 009c 00000000 		.word	.LANCHOR2
 524              		.cfi_endproc
 525              	.LFE133:
 527              		.section	.text.SystemClock_Config,"ax",%progbits
 528              		.align	1
 529              		.global	SystemClock_Config
 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 533              		.fpu fpv4-sp-d16
 535              	SystemClock_Config:
 536              	.LFB131:
 140:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 21


 537              		.loc 1 140 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 80
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541 0000 00B5     		push	{lr}
 542              	.LCFI12:
 543              		.cfi_def_cfa_offset 4
 544              		.cfi_offset 14, -4
 545 0002 95B0     		sub	sp, sp, #84
 546              	.LCFI13:
 547              		.cfi_def_cfa_offset 88
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 548              		.loc 1 141 3 view .LVU157
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 549              		.loc 1 141 22 is_stmt 0 view .LVU158
 550 0004 3422     		movs	r2, #52
 551 0006 0021     		movs	r1, #0
 552 0008 07A8     		add	r0, sp, #28
 553 000a FFF7FEFF 		bl	memset
 554              	.LVL20:
 142:Core/Src/main.c **** 
 555              		.loc 1 142 3 is_stmt 1 view .LVU159
 142:Core/Src/main.c **** 
 556              		.loc 1 142 22 is_stmt 0 view .LVU160
 557 000e 0023     		movs	r3, #0
 558 0010 0293     		str	r3, [sp, #8]
 559 0012 0393     		str	r3, [sp, #12]
 560 0014 0493     		str	r3, [sp, #16]
 561 0016 0593     		str	r3, [sp, #20]
 562 0018 0693     		str	r3, [sp, #24]
 146:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 563              		.loc 1 146 3 is_stmt 1 view .LVU161
 564              	.LBB10:
 146:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 565              		.loc 1 146 3 view .LVU162
 566 001a 0093     		str	r3, [sp]
 146:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 567              		.loc 1 146 3 view .LVU163
 568 001c 1F4A     		ldr	r2, .L43
 569 001e 116C     		ldr	r1, [r2, #64]
 570 0020 41F08051 		orr	r1, r1, #268435456
 571 0024 1164     		str	r1, [r2, #64]
 146:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 572              		.loc 1 146 3 view .LVU164
 573 0026 126C     		ldr	r2, [r2, #64]
 574 0028 02F08052 		and	r2, r2, #268435456
 575 002c 0092     		str	r2, [sp]
 146:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 576              		.loc 1 146 3 view .LVU165
 577 002e 009A     		ldr	r2, [sp]
 578              	.LBE10:
 146:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 579              		.loc 1 146 3 view .LVU166
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 580              		.loc 1 147 3 view .LVU167
 581              	.LBB11:
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 22


 582              		.loc 1 147 3 view .LVU168
 583 0030 0193     		str	r3, [sp, #4]
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 584              		.loc 1 147 3 view .LVU169
 585 0032 1B49     		ldr	r1, .L43+4
 586 0034 0A68     		ldr	r2, [r1]
 587 0036 22F44042 		bic	r2, r2, #49152
 588 003a 42F48042 		orr	r2, r2, #16384
 589 003e 0A60     		str	r2, [r1]
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 590              		.loc 1 147 3 view .LVU170
 591 0040 0A68     		ldr	r2, [r1]
 592 0042 02F44042 		and	r2, r2, #49152
 593 0046 0192     		str	r2, [sp, #4]
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 594              		.loc 1 147 3 view .LVU171
 595 0048 019A     		ldr	r2, [sp, #4]
 596              	.LBE11:
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 597              		.loc 1 147 3 view .LVU172
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 598              		.loc 1 151 3 view .LVU173
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 599              		.loc 1 151 36 is_stmt 0 view .LVU174
 600 004a 0222     		movs	r2, #2
 601 004c 0792     		str	r2, [sp, #28]
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 602              		.loc 1 152 3 is_stmt 1 view .LVU175
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 603              		.loc 1 152 30 is_stmt 0 view .LVU176
 604 004e 0121     		movs	r1, #1
 605 0050 0A91     		str	r1, [sp, #40]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 606              		.loc 1 153 3 is_stmt 1 view .LVU177
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 607              		.loc 1 153 41 is_stmt 0 view .LVU178
 608 0052 1021     		movs	r1, #16
 609 0054 0B91     		str	r1, [sp, #44]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 610              		.loc 1 154 3 is_stmt 1 view .LVU179
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 611              		.loc 1 154 34 is_stmt 0 view .LVU180
 612 0056 0D92     		str	r2, [sp, #52]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 613              		.loc 1 155 3 is_stmt 1 view .LVU181
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 614              		.loc 1 155 35 is_stmt 0 view .LVU182
 615 0058 0E93     		str	r3, [sp, #56]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 616              		.loc 1 156 3 is_stmt 1 view .LVU183
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 80;
 617              		.loc 1 156 30 is_stmt 0 view .LVU184
 618 005a 0823     		movs	r3, #8
 619 005c 0F93     		str	r3, [sp, #60]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 620              		.loc 1 157 3 is_stmt 1 view .LVU185
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 23


 621              		.loc 1 157 30 is_stmt 0 view .LVU186
 622 005e 5023     		movs	r3, #80
 623 0060 1093     		str	r3, [sp, #64]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 624              		.loc 1 158 3 is_stmt 1 view .LVU187
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 625              		.loc 1 158 30 is_stmt 0 view .LVU188
 626 0062 1192     		str	r2, [sp, #68]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 627              		.loc 1 159 3 is_stmt 1 view .LVU189
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 628              		.loc 1 159 30 is_stmt 0 view .LVU190
 629 0064 1292     		str	r2, [sp, #72]
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 630              		.loc 1 160 3 is_stmt 1 view .LVU191
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 631              		.loc 1 160 30 is_stmt 0 view .LVU192
 632 0066 1392     		str	r2, [sp, #76]
 161:Core/Src/main.c ****   {
 633              		.loc 1 161 3 is_stmt 1 view .LVU193
 161:Core/Src/main.c ****   {
 634              		.loc 1 161 7 is_stmt 0 view .LVU194
 635 0068 07A8     		add	r0, sp, #28
 636 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 637              	.LVL21:
 161:Core/Src/main.c ****   {
 638              		.loc 1 161 6 view .LVU195
 639 006e 80B9     		cbnz	r0, .L41
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 640              		.loc 1 167 3 is_stmt 1 view .LVU196
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 641              		.loc 1 167 31 is_stmt 0 view .LVU197
 642 0070 0F23     		movs	r3, #15
 643 0072 0293     		str	r3, [sp, #8]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 644              		.loc 1 169 3 is_stmt 1 view .LVU198
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 645              		.loc 1 169 34 is_stmt 0 view .LVU199
 646 0074 0221     		movs	r1, #2
 647 0076 0391     		str	r1, [sp, #12]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 648              		.loc 1 170 3 is_stmt 1 view .LVU200
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 649              		.loc 1 170 35 is_stmt 0 view .LVU201
 650 0078 0023     		movs	r3, #0
 651 007a 0493     		str	r3, [sp, #16]
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 652              		.loc 1 171 3 is_stmt 1 view .LVU202
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 653              		.loc 1 171 36 is_stmt 0 view .LVU203
 654 007c 4FF48052 		mov	r2, #4096
 655 0080 0592     		str	r2, [sp, #20]
 172:Core/Src/main.c **** 
 656              		.loc 1 172 3 is_stmt 1 view .LVU204
 172:Core/Src/main.c **** 
 657              		.loc 1 172 36 is_stmt 0 view .LVU205
 658 0082 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 24


 174:Core/Src/main.c ****   {
 659              		.loc 1 174 3 is_stmt 1 view .LVU206
 174:Core/Src/main.c ****   {
 660              		.loc 1 174 7 is_stmt 0 view .LVU207
 661 0084 02A8     		add	r0, sp, #8
 662 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 663              	.LVL22:
 174:Core/Src/main.c ****   {
 664              		.loc 1 174 6 view .LVU208
 665 008a 20B9     		cbnz	r0, .L42
 178:Core/Src/main.c **** 
 666              		.loc 1 178 1 view .LVU209
 667 008c 15B0     		add	sp, sp, #84
 668              	.LCFI14:
 669              		.cfi_remember_state
 670              		.cfi_def_cfa_offset 4
 671              		@ sp needed
 672 008e 5DF804FB 		ldr	pc, [sp], #4
 673              	.L41:
 674              	.LCFI15:
 675              		.cfi_restore_state
 163:Core/Src/main.c ****   }
 676              		.loc 1 163 5 is_stmt 1 view .LVU210
 677 0092 FFF7FEFF 		bl	Error_Handler
 678              	.LVL23:
 679              	.L42:
 176:Core/Src/main.c ****   }
 680              		.loc 1 176 5 view .LVU211
 681 0096 FFF7FEFF 		bl	Error_Handler
 682              	.LVL24:
 683              	.L44:
 684 009a 00BF     		.align	2
 685              	.L43:
 686 009c 00380240 		.word	1073887232
 687 00a0 00700040 		.word	1073770496
 688              		.cfi_endproc
 689              	.LFE131:
 691              		.section	.text.main,"ax",%progbits
 692              		.align	1
 693              		.global	main
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 697              		.fpu fpv4-sp-d16
 699              	main:
 700              	.LFB130:
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 701              		.loc 1 72 1 view -0
 702              		.cfi_startproc
 703              		@ args = 0, pretend = 0, frame = 0
 704              		@ frame_needed = 0, uses_anonymous_args = 0
 705 0000 38B5     		push	{r3, r4, r5, lr}
 706              	.LCFI16:
 707              		.cfi_def_cfa_offset 16
 708              		.cfi_offset 3, -16
 709              		.cfi_offset 4, -12
 710              		.cfi_offset 5, -8
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 25


 711              		.cfi_offset 14, -4
  80:Core/Src/main.c **** 
 712              		.loc 1 80 3 view .LVU213
 713 0002 FFF7FEFF 		bl	HAL_Init
 714              	.LVL25:
  87:Core/Src/main.c **** 
 715              		.loc 1 87 3 view .LVU214
 716 0006 FFF7FEFF 		bl	SystemClock_Config
 717              	.LVL26:
  94:Core/Src/main.c ****   MX_USART2_UART_Init();
 718              		.loc 1 94 3 view .LVU215
 719 000a FFF7FEFF 		bl	MX_GPIO_Init
 720              	.LVL27:
  95:Core/Src/main.c ****   MX_TIM1_Init();
 721              		.loc 1 95 3 view .LVU216
 722 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 723              	.LVL28:
  96:Core/Src/main.c ****   MX_TIM2_Init();
 724              		.loc 1 96 3 view .LVU217
 725 0012 FFF7FEFF 		bl	MX_TIM1_Init
 726              	.LVL29:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 727              		.loc 1 97 3 view .LVU218
 728 0016 FFF7FEFF 		bl	MX_TIM2_Init
 729              	.LVL30:
  99:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 730              		.loc 1 99 3 view .LVU219
  99:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 731              		.loc 1 99 20 is_stmt 0 view .LVU220
 732 001a 0F4B     		ldr	r3, .L50
 733 001c 6022     		movs	r2, #96
 734 001e 1A60     		str	r2, [r3]
 100:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 735              		.loc 1 100 3 is_stmt 1 view .LVU221
 100:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 736              		.loc 1 100 24 is_stmt 0 view .LVU222
 737 0020 0022     		movs	r2, #0
 738 0022 9A60     		str	r2, [r3, #8]
 101:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 739              		.loc 1 101 3 is_stmt 1 view .LVU223
 101:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 740              		.loc 1 101 25 is_stmt 0 view .LVU224
 741 0024 DA60     		str	r2, [r3, #12]
 102:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 742              		.loc 1 102 3 is_stmt 1 view .LVU225
 102:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 743              		.loc 1 102 24 is_stmt 0 view .LVU226
 744 0026 1A61     		str	r2, [r3, #16]
 103:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 745              		.loc 1 103 3 is_stmt 1 view .LVU227
 103:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 746              		.loc 1 103 25 is_stmt 0 view .LVU228
 747 0028 5A61     		str	r2, [r3, #20]
 104:Core/Src/main.c **** 
 748              		.loc 1 104 3 is_stmt 1 view .LVU229
 104:Core/Src/main.c **** 
 749              		.loc 1 104 26 is_stmt 0 view .LVU230
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 26


 750 002a 9A61     		str	r2, [r3, #24]
 751 002c 12E0     		b	.L48
 752              	.LVL31:
 753              	.L47:
 754              	.LBB12:
 115:Core/Src/main.c ****       if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 755              		.loc 1 115 7 is_stmt 1 view .LVU231
 115:Core/Src/main.c ****       if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 756              		.loc 1 115 23 is_stmt 0 view .LVU232
 757 002e 0A49     		ldr	r1, .L50
 758 0030 4C60     		str	r4, [r1, #4]
 116:Core/Src/main.c ****       {
 759              		.loc 1 116 7 is_stmt 1 view .LVU233
 116:Core/Src/main.c ****       {
 760              		.loc 1 116 11 is_stmt 0 view .LVU234
 761 0032 0A4D     		ldr	r5, .L50+4
 762 0034 0022     		movs	r2, #0
 763 0036 2846     		mov	r0, r5
 764 0038 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 765              	.LVL32:
 119:Core/Src/main.c ****       if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 766              		.loc 1 119 7 is_stmt 1 view .LVU235
 120:Core/Src/main.c ****       {
 767              		.loc 1 120 7 view .LVU236
 120:Core/Src/main.c ****       {
 768              		.loc 1 120 11 is_stmt 0 view .LVU237
 769 003c 0021     		movs	r1, #0
 770 003e 2846     		mov	r0, r5
 771 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 772              	.LVL33:
 123:Core/Src/main.c **** 
 773              		.loc 1 123 7 is_stmt 1 view .LVU238
 125:Core/Src/main.c ****     }
 774              		.loc 1 125 7 view .LVU239
 775 0044 0520     		movs	r0, #5
 776 0046 FFF7FEFF 		bl	HAL_Delay
 777              	.LVL34:
 113:Core/Src/main.c ****     {
 778              		.loc 1 113 34 view .LVU240
 113:Core/Src/main.c ****     {
 779              		.loc 1 113 38 is_stmt 0 view .LVU241
 780 004a 0134     		adds	r4, r4, #1
 781              	.LVL35:
 782              	.L46:
 113:Core/Src/main.c ****     {
 783              		.loc 1 113 20 is_stmt 1 discriminator 1 view .LVU242
 113:Core/Src/main.c ****     {
 784              		.loc 1 113 5 is_stmt 0 discriminator 1 view .LVU243
 785 004c 40F66923 		movw	r3, #2665
 786 0050 9C42     		cmp	r4, r3
 787 0052 ECDD     		ble	.L47
 788              	.LVL36:
 789              	.L48:
 113:Core/Src/main.c ****     {
 790              		.loc 1 113 5 discriminator 1 view .LVU244
 791              	.LBE12:
 110:Core/Src/main.c ****   {
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 27


 792              		.loc 1 110 3 is_stmt 1 view .LVU245
 793              	.LBB13:
 112:Core/Src/main.c ****     for (duty = 0; duty <= 2665; duty++)
 794              		.loc 1 112 5 view .LVU246
 113:Core/Src/main.c ****     {
 795              		.loc 1 113 5 view .LVU247
 113:Core/Src/main.c ****     {
 796              		.loc 1 113 15 is_stmt 0 view .LVU248
 797 0054 0024     		movs	r4, #0
 113:Core/Src/main.c ****     {
 798              		.loc 1 113 5 view .LVU249
 799 0056 F9E7     		b	.L46
 800              	.L51:
 801              		.align	2
 802              	.L50:
 803 0058 00000000 		.word	.LANCHOR3
 804 005c 00000000 		.word	.LANCHOR2
 805              	.LBE13:
 806              		.cfi_endproc
 807              	.LFE130:
 809              		.global	huart2
 810              		.global	htim2
 811              		.global	htim1
 812              		.global	sConfigOC
 813              		.section	.bss.htim1,"aw",%nobits
 814              		.align	2
 815              		.set	.LANCHOR1,. + 0
 818              	htim1:
 819 0000 00000000 		.space	72
 819      00000000 
 819      00000000 
 819      00000000 
 819      00000000 
 820              		.section	.bss.htim2,"aw",%nobits
 821              		.align	2
 822              		.set	.LANCHOR2,. + 0
 825              	htim2:
 826 0000 00000000 		.space	72
 826      00000000 
 826      00000000 
 826      00000000 
 826      00000000 
 827              		.section	.bss.huart2,"aw",%nobits
 828              		.align	2
 829              		.set	.LANCHOR0,. + 0
 832              	huart2:
 833 0000 00000000 		.space	68
 833      00000000 
 833      00000000 
 833      00000000 
 833      00000000 
 834              		.section	.bss.sConfigOC,"aw",%nobits
 835              		.align	2
 836              		.set	.LANCHOR3,. + 0
 839              	sConfigOC:
 840 0000 00000000 		.space	28
 840      00000000 
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 28


 840      00000000 
 840      00000000 
 840      00000000 
 841              		.text
 842              	.Letext0:
 843              		.file 3 "c:\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\_default_
 844              		.file 4 "c:\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 845              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 846              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 847              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 848              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 849              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 850              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 851              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 852              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 853              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 854              		.file 14 "Core/Inc/main.h"
 855              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 856              		.file 16 "<built-in>"
ARM GAS  C:\Users\saite\AppData\Local\Temp\ccULrApN.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:135    .text.MX_GPIO_Init:0000007c $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:141    .text.Error_Handler:00000000 $t
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:148    .text.Error_Handler:00000000 Error_Handler
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:180    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:186    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:241    .text.MX_USART2_UART_Init:0000002c $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:247    .text.MX_TIM1_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:253    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:358    .text.MX_TIM1_Init:00000060 $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:364    .text.MX_TIM2_Init:00000000 $t
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:370    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:523    .text.MX_TIM2_Init:0000009c $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:528    .text.SystemClock_Config:00000000 $t
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:535    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:686    .text.SystemClock_Config:0000009c $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:692    .text.main:00000000 $t
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:699    .text.main:00000000 main
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:803    .text.main:00000058 $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:832    .bss.huart2:00000000 huart2
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:825    .bss.htim2:00000000 htim2
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:818    .bss.htim1:00000000 htim1
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:839    .bss.sConfigOC:00000000 sConfigOC
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:814    .bss.htim1:00000000 $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:821    .bss.htim2:00000000 $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:828    .bss.huart2:00000000 $d
C:\Users\saite\AppData\Local\Temp\ccULrApN.s:835    .bss.sConfigOC:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_UART_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_Delay
