INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/duggie/CPE133/Lab1/Lab1.sim/sim_1/synth/func/xsim/WLA_sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLA1
INFO: [VRFC 10-311] analyzing module WLA_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/duggie/Desktop/Lab1/WLA_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLA_sim
