INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/register_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wojte/Desktop/FPGA-Vivado/rgb2ycbcr/rgb2ycbcr.srcs/sim_1/imports/new/tb_rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rgb2ycbcr
