{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684543642379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684543642385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 12:47:22 2023 " "Processing started: Sat May 20 12:47:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684543642385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543642385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 305MiniProject -c 305MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off 305MiniProject -c 305MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543642385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684543643378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684543643378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/bcd_renderer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/bcd_renderer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_renderer-behave " "Found design unit 1: bcd_renderer-behave" {  } { { "../modelsim/bcd_renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/bcd_renderer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650674 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_renderer " "Found entity 1: bcd_renderer" {  } { { "../modelsim/bcd_renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/bcd_renderer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/score_tracker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/score_tracker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_tracker-track " "Found design unit 1: score_tracker-track" {  } { { "../modelsim/score_tracker.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/score_tracker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650683 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_tracker " "Found entity 1: score_tracker" {  } { { "../modelsim/score_tracker.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/score_tracker.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "../modelsim/BCD_to_7Seg.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650692 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "../modelsim/BCD_to_7Seg.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-LFSRbehaviour " "Found design unit 1: LFSR-LFSRbehaviour" {  } { { "../modelsim/lfsr.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/lfsr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650702 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "../modelsim/lfsr.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/lfsr.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/text_renderer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/text_renderer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_renderer-behave " "Found design unit 1: text_renderer-behave" {  } { { "../modelsim/text_renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/text_renderer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650710 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_renderer " "Found entity 1: text_renderer" {  } { { "../modelsim/text_renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/text_renderer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "../modelsim/char_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650723 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "../modelsim/char_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-behaviour " "Found design unit 1: collision-behaviour" {  } { { "../modelsim/collision.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/collision.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650732 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "../modelsim/collision.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/collision.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /documents/305-miniproject/modelsim/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "../modelsim/types.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/types.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650742 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants " "Found design unit 2: constants" {  } { { "../modelsim/types.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/types.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-construction " "Found design unit 1: pipes-construction" {  } { { "../modelsim/pipes.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/pipes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650750 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "../modelsim/pipes.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/pipes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/sprite_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/sprite_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite_rom-behave " "Found design unit 1: sprite_rom-behave" {  } { { "../modelsim/sprite_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650759 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "../modelsim/sprite_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "../modelsim/mouse.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650769 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "../modelsim/mouse.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../modelsim/vga_sync.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650778 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../modelsim/vga_sync.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/renderer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/renderer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 renderer-behave " "Found design unit 1: renderer-behave" {  } { { "../modelsim/renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650789 ""} { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "../modelsim/renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/player_update.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/player_update.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player_update-rtl " "Found design unit 1: player_update-rtl" {  } { { "../modelsim/player_update.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/player_update.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650799 ""} { "Info" "ISGN_ENTITY_NAME" "1 player_update " "Found entity 1: player_update" {  } { { "../modelsim/player_update.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/player_update.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/305-miniproject/modelsim/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/305-miniproject/modelsim/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behave " "Found design unit 1: main-behave" {  } { { "../modelsim/main.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650810 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../modelsim/main.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543650810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543650810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684543651402 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RandomReset main.vhd(152) " "VHDL Signal Declaration warning at main.vhd(152): used implicit default value for signal \"RandomReset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../modelsim/main.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684543651412 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderer renderer:C1 " "Elaborating entity \"renderer\" for hierarchy \"renderer:C1\"" {  } { { "../modelsim/main.vhd" "C1" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom renderer:C1\|sprite_rom:BIRD_ROM " "Elaborating entity \"sprite_rom\" for hierarchy \"renderer:C1\|sprite_rom:BIRD_ROM\"" {  } { { "../modelsim/renderer.vhd" "BIRD_ROM" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram renderer:C1\|sprite_rom:BIRD_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"renderer:C1\|sprite_rom:BIRD_ROM\|altsyncram:altsyncram_component\"" {  } { { "../modelsim/sprite_rom.vhd" "altsyncram_component" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "renderer:C1\|sprite_rom:BIRD_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"renderer:C1\|sprite_rom:BIRD_ROM\|altsyncram:altsyncram_component\"" {  } { { "../modelsim/sprite_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "renderer:C1\|sprite_rom:BIRD_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"renderer:C1\|sprite_rom:BIRD_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM/BRD3_ROM.mif " "Parameter \"init_file\" = \"ROM/BRD3_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651514 ""}  } { { "../modelsim/sprite_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684543651514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppg1 " "Found entity 1: altsyncram_ppg1" {  } { { "db/altsyncram_ppg1.tdf" "" { Text "H:/Documents/305-MiniProject/quartus/db/altsyncram_ppg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543651581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543651581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppg1 renderer:C1\|sprite_rom:BIRD_ROM\|altsyncram:altsyncram_component\|altsyncram_ppg1:auto_generated " "Elaborating entity \"altsyncram_ppg1\" for hierarchy \"renderer:C1\|sprite_rom:BIRD_ROM\|altsyncram:altsyncram_component\|altsyncram_ppg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom renderer:C1\|sprite_rom:BGKGRD_ROM " "Elaborating entity \"sprite_rom\" for hierarchy \"renderer:C1\|sprite_rom:BGKGRD_ROM\"" {  } { { "../modelsim/renderer.vhd" "BGKGRD_ROM" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component\"" {  } { { "../modelsim/sprite_rom.vhd" "altsyncram_component" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component\"" {  } { { "../modelsim/sprite_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM/REAL_BACK.mif " "Parameter \"init_file\" = \"ROM/REAL_BACK.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651644 ""}  } { { "../modelsim/sprite_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684543651644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ltg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ltg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ltg1 " "Found entity 1: altsyncram_ltg1" {  } { { "db/altsyncram_ltg1.tdf" "" { Text "H:/Documents/305-MiniProject/quartus/db/altsyncram_ltg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543651700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543651700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ltg1 renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component\|altsyncram_ltg1:auto_generated " "Elaborating entity \"altsyncram_ltg1\" for hierarchy \"renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component\|altsyncram_ltg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_renderer renderer:C1\|text_renderer:SCORE_TEXT " "Elaborating entity \"text_renderer\" for hierarchy \"renderer:C1\|text_renderer:SCORE_TEXT\"" {  } { { "../modelsim/renderer.vhd" "SCORE_TEXT" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM " "Elaborating entity \"char_rom\" for hierarchy \"renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\"" {  } { { "../modelsim/text_renderer.vhd" "TEXT_ROM" { Text "H:/Documents/305-MiniProject/modelsim/text_renderer.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\"" {  } { { "../modelsim/char_rom.vhd" "altsyncram_component" { Text "H:/Documents/305-MiniProject/modelsim/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\"" {  } { { "../modelsim/char_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM/TCGROM.mif " "Parameter \"init_file\" = \"ROM/TCGROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684543651772 ""}  } { { "../modelsim/char_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684543651772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ahg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ahg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ahg1 " "Found entity 1: altsyncram_ahg1" {  } { { "db/altsyncram_ahg1.tdf" "" { Text "H:/Documents/305-MiniProject/quartus/db/altsyncram_ahg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684543651829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543651829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ahg1 renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\|altsyncram_ahg1:auto_generated " "Elaborating entity \"altsyncram_ahg1\" for hierarchy \"renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\|altsyncram_ahg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_renderer renderer:C1\|bcd_renderer:SCORE " "Elaborating entity \"bcd_renderer\" for hierarchy \"renderer:C1\|bcd_renderer:SCORE\"" {  } { { "../modelsim/renderer.vhd" "SCORE" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:C2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:C2\"" {  } { { "../modelsim/main.vhd" "C2" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_update player_update:C3 " "Elaborating entity \"player_update\" for hierarchy \"player_update:C3\"" {  } { { "../modelsim/main.vhd" "C3" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651982 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NewX player_update.vhd(14) " "VHDL Signal Declaration warning at player_update.vhd(14): used explicit default value for signal \"NewX\" because signal was never assigned a value" {  } { { "../modelsim/player_update.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/player_update.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1684543651988 "|main|player_update:C3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:C4 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:C4\"" {  } { { "../modelsim/main.vhd" "C4" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543651993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "../modelsim/mouse.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684543652002 "|main|MOUSE:C4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../modelsim/mouse.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684543652002 "|main|MOUSE:C4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../modelsim/mouse.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684543652002 "|main|MOUSE:C4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../modelsim/mouse.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684543652002 "|main|MOUSE:C4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../modelsim/mouse.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684543652002 "|main|MOUSE:C4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:C5 " "Elaborating entity \"pipes\" for hierarchy \"pipes:C5\"" {  } { { "../modelsim/main.vhd" "C5" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543652006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:C6 " "Elaborating entity \"collision\" for hierarchy \"collision:C6\"" {  } { { "../modelsim/main.vhd" "C6" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543652019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:C7 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:C7\"" {  } { { "../modelsim/main.vhd" "C7" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543652031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_tracker score_tracker:C8 " "Elaborating entity \"score_tracker\" for hierarchy \"score_tracker:C8\"" {  } { { "../modelsim/main.vhd" "C8" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543652043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:C9 " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:C9\"" {  } { { "../modelsim/main.vhd" "C9" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543652055 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component\|altsyncram_ltg1:auto_generated\|q_a\[12\] " "Synthesized away node \"renderer:C1\|sprite_rom:BGKGRD_ROM\|altsyncram:altsyncram_component\|altsyncram_ltg1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ltg1.tdf" "" { Text "H:/Documents/305-MiniProject/quartus/db/altsyncram_ltg1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../modelsim/sprite_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/sprite_rom.vhd" 58 0 0 } } { "../modelsim/renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 115 0 0 } } { "../modelsim/main.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684543652680 "|main|renderer:C1|sprite_rom:BGKGRD_ROM|altsyncram:altsyncram_component|altsyncram_ltg1:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1684543652680 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1684543652680 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modelsim/mouse.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684543653442 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684543653442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684543653905 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\|altsyncram_ahg1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"renderer:C1\|text_renderer:SCORE_TEXT\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\|altsyncram_ahg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ahg1.tdf" "" { Text "H:/Documents/305-MiniProject/quartus/db/altsyncram_ahg1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../modelsim/char_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/char_rom.vhd" 51 0 0 } } { "../modelsim/text_renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/text_renderer.vhd" 70 0 0 } } { "../modelsim/renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 180 0 0 } } { "../modelsim/main.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 176 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543654594 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "renderer:C1\|bcd_renderer:SCORE\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\|altsyncram_ahg1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"renderer:C1\|bcd_renderer:SCORE\|char_rom:TEXT_ROM\|altsyncram:altsyncram_component\|altsyncram_ahg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ahg1.tdf" "" { Text "H:/Documents/305-MiniProject/quartus/db/altsyncram_ahg1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../modelsim/char_rom.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/char_rom.vhd" 51 0 0 } } { "../modelsim/bcd_renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/bcd_renderer.vhd" 39 0 0 } } { "../modelsim/renderer.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/renderer.vhd" 187 0 0 } } { "../modelsim/main.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 176 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543654596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684543655634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684543655634 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushbutton " "No output dependent on input pin \"pushbutton\"" {  } { { "../modelsim/main.vhd" "" { Text "H:/Documents/305-MiniProject/modelsim/main.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684543656231 "|main|pushbutton"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684543656231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "830 " "Implemented 830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684543656234 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684543656234 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684543656234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "757 " "Implemented 757 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684543656234 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684543656234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684543656234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684543656387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 12:47:36 2023 " "Processing ended: Sat May 20 12:47:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684543656387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684543656387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684543656387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684543656387 ""}
