#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Sun Dec 12 14:28:03 2021
# Process ID: 24516
# Current directory: C:/Users/user/Desktop/final_project/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29224 C:\Users\user\Desktop\final_project\project_2\project_2.xpr
# Log file: C:/Users/user/Desktop/final_project/project_2/vivado.log
# Journal file: C:/Users/user/Desktop/final_project/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/final_project/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1285.660 ; gain = 0.000
update_compile_order -fileset sources_1
write_hw_platform -fixed -include_bit -force -file C:/Users/user/Desktop/final_project/project_2/top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/user/Desktop/final_project/project_2/top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/user/Desktop/final_project/project_2/top.xsa
write_hw_platform: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.660 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:myPrescaler:1.0 - myPrescaler_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_1
Adding component instance block -- xilinx.com:module_ref:myI2STx_v1_0:1.0 - myI2STx_v1_0_0
Adding component instance block -- xilinx.com:module_ref:mySPIRxTx_v1_0:1.0 - mySPIRxTx_v1_0_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:HDMI_TOP:1.0 - HDMI_TOP_0
Successfully read diagram <design_1> from block design file <C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1285.660 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1285.660 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_fifo_mm_s_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_fifo_mm_s_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 1.868 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_0_0, cache-ID = f6078f74355a8b53; cache size = 1.868 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = f801982efe82ed33; cache size = 1.868 MB.
[Mon Dec 13 10:23:18 2021] Launched design_1_mySPIRxTx_v1_0_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_myPrescaler_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_axi_fifo_mm_s_0_0_synth_1, design_1_myI2STx_v1_0_0_0_synth_1, design_1_axi_fifo_mm_s_1_0_synth_1, design_1_HDMI_TOP_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_mySPIRxTx_v1_0_0_0_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_mySPIRxTx_v1_0_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_myPrescaler_0_0_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_myPrescaler_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_axi_fifo_mm_s_0_0_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_axi_fifo_mm_s_0_0_synth_1/runme.log
design_1_myI2STx_v1_0_0_0_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_myI2STx_v1_0_0_0_synth_1/runme.log
design_1_axi_fifo_mm_s_1_0_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_axi_fifo_mm_s_1_0_synth_1/runme.log
design_1_HDMI_TOP_0_3_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/runme.log
synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 10:23:18 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1409.488 ; gain = 20.078
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.227 ; gain = 1606.445
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 13 10:46:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 10:46:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3060.199 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.055 ; gain = 19.824
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.055 ; gain = 19.824
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 5.862 MB.
[Mon Dec 13 11:03:35 2021] Launched design_1_HDMI_TOP_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_HDMI_TOP_0_3_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/runme.log
synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 11:03:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 3082.055 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference design_1_HDMI_TOP_0_3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3082.719 ; gain = 0.000
INFO: [Common 17-344] 'update_module_reference' was cancelled
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3104.777 ; gain = 18.602
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 5.862 MB.
[Mon Dec 13 11:12:56 2021] Launched design_1_HDMI_TOP_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_HDMI_TOP_0_3_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/runme.log
synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 11:12:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 3145.715 ; gain = 16.980
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3160.559 ; gain = 14.844
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 5.862 MB.
[Mon Dec 13 11:21:55 2021] Launched design_1_HDMI_TOP_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_HDMI_TOP_0_3_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/runme.log
synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 11:21:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 3160.559 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3165.637 ; gain = 5.078
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 5.862 MB.
[Mon Dec 13 11:40:22 2021] Launched design_1_HDMI_TOP_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_HDMI_TOP_0_3_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/runme.log
synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 11:40:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3167.805 ; gain = 2.168
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3176.086 ; gain = 8.281
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 5.862 MB.
[Mon Dec 13 11:49:36 2021] Launched design_1_HDMI_TOP_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_HDMI_TOP_0_3_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/runme.log
synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 11:49:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3182.586 ; gain = 6.500
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
write_hw_platform -fixed -include_bit -force -file C:/Users/user/Desktop/final_project/project_2/top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/user/Desktop/final_project/project_2/top.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/user/Desktop/final_project/project_2/top.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3401.387 ; gain = 218.801
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3428.094 ; gain = 7.281
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 5.862 MB.
[Mon Dec 13 14:15:45 2021] Launched design_1_HDMI_TOP_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_HDMI_TOP_0_3_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/runme.log
synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 14:15:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 3472.414 ; gain = 14.820
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
update_module_reference design_1_HDMI_TOP_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_3 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3478.762 ; gain = 4.375
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\user\Desktop\final_project\project_2\project_2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 5.862 MB.
[Mon Dec 13 14:50:47 2021] Launched design_1_HDMI_TOP_0_3_synth_1, synth_1...
Run output will be captured here:
design_1_HDMI_TOP_0_3_synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/runme.log
synth_1: C:/Users/user/Desktop/final_project/project_2/project_2.runs/synth_1/runme.log
[Mon Dec 13 14:50:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/final_project/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 3478.762 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/user/Desktop/final_project/project_2/top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/user/Desktop/final_project/project_2/top.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/user/Desktop/final_project/project_2/top.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3491.449 ; gain = 12.688
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
