#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 22 16:17:57 2017
# Process ID: 24484
# Current directory: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16360 C:\Users\Jesus\Documents\ECE 369\Modifications\LABS8-17 UPDATED 11-8-17 WORKING\Lab8-17_VivadoFiles\Lab8-17_VivadoFiles.xpr
# Log file: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/vivado.log
# Journal file: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles'
INFO: [Project 1-313] Project file moved from 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 834.395 ; gain = 92.359
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 838.777 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus/Documents/ECE -notrace
couldn't read file "C:/Users/Jesus/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 16:19:21 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 838.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 864.945 ; gain = 26.168
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 864.945 ; gain = 26.168
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1

launch_runs synth_1 -jobs 8
[Wed Nov 22 16:19:47 2017] Launched synth_1...
Run output will be captured here: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17 WORKING/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 873.496 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 16:21:31 2017...
