
Û
Command: %s
1870*	planAhead2®
™open_checkpoint /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/project.runs/impl_1/lloyds_kernel_top.dcp2default:defaultZ12-2866
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
­
Loading clock regions from %s
13*device2v
b/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
®
Loading clock buffers from %s
11*device2w
c/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
®
&Loading clock placement rules from %s
318*place2n
Z/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
¬
)Loading package pin functions from %s...
17*device2j
V/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ª
Loading package from %s
16*device2y
e/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
¡
Loading io standards from %s
15*device2k
W/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
õ
Parsing XDC File [%s]
179*designutils2¾
©/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/project.runs/impl_1/.Xil/Vivado-22419-ee-boxer0/dcp/lloyds_kernel_top.xdc2default:defaultZ20-179
Ã
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2‹
u/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/lloyds_kernel_top.xdc2default:default2
12default:default8@Z12-2286
þ
Finished Parsing XDC File [%s]
178*designutils2¾
©/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/kernel/HLS/kernel/kernel/impl/vhdl/project.runs/impl_1/.Xil/Vivado-22419-ee-boxer0/dcp/lloyds_kernel_top.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
Y
$Checkpoint was created with build %s293*project2
3535832default:defaultZ1-484
€
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2%
open_checkpoint: 2default:default2
00:00:162default:default2
00:00:182default:default2
1371.4182default:default2
647.7662default:defaultZ17-268


End Record