/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartInterrupt.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/blk_peri_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_dap.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpApbDefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_packet_gen.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_sva_freq_ip_chk.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_transaction.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_htm_port.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_wrapper.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/spi/denaliSpiCoverGroupEnable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2dma.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/csv_reg_map.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_tlm_fifos.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserEnv.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/define_fpi.vh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/synchronizer.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/spi/denaliSpiCoverage.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2ccu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserSve.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/top/lx61102/rtl_codes/lx61102.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cbuf.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_ports.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_sockets.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/jtag/denaliJtagCoverage.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/design_config_undefs.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_sva_pll_chk.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_callback.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmConfig.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmCoverage.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_i2c.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux7.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/sequences/uvm_reg_access_seq.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmac_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/uart_wrapper.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_wrapper.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_apb2_m/cdn_apb2_ma_agent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmac_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_source_clk_input_chk.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/timers_wrapper.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dap/uvm_dap.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/csv_mem.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmTop.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/spi_env_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32rcu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/um_tst.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliJtag.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_printer.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartSynctoPCLK.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmac_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspIntGen.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliDefines.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_clk_buf.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2dma.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliSpiImports.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/gpd_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_out.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux2x1.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_random_stimulus.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_clk_se/nx_ext_clk_se_if.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/stretch_pulse.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tube/tube_agent.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_resource.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/sf_eflash16kx39x4_s300_lfr6lp_4000_wrapper.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/240104/CoAsia_240103/IPLL0_r00_DUT_CORE.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmSequence.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_sva_sel_chk.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_ahb/denaliCdn_ahbCoverageInstance.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_apb/denaliCdn_apbCoverGroupEnable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2atop.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_clk_se/nx_ext_clk_se_agent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_sub_top.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/jtag/denaliJtagCoverageInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpSync.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/rcu/rtl_codes/rcu.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/sequences/uvm_mem_walk_seq.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserMonitor.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxFCntl.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequence_item.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmureg2pmu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_queue.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwjDpDefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9_lite.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2iom.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_etmintf.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_ccureg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_ctl.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IPLL/IPLL0_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_defs.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/TSENSE/TSENSE_r00_DUT_CORE.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_wrapper.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_ahb/denaliCdn_ahbCoverage.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m6.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m8.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/wdt/wdt_intf.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_config_db.svh
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IHSOSC9MA/IHSOSC9MA_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartReceive.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_check.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cmsdk/cmsdk_uart_capture_ard_bind.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux5x1.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/s_ecc_check.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_nvic_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2dma.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_align.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_env.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_srtdiv.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_slv.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_comp.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m2.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_field.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/soc_report.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m4.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tube/tube_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/checksum.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_master.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_main.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSWJDP.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_resource_db.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2fpi.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_ahb.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_bit_ctrl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/ccu_reg_block.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmConfig.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/CORTEXM3.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_tlm_fifo_base.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDefs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequence_base.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_dnf.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_mux.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_PERI/rtl_codes/BLK_PERI.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_atb_fifo.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m0.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_sqr_ifs.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmMonitor.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmTop.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmSequencer.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_indirect.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserTransaction.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/TSENSE/TSENSE_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_ctrl.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_imps.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_ppb_ahb_to_apb.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_ahb_ctl.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmAgent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_undefs.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LSH2L/PIP_LVSH2L_r00_DUT.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cac2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_sys.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s1.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/240104/CoAsia_240103/CIP_TOP/CIP_TOP_LX61100_S_r00_DUT.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/ShareFiles/Common_function.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO2P4V/LDO2P4V_r00_DUT_CORE.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2ccu.svh
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO1P2V/LDO1P2V_r00_DUT_CORE.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/jtag/denaliJtagCoverGroupEnable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/sf_eflash1kx39x4_s300_lfr6lp_4000_wrapper.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmConfigTypes.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_objection.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/lx61102/lx61102_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2dma.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/snps_uvm_reg_bank.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_srctrl2tm.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmacM.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliMemImports.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_ccu_define.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliDefines.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_gate.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_icore.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkmux5x1_wo_gf.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmConfigTypes.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_emit.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_df.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_bshift.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequencer_base.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_sequence.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXCntl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/ccu.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/sf_eflash_dna_v1p22.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_version.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_dcode.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmacI.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRevAnd.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/e_sse050_f0_ahb_to_sram.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_intf.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LSL2H/PIP_LVSL2H_r00_DUT.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmSequence.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_dec.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_cbs.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequence.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmacDSM.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/CORTEXM3INTEGRATION.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmacE.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_defs.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/ADC0/ADC0_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_bit_master.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmTop.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9_default_slave.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_systick_reg_block.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_phase.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_ppb_intf.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_reg_map.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2lvd.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_int.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_dap.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/csv_uvmc_sdk/uvm/csv_uvmc_sdk_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fpi.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_16bit_dec.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmCoverage.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_cfg_apb2.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_dcore.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/spi.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_i2cErrTable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwjWatcher.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_sva_bind_mux.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/i2cm_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_icode.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_uart.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_cmdline_processor.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_apb2_m/cdn_apb2_m_if.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserSlaveDriver.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpDefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/soc_tb.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_fifo_byte.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpSync.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_vseqs.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_filt.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_a_grp.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_ahblite_slave.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_sva_bind_freq.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/csv_uvmc_sdk/uvm/csv_uvmc_sdk_trans.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxLJustify.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmTransaction.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_exports.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_block.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_ldreq.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_wrapper.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmAgent.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_event_callback.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2dma.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmac.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmMonitor.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/soc_tb_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_crc16.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliUartTypes.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserSeqLib.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_status.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_rst/nx_ext_rst_trans.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_ppb.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_uart/cdn_uart_cpu_seqs.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_chk/rcu_sva_bind_sysrst_deassert.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_vreg.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_tlm_req_rsp.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDMA.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_tree.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_mux.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_ahb2_m/cdn_ahb2_ma_agent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserMasterDriver.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/define_fpi.vh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpEnSync.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliSpiErrTable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/define_fpi.vh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/i2c_config_seq.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2tm.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_input_stage_5x9.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_atb_sync.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch_ahbintf.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_ahb.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers_frc.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/pmu_ps.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiSlaveCfg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserMemInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/cmc_reg_block.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmSeqLib.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_reg_map.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_and.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmMonitor.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2gpio.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmac_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_dreq.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2pmu.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_seq.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_BUS/rtl_codes/BLK_BUS.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_rst/nx_ext_rst_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/IHSOSC10MA_CAL_DUT_V2.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_divider.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_event.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/blk_cpu_reg_block.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_time.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/wdt/wdt_external.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_reg.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDataStp.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/sequences/uvm_reg_bit_bash_seq.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_cdc_capt_sync.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_ircreg.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmDriver.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dpi/uvm_dpi.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequencer_param_base.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmSequencer.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AFE_TOP/AIP_TOP_LX61100_S_r00_DUT.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_ahbImports.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dpi/uvm_regex.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/dac_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_preempt.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUser_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/common/common_macros.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_port_base.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmTop.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_apb2_m/cdn_apb2_m_seqs.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserAgent.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequencer_analysis_fifo.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/design_config_undefs.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_pmureg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/design_config_defs.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_undefs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dap/uvm_get_to_lock_dap.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2adcctrl.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_ifs.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_report_message.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2c_ff.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_ahbif.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m7.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_std_clk_gate.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2tm.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2rcu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_dec.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ILSOSC32K/ILSOSC32K_r00_DUT_CORE.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/gpio/gpio_sva_dnf_chk.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmSequence.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_fpb/cm3_fpb_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32iwdt.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_apb_if.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m3.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_wrapper.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_task_phase.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_uart/cdn_uart_seqs.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m5.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/uart/denaliUartCoverageInstance.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmSequence.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserMonitor.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpProtocol.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_fifo.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/csv_reg_blk.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_nvic_if.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserMemInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_filt.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiMasterCfg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxFCntl.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_agent.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m1.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_push_sequencer.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_ctrl.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/DAC/DAC0_r00_DUT_CORE.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmac_bind.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_clk_se/nx_ext_clk_se_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_system.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fdm2tm.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux4.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/cdnVipMacros.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/top/DTOP/rtl_codes/DTOP.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2fctrl.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_clk_gate.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s2.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmacR.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/timers.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_chctrl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_sva_freq_chk.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_in_order_comparator.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartDMA.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_clk_se/nx_ext_clk_se_trans.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmCoverage.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_apb2_m/cdn_apb2_m_adapter.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_mux.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_if.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspMTxRxCntl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/ecc_wrapper/ssf_enc.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/gpio/gpio_env.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/blk_mem_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt_ctrl.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmTransaction.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_generic_payload.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_apb2_m/cdn_apb2_mp_agent.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliSpiTypes.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2pmu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/gpb_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/gpx_reg_block.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmMemInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpIMux.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_uart/cdn_uart_if.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserAgent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserTypes.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_irc2cm3.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/tm_std_nand.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/top/top.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_apbErrTable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_chk/rcu_sva_sysrst_ip_chk.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_ahbTypes.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXParShft.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/spi_wrapper.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dap/uvm_set_before_get_dap.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_decode_dcore.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/ualdis/cm3_ualdis.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/cdnVipTop.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/sram_ecc_ctrl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2rcu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2gpio.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_tconv.v
/PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/sram/v2/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2anacon.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_16.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_apbTypes.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmacB.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/gpio/gpio_if.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_mctrl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserTop.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/hdl_interfaces/spi/cdnSpiActiveInterface.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/uart/denaliUartCoverGroupEnable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmSeqLib.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_env.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmDriver.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_irc_define.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_regions.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSynctoSSPCLK.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dma2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2gpio.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/tests/intr/intr_connection_check.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/BIST/DCT_REG_64_for_DNA.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_cell.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSTxRxCntl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXFCntl.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_i2c/denaliCdn_i2cCoverGroupEnable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_sfr.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmTop.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ILSOSC32K/ILSOSC32K_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cmsdk/cmsdk_uart_capture_ard.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_pair.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_subscriber.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpApbSync.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_common_phases.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/if_syscon_apbif2reg.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmTop.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_core_trg.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_apb/denaliCdn_apbCoverageInstance.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_backdoor.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2srctrl.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_policies.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmDriver.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_ppb_intf.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_apb_slave_mux.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2iom.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/mft_common_control_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxFIFO.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clkdm6_wo_gf.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_analysis_port.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_alu_dp.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliMem.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_A.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_runtime_phases.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch_ctl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtu_e_top.vp
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_exec.v
/PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/rom/v2/lfr6lp_mc_vrom_hd_rvt_2048x39m8/lfr6lp_mc_vrom_hd_rvt_2048x39m8.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTest.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_registry.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/cm3_pmu.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2cs_scanmx2.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_report_object.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/gpio/gpio_defines.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRegBlock.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/stc/rtl_codes/cmsdk_mcu_stclkctrl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/define_fpi.vh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2dma.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspSynctoPCLK.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2cm3.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_defs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_heartbeat.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_full.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_intf.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_apbImports.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliDefines.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/test_argv.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/design_config_undefs.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_bottomup_phase.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/eflash_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_pmu_define.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/dual_timer.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_packer.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_wrapper.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/EHOSC/HXOSC_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_rst/nx_ext_rst_seqr.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/waveformDebugger/cdnApbUvmWaveformDebuggerTxn.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_apb.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmac_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2cm_scanmx2.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmSequence.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/spi_cfg.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/POR/POR_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/dma_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXFIFO.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_mst.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_apb_if.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/spi_env.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/soc_vseqs.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_fifo.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_ahb2_m/cdn_ahb2_m_if.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_div.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliDefines.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_reg.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_object.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliUartErrTable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_buf.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/waveformDebugger/cdnApbUvmWaveformDebuggerMonitor.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_ahb/denaliCdn_ahbCoverGroupEnable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/acu_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_control_reg_block.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliUart.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2anacon.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_32bit_dec.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_uart2iom.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/waveformDebugger/cdnAhbUvmWaveformDebuggerTxn.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_tlm_ifs.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_int_state.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserVirtualSeqLib.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_rcureg2rcu.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_model.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_tr_stream.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/adc_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2irc.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_report_catcher.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_amba_apb3.svh
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/POR/POR_r00_DUT_CORE.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/sequences/uvm_reg_hw_reset_seq.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial2bus_bridge.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/i2c_env_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m8.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_libs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_adapter.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/pmu_cm3/rtl_codes/pmu.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmMemInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_gpio2tm.svh
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ELOSC/LXOSC_r00_DUT_CORE.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmDriver.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_MEM/rtl_codes/BLK_MEM.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_external.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_div_ref.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_resource_specializations.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ccureg2ccu.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliJtagTypes.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m4.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_i2c_slave.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_chk/rcu_sva_trim_data_chk.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2rcu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m6.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDefs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_vreg_field.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/sys_cfg.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserMasterConfig.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/gpio/gpio_sva_bind_dnf.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cs2iom.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/lx61102/lx61102_env.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPJtagDpDefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_sync.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_chk/rcu_sva_external.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliMemTypes.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserVirtualSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash1kx39x4_s300_lfr6lp_4000.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_cfg_ahb2.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m0.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/sequences/uvm_mem_access_seq.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_globals.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m2.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_sva_div_chk.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_CPU/rtl_codes/BLK_CPU.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_i2cImports.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/design_config_defs.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/reg_def_defines.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/i2cs_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/lx61102/lx61102_reg_blk.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_div_measure.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_coreservice.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_fetch.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/jtag/denaliJtagCoverGroupNew.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmCoverage.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_ahb2_m/cdn_ahb2_mp_agent.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_comparer.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s3.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_base.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_top.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_busmatrix_5x9.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmMonitor.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/ADC0/ADC0_r00_DUT_CORE.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxRegFile.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pad2tm.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/uart.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_apb2_m/cdn_apb2_m_trans.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_barrier.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_timers2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2pmu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_br_dec.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_exports.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserSlaveConfig.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_report_server.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/rcu_reg_block.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_defines.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmConfig.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO2P4V/LDO2P4V_r00_DUT_REGWr.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmConfig.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu_ctl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/csv_uvmc_sdk/sv/csv_svc_sdk.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/mtu_e/rtl_codes/mtue_wrapper.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliDefines.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserSlaveConfig.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspTxRegFile.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserEnv.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_mpu_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/models/cm3_cdc_connect.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/ELOSC/LXOSC_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspApbif.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmInstance.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_predictor.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fctrl2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_fpb/cm3_fpb.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPJtagDpProtocol.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_sync.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/dtc_rstsync.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_i2c/denaliCdn_i2cCoverGroupNew.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_uart/cdn_uart_types.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_recorder.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/stc/rtl_codes/stc.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmAgent.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/DAC/DAC0_r00_DUT_REGWr.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_sync.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmConfig.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_test.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspDefs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_file.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3/cm3_ppb_decoder.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_pmu2anacon.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/blk_bus_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_rst/nx_ext_rst_if.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dap_ahb_ap/cm3_dap_ahb_ap_sync.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPSwDpApbIf.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/LDO1P2V/LDO1P2V_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_bootrom2tm.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_report_handler.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_uart/cdn_uart_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_reg.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/soc_vseqr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_apbif.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_spi2iom.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_sqr_connections.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmAgent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2fdm.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequence_library.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/wdt_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_chk/rcu_sva_bind_sysrst.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/waveformDebugger/cdnApbUvmWaveformDebuggerReg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/tms_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_lsu_ahbintf.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_rst/nx_ext_rst_bseq.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/gpio_common_reg_block.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmCoverage.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserVirtualSequencer.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_fpb/cm3_fpb_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_ahb2_m/cdn_ahb2_m_adapter.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagInterface.sv
/PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/rom/v2/lfr6lp_mc_vrom_hd_rvt_2048x39m8/lfr6lp_mc_vrom_hd_rvt_2048x39m8_wrapper.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpApbDefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/dapswjdp/DAPDpApbDefs.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/PIP_TOP/PIP_TOP_module_instance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/gpio/gpio_external.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2anacon.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial_if.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/fpi.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_top_B.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_scoreboard.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iom2sram.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_tlm.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/uvm_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/pmu_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTest.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/waveformDebugger/cdnAhbUvmWaveformDebuggerReg.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_sockets_base.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/gpio/gpio_sfr_seq.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pmu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_ahb2_m/cdn_ahb2_m_trans.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmConfigTypes.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/system_init_vseq.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmConfig.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_defs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/sequences/uvm_reg_mem_built_in_seq.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/define_fpi.vh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserMemInstance.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_fifo.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserEnv.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequencer.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/blk_sys_reg_block.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/uart/cdnUartUvmMemInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXRegFile.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/uart/denaliUartCoverGroupNew.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/synchronizer_async.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmConfigTypes.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_mem.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dpi/uvm_hdl.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_trace_clk.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXFCntl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sram_ecc_ctrl/rtl_codes/apb_slave.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/soc_env.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2adc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_adc_type_a.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmMemInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartSynctoUCLK.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/tarmac/tarmac_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2pad.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_region.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/csv_uvmc_sdk/uvm/csv_uvmc_sdk.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliJtagImports.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dap/uvm_simple_lock_dap.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dpi/uvm_svcmd_dpi.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/irc/rtl_codes/irc.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cortexm3_integration/cm3_rom_table.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_anacon2tm.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_misc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXRegFile.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_domain.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/csv_uvmc_sdk/uvm/csv_uvmc_sdk.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32gpio.svh
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AMUX0/AMUX0_r00_DUT_REGWr.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmAgent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/timers/rtl_codes/apb_dualtimers_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/gpio/gpio_env_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartTXCntl.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_links.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_maskgen.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/waveformDebugger/cdnAhbUvmWaveformDebuggerMonitor.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/t_reg_rcu_define.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/i2c_deglitch.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_nvic/cm3_nvic_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmDriver.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmMemInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_iwdt2irc.svh
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/AFE/AMUX0/AMUX0_r00_DUT_CORE.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/dma/rtl_codes/dma_chmux.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserDriver.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/design_config_defs.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_bus_matrix.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_topdown_phase.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_lic_defs/cm3_lic_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliDefines.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_map.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspScaleCntr.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_comps.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m5.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m7.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_chk/rcu_sva_sysrst_deassert_chk.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/231030/IO_TOP_02A_r00_PG_231031.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmConfigTypes.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/spi/denaliSpiCoverGroupNew.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_mtue2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/reg_model_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_ahb2_m/cdn_ahb2_m_seqs.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/PIP_TOP/PIP_TOP_LX61100_S_r00_DUT.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/um_tmux.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_wic/cm3_wic.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartDataStp.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/gpc_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/sram_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_rcureg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/spi_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserMonitorConfig.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_stage_5x9m1.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_output_arb_5x9m3.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_adcctrl2tm.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_ircreg2irc.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRxFIFO.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_spell_chkr.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliDefines.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/ILSOSC32K_CAL_DUT_V2.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartApbif.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_reg_item.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserMonitor.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/soc_if.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_regfile.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/seq/uvm_sequence_builtin.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/iwdt/rtl_codes/iwdt.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_ahb/denaliCdn_ahbCoverGroupNew.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmConfigTypes.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_clk_se/nx_ext_clk_se_drv.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserSeqLib.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_monitor.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_rst/nx_ext_rst_agent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_ahb2_m/cdn_ahb2_m_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/model/sf_eflash16kx39x4_s300_lfr6lp_4000.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s4.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_i2c/denaliCdn_i2cCoverageInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_external.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_object_globals.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_tm2bootrom.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/rcu/rcu_chk/rcu_sva_bind_sysrst_ip.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmDriver.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_chk/ccu_sva_bind_ccu_ip_freq.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserSeqLib.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_defs.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_algorithmic_comparator.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_red.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_fpi2ccu.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_stc2cm3.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/cmsdk_ahb_busmatrix_5x9/rtl_codes/cmsdk_ahb_bm_decode_5x9s0.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_i2cTypes.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_comp.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_dac_ctrl.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRevAnd.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_ahbErrTable.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_component.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/eflash_top/rtl_codes/eflash_apb_mux.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_byte_ctrl.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm2/uvm_tlm2_imps.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserMasterConfig.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_output_stage_icode.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/uart/denaliUartCoverage.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/gpio/rtl_codes/gpio_wrapper.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/EHOSC/HXOSC_r00_DUT_CORE.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartRXFIFO.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cac/rtl_codes/cac_edge.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/soc_tb/soc_test.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_apb/denaliCdn_apbCoverGroupNew.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/anacon/rtl_codes/anacon_top.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_clk_se/nx_ext_clk_se_seqr.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliUartImports.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_uart/cdn_uart_env.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_arb.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/NX_SYNCHRONIZER/rtl_codes/NX_SYNCHRONIZER.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cm3/uvm/cm3_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/mft_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/i2c_cfg.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliJtagErrTable.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserAgent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdn_jtag_pkg.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/hdl_interfaces/spi/cdnSpiPassiveInterface.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/uart/rtl_codes/UartBaudCntr.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/uart_reg_block.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_apb2_m/cdn_apb2_m_pkg.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_packet_state.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_apb/denaliCdn_apbCoverage.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/tlm1/uvm_ports.svh
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/reg/uvm_mem_mam.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_i2cm2dma.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_fifo.v
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/dap/uvm_set_get_dap_base.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_master/rtl_codes/i2c_master_defines.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/ccu/rtl_codes/clk_inv.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_driver.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_rst/nx_ext_rst_drv.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/i2c_slave/rtl_codes/i2c_slave.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_bus_matrix/cm3_mtx_input_stage_icore.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/spi/cdnSpiUvmMemInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_spi/cdn_spi_env/cdnSpiUvmUserSve.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/BGR/BGR_r00_DUT_REGWr.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmAgent.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/comps/uvm_push_driver.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/denaliSpi.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/spi/rtl_codes/SspRegCore.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_itm/cm3_itm_ts.v
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/PIP/BGR/BGR_r00_DUT_CORE.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61102/IOPAD/IO_TOP_module_instance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_i2c/cdn_i2c_env/cdnI2cUvmUserVirtualSeqLib.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_cm32busmtx_dcode.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/common/rtl_codes/if_dacctrl2tm.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/tm/rtl_codes/clib/clib_cmux2.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/spi/denaliSpiCoverageInstance.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/serial_ahb_master.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_regbank.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/syscon/rtl_codes/syscon_apbif.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_uart/cdn_uart_agent.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dwt/cm3_dwt_undefs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_ahb/cdnAhbUvmSequence.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_tr_database.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_i2c/cdnI2cUvmMonitor.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/hdl_interfaces/cdn_i2c/cdnI2cInterface.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_root.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/fpi_wrapper.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/reg_model/gpa_reg_block.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmMonitor.sv
/PROJECT/DK/LFR6LP/DK/IP/LXS/ANALOG/Analog_230915/VerilogModels_LX61100/VerilogModels_230913/CIP/IHSOSC9MA/IHSOSC9MA_r00_DUT_CORE.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_traversal.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_defs.v
/PROJECT/DK/LFR6LP/DK/RELEASE/MEMORY/sram/v2/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32/lfr6lp_mc_ra1w_hs_rvtm6t_9216x39m32_wrapper.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_dpu/cm3_dpu_undefs.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/cdn_jtag/cdnJtagUvmUserDriver.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmInstance.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_factory.svh
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/uvm/jtag/cdnJtagUvmCoverage.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_mpu/cm3_mpu_default.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/nx_ext_clk_se/nx_ext_clk_se_bseq.sv
/tools/cadence/VIP/Update_VIPCAT11.30.087/Update_VIPCAT11.30.087/vipcat_11.30.087-08_Nov_2022_08_15_03/tools.lnx86/denali_64bit/ddvapi/sv/coverage/cdn_i2c/denaliCdn_i2cCoverage.svh
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/cm3/rtl_codes/cm3_tpiu/cm3_tpiu_formatter.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/LXS_IP/fpi/rtl_codes/i2c_uart/fpi_buffer.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/blk/BLK_SYS/rtl_codes/BLK_SYS.sv
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/design/softmacro/sse050/p_sse050_interconnect_f0_ahb_to_apb.v
/mnt/users/DV/lx61102/WS/ML4_DEV04/lx61102_tientq_ws_9/verification/soc/libs/ccu/ccu_intf.sv
/tools/synopsys/Verdi/Q-2020.03-SP2/share/vmlib/uvm/uvm-1.2/lib/src/base/uvm_pool.svh
