{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745246774472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 09:46:14 2025 " "Processing started: Mon Apr 21 09:46:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745246774473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745246774473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745246774473 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745246777332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745246778190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745246778190 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745246778235 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745246778235 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1745246780664 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745246781203 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745246781254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745246782452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745246782452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.404 " "Worst-case setup slack is -9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.404            -799.181 iCLK  " "   -9.404            -799.181 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246782470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 iCLK  " "    0.342               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246782703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745246782716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745246782728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.624 " "Worst-case minimum pulse width slack is 9.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 iCLK  " "    9.624               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246782756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246782756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -9.404 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -9.404" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784559 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246784559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -9.404 (VIOLATED) " "Path #1: Setup slack is -9.404 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      3.444  R        clock network delay " "     3.444      3.444  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.707      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.707      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.556      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.556      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.023      0.467 FF    IC  lhModule\|Mux15~1\|dataa " "     7.023      0.467 FF    IC  lhModule\|Mux15~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.447      0.424 FF  CELL  lhModule\|Mux15~1\|combout " "     7.447      0.424 FF  CELL  lhModule\|Mux15~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.718      0.271 FF    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|datab " "     7.718      0.271 FF    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.143      0.425 FF  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|combout " "     8.143      0.425 FF  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.368      0.225 FF    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|datad " "     8.368      0.225 FF    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.493      0.125 FF  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|combout " "     8.493      0.125 FF  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.746      0.253 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datad " "     8.746      0.253 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.871      0.125 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     8.871      0.125 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.535      0.664 FF    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datab " "     9.535      0.664 FF    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.939      0.404 FF  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     9.939      0.404 FF  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.165      0.226 FF    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|datad " "    10.165      0.226 FF    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.290      0.125 FF  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|combout " "    10.290      0.125 FF  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.547      0.257 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|datac " "    10.547      0.257 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.827      0.280 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|combout " "    10.827      0.280 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.082      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|datac " "    11.082      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.363      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|combout " "    11.363      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.612      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|datad " "    11.612      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.737      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout " "    11.737      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.989      0.252 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad " "    11.989      0.252 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.114      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout " "    12.114      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.369      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac " "    12.369      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.650      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout " "    12.650      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.899      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datad " "    12.899      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.024      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout " "    13.024      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.274      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad " "    13.274      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "    13.399      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.649      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad " "    13.649      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.774      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout " "    13.774      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.030      0.256 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datac " "    14.030      0.256 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.311      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout " "    14.311      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.566      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datac " "    14.566      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.847      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout " "    14.847      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.096      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad " "    15.096      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.221      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout " "    15.221      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.469      0.248 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad " "    15.469      0.248 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.594      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout " "    15.594      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.844      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datad " "    15.844      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.969      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout " "    15.969      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.219      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad " "    16.219      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.344      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout " "    16.344      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.771      0.427 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad " "    16.771      0.427 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.896      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout " "    16.896      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.146      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad " "    17.146      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.271      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout " "    17.271      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.522      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad " "    17.522      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.647      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout " "    17.647      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.897      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad " "    17.897      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.022      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout " "    18.022      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.278      0.256 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datac " "    18.278      0.256 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.559      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout " "    18.559      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.810      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad " "    18.810      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.935      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout " "    18.935      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.186      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad " "    19.186      0.251 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.311      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout " "    19.311      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.566      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datac " "    19.566      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.847      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout " "    19.847      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.097      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad " "    20.097      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.222      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout " "    20.222      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.472      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datad " "    20.472      0.250 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.597      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout " "    20.597      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.852      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datac " "    20.852      0.255 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.133      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout " "    21.133      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.382      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad " "    21.382      0.249 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.507      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout " "    21.507      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.761      0.254 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datac " "    21.761      0.254 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.042      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout " "    22.042      0.281 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.295      0.253 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datad " "    22.295      0.253 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.420      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout " "    22.420      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.668      0.248 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datad " "    22.668      0.248 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.793      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout " "    22.793      0.125 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.447      0.654 FF    IC  MainALU\|g_bigmux\|Mux2~21\|datad " "    23.447      0.654 FF    IC  MainALU\|g_bigmux\|Mux2~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.597      0.150 FR  CELL  MainALU\|g_bigmux\|Mux2~21\|combout " "    23.597      0.150 FR  CELL  MainALU\|g_bigmux\|Mux2~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.802      0.205 RR    IC  MainALU\|g_bigmux\|Mux2~22\|datad " "    23.802      0.205 RR    IC  MainALU\|g_bigmux\|Mux2~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.957      0.155 RR  CELL  MainALU\|g_bigmux\|Mux2~22\|combout " "    23.957      0.155 RR  CELL  MainALU\|g_bigmux\|Mux2~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.168      0.211 RR    IC  ForwardA_compare\|Mux2~0\|datad " "    24.168      0.211 RR    IC  ForwardA_compare\|Mux2~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.323      0.155 RR  CELL  ForwardA_compare\|Mux2~0\|combout " "    24.323      0.155 RR  CELL  ForwardA_compare\|Mux2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.533      0.210 RR    IC  ForwardA_compare\|Mux2~2\|datad " "    24.533      0.210 RR    IC  ForwardA_compare\|Mux2~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.688      0.155 RR  CELL  ForwardA_compare\|Mux2~2\|combout " "    24.688      0.155 RR  CELL  ForwardA_compare\|Mux2~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.437      0.749 RR    IC  g_zeroflag\|Equal0~0\|datac " "    25.437      0.749 RR    IC  g_zeroflag\|Equal0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.704      0.267 RF  CELL  g_zeroflag\|Equal0~0\|combout " "    25.704      0.267 RF  CELL  g_zeroflag\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.930      0.226 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|datad " "    25.930      0.226 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.080      0.150 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|combout " "    26.080      0.150 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.285      0.205 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|datad " "    26.285      0.205 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.424      0.139 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|combout " "    26.424      0.139 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.217      0.793 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|datac " "    27.217      0.793 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.498      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|combout " "    27.498      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.733      0.235 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|datac " "    27.733      0.235 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.014      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|combout " "    28.014      0.281 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.268      0.254 FF    IC  Fetch\|g_zeroflag\|Equal0~2\|datac " "    28.268      0.254 FF    IC  Fetch\|g_zeroflag\|Equal0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.549      0.281 FF  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout " "    28.549      0.281 FF  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.323      0.774 FF    IC  Fetch\|g_zeroflag\|Equal0~4\|datab " "    29.323      0.774 FF    IC  Fetch\|g_zeroflag\|Equal0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.673      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout " "    29.673      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.940      0.267 FF    IC  Fetch\|g_zeroflag\|Equal0~19\|datab " "    29.940      0.267 FF    IC  Fetch\|g_zeroflag\|Equal0~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.290      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~19\|combout " "    30.290      0.350 FF  CELL  Fetch\|g_zeroflag\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.162      0.872 FF    IC  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q~0\|datac " "    31.162      0.872 FF    IC  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.423      0.261 FR  CELL  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q~0\|combout " "    31.423      0.261 FR  CELL  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.667      0.244 RR    IC  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q\|ena " "    31.667      0.244 RR    IC  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.375      0.708 RR  CELL  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q " "    32.375      0.708 RR  CELL  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.941      2.941  R        clock network delay " "    22.941      2.941  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.973      0.032           clock pessimism removed " "    22.973      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.953     -0.020           clock uncertainty " "    22.953     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.971      0.018     uTsu  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q " "    22.971      0.018     uTsu  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    32.375 " "Data Arrival Time  :    32.375" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.971 " "Data Required Time :    22.971" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -9.404 (VIOLATED) " "Slack              :    -9.404 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784560 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246784560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.342 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.342" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246784803 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.342  " "Path #1: Hold slack is 0.342 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:27:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:27:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a3~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a3~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.998      2.998  R        clock network delay " "     2.998      2.998  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.230      0.232     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:27:dffi\|s_Q " "     3.230      0.232     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:27:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.230      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:27:dffi\|s_Q\|q " "     3.230      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:27:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.931      0.701 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a3\|portadatain\[8\] " "     3.931      0.701 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a3\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.003      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a3~porta_datain_reg0 " "     4.003      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a3~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.471      3.471  R        clock network delay " "     3.471      3.471  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.439     -0.032           clock pessimism removed " "     3.439     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.439      0.000           clock uncertainty " "     3.439      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.661      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a3~porta_datain_reg0 " "     3.661      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a3~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.003 " "Data Arrival Time  :     4.003" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.661 " "Data Required Time :     3.661" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.342  " "Slack              :     0.342 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246784803 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246784803 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745246784807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745246784886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745246787854 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745246789732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745246789732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.950 " "Worst-case setup slack is -6.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.950            -567.411 iCLK  " "   -6.950            -567.411 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246789737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 iCLK  " "    0.338               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246789927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745246789933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745246789939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246789964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246789964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.950 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.950" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791629 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791629 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246791629 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -6.950 (VIOLATED) " "Path #1: Setup slack is -6.950 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.123      3.123  R        clock network delay " "     3.123      3.123  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.359      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.359      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.944      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     5.944      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.364      0.420 RR    IC  lhModule\|Mux15~1\|dataa " "     6.364      0.420 RR    IC  lhModule\|Mux15~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.722      0.358 RR  CELL  lhModule\|Mux15~1\|combout " "     6.722      0.358 RR  CELL  lhModule\|Mux15~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.941      0.219 RR    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|datab " "     6.941      0.219 RR    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.305      0.364 RR  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|combout " "     7.305      0.364 RR  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.491      0.186 RR    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|datad " "     7.491      0.186 RR    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.635      0.144 RR  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|combout " "     7.635      0.144 RR  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.847      0.212 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datad " "     7.847      0.212 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.991      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     7.991      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636      0.645 RR    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datab " "     8.636      0.645 RR    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.017      0.381 RR  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     9.017      0.381 RR  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.204      0.187 RR    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|datad " "     9.204      0.187 RR    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.348      0.144 RR  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|combout " "     9.348      0.144 RR  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.555      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|datac " "     9.555      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.820      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|combout " "     9.820      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.026      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|datac " "    10.026      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.291      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|combout " "    10.291      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.500      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|datad " "    10.500      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.644      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout " "    10.644      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.855      0.211 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad " "    10.855      0.211 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.999      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout " "    10.999      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.204      0.205 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac " "    11.204      0.205 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.469      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout " "    11.469      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.678      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datad " "    11.678      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.822      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout " "    11.822      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.031      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad " "    12.031      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.175      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "    12.175      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.385      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad " "    12.385      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.529      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout " "    12.529      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.735      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datac " "    12.735      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.000      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout " "    13.000      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.206      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datac " "    13.206      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.471      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout " "    13.471      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.680      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad " "    13.680      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.824      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout " "    13.824      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.032      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad " "    14.032      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.176      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout " "    14.176      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.386      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datad " "    14.386      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.530      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout " "    14.530      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.739      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad " "    14.739      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.883      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout " "    14.883      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.284      0.401 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad " "    15.284      0.401 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.428      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout " "    15.428      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.637      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad " "    15.637      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.781      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout " "    15.781      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.991      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad " "    15.991      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.135      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout " "    16.135      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.344      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad " "    16.344      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.488      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout " "    16.488      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.695      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datac " "    16.695      0.207 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.960      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout " "    16.960      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.170      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad " "    17.170      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.314      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout " "    17.314      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.524      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad " "    17.524      0.210 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.668      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout " "    17.668      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.874      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datac " "    17.874      0.206 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.139      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout " "    18.139      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.348      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad " "    18.348      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.492      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout " "    18.492      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.701      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datad " "    18.701      0.209 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.845      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout " "    18.845      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.050      0.205 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datac " "    19.050      0.205 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.315      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout " "    19.315      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.523      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad " "    19.523      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.667      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout " "    19.667      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.872      0.205 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datac " "    19.872      0.205 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.137      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout " "    20.137      0.265 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.349      0.212 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datad " "    20.349      0.212 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.493      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout " "    20.493      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.701      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datad " "    20.701      0.208 RR    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.845      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout " "    20.845      0.144 RR  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.483      0.638 RR    IC  MainALU\|g_bigmux\|Mux2~21\|datad " "    21.483      0.638 RR    IC  MainALU\|g_bigmux\|Mux2~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.627      0.144 RR  CELL  MainALU\|g_bigmux\|Mux2~21\|combout " "    21.627      0.144 RR  CELL  MainALU\|g_bigmux\|Mux2~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.815      0.188 RR    IC  MainALU\|g_bigmux\|Mux2~22\|datad " "    21.815      0.188 RR    IC  MainALU\|g_bigmux\|Mux2~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.959      0.144 RR  CELL  MainALU\|g_bigmux\|Mux2~22\|combout " "    21.959      0.144 RR  CELL  MainALU\|g_bigmux\|Mux2~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.153      0.194 RR    IC  ForwardA_compare\|Mux2~0\|datad " "    22.153      0.194 RR    IC  ForwardA_compare\|Mux2~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.297      0.144 RR  CELL  ForwardA_compare\|Mux2~0\|combout " "    22.297      0.144 RR  CELL  ForwardA_compare\|Mux2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.490      0.193 RR    IC  ForwardA_compare\|Mux2~2\|datad " "    22.490      0.193 RR    IC  ForwardA_compare\|Mux2~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.634      0.144 RR  CELL  ForwardA_compare\|Mux2~2\|combout " "    22.634      0.144 RR  CELL  ForwardA_compare\|Mux2~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.336      0.702 RR    IC  g_zeroflag\|Equal0~0\|datac " "    23.336      0.702 RR    IC  g_zeroflag\|Equal0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.599      0.263 RR  CELL  g_zeroflag\|Equal0~0\|combout " "    23.599      0.263 RR  CELL  g_zeroflag\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.786      0.187 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|datad " "    23.786      0.187 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.911      0.125 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|combout " "    23.911      0.125 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.119      0.208 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|datad " "    24.119      0.208 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.253      0.134 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|combout " "    24.253      0.134 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.986      0.733 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|datac " "    24.986      0.733 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.249      0.263 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|combout " "    25.249      0.263 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.435      0.186 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|datac " "    25.435      0.186 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.700      0.265 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|combout " "    25.700      0.265 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.905      0.205 RR    IC  Fetch\|g_zeroflag\|Equal0~2\|datac " "    25.905      0.205 RR    IC  Fetch\|g_zeroflag\|Equal0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.170      0.265 RR  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout " "    26.170      0.265 RR  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.901      0.731 RR    IC  Fetch\|g_zeroflag\|Equal0~4\|datab " "    26.901      0.731 RR    IC  Fetch\|g_zeroflag\|Equal0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.214      0.313 RR  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout " "    27.214      0.313 RR  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.430      0.216 RR    IC  Fetch\|g_zeroflag\|Equal0~19\|datab " "    27.430      0.216 RR    IC  Fetch\|g_zeroflag\|Equal0~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.743      0.313 RR  CELL  Fetch\|g_zeroflag\|Equal0~19\|combout " "    27.743      0.313 RR  CELL  Fetch\|g_zeroflag\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.530      0.787 RR    IC  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q~0\|datac " "    28.530      0.787 RR    IC  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.775      0.245 RF  CELL  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q~0\|combout " "    28.775      0.245 RF  CELL  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.021      0.246 FF    IC  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q\|ena " "    29.021      0.246 FF    IC  PC\|g_pc\|\\NBit_DFF:0:dffi\|s_Q\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.647      0.626 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q " "    29.647      0.626 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.670      2.670  R        clock network delay " "    22.670      2.670  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.698      0.028           clock pessimism removed " "    22.698      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.678     -0.020           clock uncertainty " "    22.678     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.697      0.019     uTsu  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q " "    22.697      0.019     uTsu  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.647 " "Data Arrival Time  :    29.647" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.697 " "Data Required Time :    22.697" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -6.950 (VIOLATED) " "Slack              :    -6.950 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791630 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246791630 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.338" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246791869 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.338  " "Path #1: Hold slack is 0.338 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q " "From Node    : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q " "To Node      : PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.087      3.087  R        clock network delay " "     3.087      3.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.213     uTco  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q " "     3.300      0.213     uTco  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:14:dffi\|s_Q\|q " "     3.300      0.000 FF  CELL  PC\|g_pc\|\\NBit_DFF:14:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.000 FF    IC  PC\|g_pcMux\|\\G_NBit_MUX:14:MUXI\|o_O~0\|datac " "     3.300      0.000 FF    IC  PC\|g_pcMux\|\\G_NBit_MUX:14:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.619      0.319 FF  CELL  PC\|g_pcMux\|\\G_NBit_MUX:14:MUXI\|o_O~0\|combout " "     3.619      0.319 FF  CELL  PC\|g_pcMux\|\\G_NBit_MUX:14:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.619      0.000 FF    IC  PC\|g_pc\|\\NBit_DFF:14:dffi\|s_Q\|d " "     3.619      0.000 FF    IC  PC\|g_pc\|\\NBit_DFF:14:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.684      0.065 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q " "     3.684      0.065 FF  CELL  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.203      3.203  R        clock network delay " "     3.203      3.203  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.175     -0.028           clock pessimism removed " "     3.175     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.175      0.000           clock uncertainty " "     3.175      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.171      uTh  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q " "     3.346      0.171      uTh  PC_Module:PC\|N_Reg:g_pc\|dffg:\\NBit_DFF:14:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.684 " "Data Arrival Time  :     3.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.346 " "Data Required Time :     3.346" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.338  " "Slack              :     0.338 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246791869 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246791869 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745246791873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.720 " "Worst-case setup slack is 5.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246792999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246792999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.720               0.000 iCLK  " "    5.720               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246792999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246792999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246793211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246793211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 iCLK  " "    0.129               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246793211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246793211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745246793229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745246793242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246793273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246793273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745246793273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745246793273 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.720 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.720" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795085 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246795085 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.720  " "Path #1: Setup slack is 5.720 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:27:dffi\|s_Q " "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:27:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      1.836  R        clock network delay " "     1.836      1.836  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.964      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     1.964      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.098      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     3.098      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.254 FF    IC  lhModule\|Mux15~1\|dataa " "     3.352      0.254 FF    IC  lhModule\|Mux15~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.556      0.204 FF  CELL  lhModule\|Mux15~1\|combout " "     3.556      0.204 FF  CELL  lhModule\|Mux15~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.690      0.134 FF    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|datab " "     3.690      0.134 FF    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.897      0.207 FF  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|combout " "     3.897      0.207 FF  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.004      0.107 FF    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|datad " "     4.004      0.107 FF    IC  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.067      0.063 FF  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|combout " "     4.067      0.063 FF  CELL  dataMUX\|\\G_NBit_MUX:0:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.189      0.122 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datad " "     4.189      0.122 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.252      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout " "     4.252      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:0:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.598      0.346 FF    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datab " "     4.598      0.346 FF    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.790      0.192 FF  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     4.790      0.192 FF  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.897      0.107 FF    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|datad " "     4.897      0.107 FF    IC  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.960      0.063 FF  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|combout " "     4.960      0.063 FF  CELL  IMMMUX\|\\G_NBit_MUX:0:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.084      0.124 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|datac " "     5.084      0.124 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.217      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|combout " "     5.217      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:0:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.338      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|datac " "     5.338      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.471      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|combout " "     5.471      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:1:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.591      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|datad " "     5.591      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.654      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout " "     5.654      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:2:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.775      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad " "     5.775      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.838      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout " "     5.838      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:3:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.961      0.123 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac " "     5.961      0.123 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.094      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout " "     6.094      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:4:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.213      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datad " "     6.213      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.276      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout " "     6.276      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:5:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.395      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad " "     6.395      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.458      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout " "     6.458      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:6:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.578      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad " "     6.578      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.641      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout " "     6.641      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:7:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.763      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datac " "     6.763      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.896      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout " "     6.896      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:8:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.018      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datac " "     7.018      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.151      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout " "     7.151      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:9:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.270      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad " "     7.270      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.333      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout " "     7.333      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:10:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.452      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad " "     7.452      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.515      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout " "     7.515      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:11:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.635      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datad " "     7.635      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.698      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout " "     7.698      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:12:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.817      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad " "     7.817      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.880      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout " "     7.880      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:13:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.094      0.214 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad " "     8.094      0.214 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.157      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout " "     8.157      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:14:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.276      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad " "     8.276      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.339      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout " "     8.339      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:15:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.460      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad " "     8.460      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.523      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout " "     8.523      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:16:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.642      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad " "     8.642      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.705      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout " "     8.705      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:17:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.828      0.123 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datac " "     8.828      0.123 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.961      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout " "     8.961      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:18:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.082      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad " "     9.082      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.145      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout " "     9.145      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:19:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.266      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad " "     9.266      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.329      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout " "     9.329      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:20:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.451      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datac " "     9.451      0.122 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.584      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout " "     9.584      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:21:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.704      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad " "     9.704      0.120 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.767      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout " "     9.767      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:22:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.886      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datad " "     9.886      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.949      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout " "     9.949      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:23:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.070      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datac " "    10.070      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.203      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout " "    10.203      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:24:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.322      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad " "    10.322      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.385      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout " "    10.385      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:25:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.506      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datac " "    10.506      0.121 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.639      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout " "    10.639      0.133 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:26:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.762      0.123 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datad " "    10.762      0.123 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.825      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout " "    10.825      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:27:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.944      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datad " "    10.944      0.119 FF    IC  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.007      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout " "    11.007      0.063 FF  CELL  MainALU\|g_adder\|g_adder\|\\NBit_Adder:28:adderI\|g_or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.345      0.338 FF    IC  MainALU\|g_bigmux\|Mux2~21\|datad " "    11.345      0.338 FF    IC  MainALU\|g_bigmux\|Mux2~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.408      0.063 FF  CELL  MainALU\|g_bigmux\|Mux2~21\|combout " "    11.408      0.063 FF  CELL  MainALU\|g_bigmux\|Mux2~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.517      0.109 FF    IC  MainALU\|g_bigmux\|Mux2~22\|datad " "    11.517      0.109 FF    IC  MainALU\|g_bigmux\|Mux2~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.580      0.063 FF  CELL  MainALU\|g_bigmux\|Mux2~22\|combout " "    11.580      0.063 FF  CELL  MainALU\|g_bigmux\|Mux2~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.692      0.112 FF    IC  ForwardA_compare\|Mux2~0\|datad " "    11.692      0.112 FF    IC  ForwardA_compare\|Mux2~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.755      0.063 FF  CELL  ForwardA_compare\|Mux2~0\|combout " "    11.755      0.063 FF  CELL  ForwardA_compare\|Mux2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.867      0.112 FF    IC  ForwardA_compare\|Mux2~2\|datad " "    11.867      0.112 FF    IC  ForwardA_compare\|Mux2~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.930      0.063 FF  CELL  ForwardA_compare\|Mux2~2\|combout " "    11.930      0.063 FF  CELL  ForwardA_compare\|Mux2~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.336      0.406 FF    IC  g_zeroflag\|Equal0~0\|datac " "    12.336      0.406 FF    IC  g_zeroflag\|Equal0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.133 FF  CELL  g_zeroflag\|Equal0~0\|combout " "    12.469      0.133 FF  CELL  g_zeroflag\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.576      0.107 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|datad " "    12.576      0.107 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.648      0.072 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|combout " "    12.648      0.072 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.739      0.091 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|datad " "    12.739      0.091 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.805      0.066 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|combout " "    12.805      0.066 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:12:MUXI\|o_O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.224      0.419 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|datac " "    13.224      0.419 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.357      0.133 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|combout " "    13.357      0.133 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.469      0.112 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|datac " "    13.469      0.112 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.602      0.133 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|combout " "    13.602      0.133 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:14:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.723      0.121 FF    IC  Fetch\|g_zeroflag\|Equal0~2\|datac " "    13.723      0.121 FF    IC  Fetch\|g_zeroflag\|Equal0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.856      0.133 FF  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout " "    13.856      0.133 FF  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.270      0.414 FF    IC  Fetch\|g_zeroflag\|Equal0~4\|datab " "    14.270      0.414 FF    IC  Fetch\|g_zeroflag\|Equal0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.444      0.174 FF  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout " "    14.444      0.174 FF  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.574      0.130 FF    IC  Fetch\|g_zeroflag\|Equal0~19\|datab " "    14.574      0.130 FF    IC  Fetch\|g_zeroflag\|Equal0~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.748      0.174 FF  CELL  Fetch\|g_zeroflag\|Equal0~19\|combout " "    14.748      0.174 FF  CELL  Fetch\|g_zeroflag\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.916      1.168 FF    IC  FlushMUX1\|\\G_NBit_MUX:27:MUXI\|o_O~0\|datac " "    15.916      1.168 FF    IC  FlushMUX1\|\\G_NBit_MUX:27:MUXI\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.049      0.133 FF  CELL  FlushMUX1\|\\G_NBit_MUX:27:MUXI\|o_O~0\|combout " "    16.049      0.133 FF  CELL  FlushMUX1\|\\G_NBit_MUX:27:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.049      0.000 FF    IC  IFRegInst\|\\NBit_DFF:27:dffi\|s_Q\|d " "    16.049      0.000 FF    IC  IFRegInst\|\\NBit_DFF:27:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.099      0.050 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:27:dffi\|s_Q " "    16.099      0.050 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:27:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.812      1.812  R        clock network delay " "    21.812      1.812  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.832      0.020           clock pessimism removed " "    21.832      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.812     -0.020           clock uncertainty " "    21.812     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.819      0.007     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:27:dffi\|s_Q " "    21.819      0.007     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:27:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.099 " "Data Arrival Time  :    16.099" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.819 " "Data Required Time :    21.819" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.720  " "Slack              :     5.720 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795086 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246795086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795347 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246795347 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.129  " "Path #1: Hold slack is 0.129 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:2:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:2:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      1.570  R        clock network delay " "     1.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.105     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:2:dffi\|s_Q " "     1.675      0.105     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:2:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:2:dffi\|s_Q\|q " "     1.675      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:2:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.340 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\] " "     2.015      0.340 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.051      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      1.838  R        clock network delay " "     1.838      1.838  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818     -0.020           clock pessimism removed " "     1.818     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818      0.000           clock uncertainty " "     1.818      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.922      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.922      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.051 " "Data Arrival Time  :     2.051" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.922 " "Data Required Time :     1.922" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.129  " "Slack              :     0.129 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745246795348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745246795348 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745246797835 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745246799862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1301 " "Peak virtual memory: 1301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745246800172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 09:46:40 2025 " "Processing ended: Mon Apr 21 09:46:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745246800172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745246800172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745246800172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745246800172 ""}
