// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s_HH_
#define _dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s.h"

namespace ap_rtl {

struct dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s : public sc_module {
    // Port declarations 70
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<24> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<24> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<24> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<24> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_out< sc_lv<24> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<24> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;


    // Module declarations
    dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s);

    ~dense_array_ap_fixed_4u_array_ap_fixed_24_16_0_0_0_16u_config15_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s* grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_lv<5> > i_in_0_reg_678;
    sc_signal< sc_lv<1> > icmp_ln36_fu_759_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op166;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_in_fu_765_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > trunc_ln203_fu_771_p1;
    sc_signal< sc_lv<4> > trunc_ln203_reg_1824;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<24> > tmp_data_0_V16_reg_2148;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_ready;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_done;
    sc_signal< sc_lv<24> > tmp_data_1_V16_reg_2153;
    sc_signal< sc_lv<24> > tmp_data_2_V16_reg_2158;
    sc_signal< sc_lv<24> > tmp_data_3_V16_reg_2163;
    sc_signal< sc_lv<24> > tmp_data_4_V_reg_2168;
    sc_signal< sc_lv<24> > tmp_data_5_V_reg_2173;
    sc_signal< sc_lv<24> > tmp_data_6_V_reg_2178;
    sc_signal< sc_lv<24> > tmp_data_7_V_reg_2183;
    sc_signal< sc_lv<24> > tmp_data_8_V_reg_2188;
    sc_signal< sc_lv<24> > tmp_data_9_V_reg_2193;
    sc_signal< sc_lv<24> > tmp_data_10_V_reg_2198;
    sc_signal< sc_lv<24> > tmp_data_11_V_reg_2203;
    sc_signal< sc_lv<24> > tmp_data_12_V_reg_2208;
    sc_signal< sc_lv<24> > tmp_data_13_V_reg_2213;
    sc_signal< sc_lv<24> > tmp_data_14_V_reg_2218;
    sc_signal< sc_lv<24> > tmp_data_15_V_reg_2223;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_idle;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_0;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_1;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_2;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_3;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_4;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_5;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_6;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_7;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_8;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_9;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_10;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_11;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_12;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_13;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_14;
    sc_signal< sc_lv<24> > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_return_15;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_start_reg;
    sc_signal< sc_lv<24> > tmp_data_0_V_fu_358;
    sc_signal< sc_lv<24> > tmp_data_1_V_fu_362;
    sc_signal< sc_lv<24> > tmp_data_2_V_fu_366;
    sc_signal< sc_lv<24> > tmp_data_3_V_fu_370;
    sc_signal< sc_lv<24> > tmp_data_0_V_1_fu_374;
    sc_signal< sc_lv<24> > tmp_data_1_V_1_fu_378;
    sc_signal< sc_lv<24> > tmp_data_2_V_1_fu_382;
    sc_signal< sc_lv<24> > tmp_data_3_V_1_fu_386;
    sc_signal< sc_lv<24> > tmp_data_0_V_2_fu_390;
    sc_signal< sc_lv<24> > tmp_data_1_V_2_fu_394;
    sc_signal< sc_lv<24> > tmp_data_2_V_2_fu_398;
    sc_signal< sc_lv<24> > tmp_data_3_V_2_fu_402;
    sc_signal< sc_lv<24> > tmp_data_0_V_3_fu_406;
    sc_signal< sc_lv<24> > tmp_data_1_V_3_fu_410;
    sc_signal< sc_lv<24> > tmp_data_2_V_3_fu_414;
    sc_signal< sc_lv<24> > tmp_data_3_V_3_fu_418;
    sc_signal< sc_lv<24> > tmp_data_0_V_4_fu_422;
    sc_signal< sc_lv<24> > tmp_data_1_V_4_fu_426;
    sc_signal< sc_lv<24> > tmp_data_2_V_4_fu_430;
    sc_signal< sc_lv<24> > tmp_data_3_V_4_fu_434;
    sc_signal< sc_lv<24> > tmp_data_0_V_5_fu_438;
    sc_signal< sc_lv<24> > tmp_data_1_V_5_fu_442;
    sc_signal< sc_lv<24> > tmp_data_2_V_5_fu_446;
    sc_signal< sc_lv<24> > tmp_data_3_V_5_fu_450;
    sc_signal< sc_lv<24> > tmp_data_0_V_6_fu_454;
    sc_signal< sc_lv<24> > tmp_data_1_V_6_fu_458;
    sc_signal< sc_lv<24> > tmp_data_2_V_6_fu_462;
    sc_signal< sc_lv<24> > tmp_data_3_V_6_fu_466;
    sc_signal< sc_lv<24> > tmp_data_0_V_7_fu_470;
    sc_signal< sc_lv<24> > tmp_data_1_V_7_fu_474;
    sc_signal< sc_lv<24> > tmp_data_2_V_7_fu_478;
    sc_signal< sc_lv<24> > tmp_data_3_V_7_fu_482;
    sc_signal< sc_lv<24> > tmp_data_0_V_8_fu_486;
    sc_signal< sc_lv<24> > tmp_data_1_V_8_fu_490;
    sc_signal< sc_lv<24> > tmp_data_2_V_8_fu_494;
    sc_signal< sc_lv<24> > tmp_data_3_V_8_fu_498;
    sc_signal< sc_lv<24> > tmp_data_0_V_9_fu_502;
    sc_signal< sc_lv<24> > tmp_data_1_V_9_fu_506;
    sc_signal< sc_lv<24> > tmp_data_2_V_9_fu_510;
    sc_signal< sc_lv<24> > tmp_data_3_V_9_fu_514;
    sc_signal< sc_lv<24> > tmp_data_0_V_10_fu_518;
    sc_signal< sc_lv<24> > tmp_data_1_V_10_fu_522;
    sc_signal< sc_lv<24> > tmp_data_2_V_10_fu_526;
    sc_signal< sc_lv<24> > tmp_data_3_V_10_fu_530;
    sc_signal< sc_lv<24> > tmp_data_0_V_11_fu_534;
    sc_signal< sc_lv<24> > tmp_data_1_V_11_fu_538;
    sc_signal< sc_lv<24> > tmp_data_2_V_11_fu_542;
    sc_signal< sc_lv<24> > tmp_data_3_V_11_fu_546;
    sc_signal< sc_lv<24> > tmp_data_0_V_12_fu_550;
    sc_signal< sc_lv<24> > tmp_data_1_V_12_fu_554;
    sc_signal< sc_lv<24> > tmp_data_2_V_12_fu_558;
    sc_signal< sc_lv<24> > tmp_data_3_V_12_fu_562;
    sc_signal< sc_lv<24> > tmp_data_0_V_13_fu_566;
    sc_signal< sc_lv<24> > tmp_data_1_V_13_fu_570;
    sc_signal< sc_lv<24> > tmp_data_2_V_13_fu_574;
    sc_signal< sc_lv<24> > tmp_data_3_V_13_fu_578;
    sc_signal< sc_lv<24> > tmp_data_0_V_14_fu_582;
    sc_signal< sc_lv<24> > tmp_data_1_V_14_fu_586;
    sc_signal< sc_lv<24> > tmp_data_2_V_14_fu_590;
    sc_signal< sc_lv<24> > tmp_data_3_V_14_fu_594;
    sc_signal< sc_lv<24> > tmp_data_0_V_15_fu_598;
    sc_signal< sc_lv<24> > tmp_data_1_V_15_fu_602;
    sc_signal< sc_lv<24> > tmp_data_2_V_15_fu_606;
    sc_signal< sc_lv<24> > tmp_data_3_V_15_fu_610;
    sc_signal< sc_logic > io_acc_block_signal_op323;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<5> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_grp_dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_fu_689_ap_start();
    void thread_i_in_fu_765_p2();
    void thread_icmp_ln36_fu_759_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op166();
    void thread_io_acc_block_signal_op323();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_trunc_ln203_fu_771_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
