Register:0,Bank:1,Name:2,Subscript:3,Default:4,DDIR:5,MIT Note:6,Bitfield:7,Value:8,Definition:9,Bitfield:10,Value:11,Definition:12,Bitfield,Value,Definition,Bitfield,Value,Definition,Bitfield,Value,Definition,Bitfield,Value,Definition,Bitfield,Value,Definition,Bitfield,Value,Definition,Bitfield,Value,Definition
00-04 ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5,0,R_BYPASS ,,0x1 ,RW ,Bypass DSP,DSP_BYPAS,0x01,"Bypass DSP, sensor out directly",USE_DSP,0x00,Use the internal DSP,,,,,,,,,,,,,,,,,,,,,
 6-43,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
44,0,Qs ,,0C ,RW ,Quantization Scale Factor,,,,,,,,,,,,,,,,,,,,,,,,,,,
45-4F ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
50,0,CTRL,l[7:0] ,0,RW ,,LP_DP,0x80,,ROUND,0x40,,V_DIV_SET,"[0, 0x3, 3]",,H_DIV_SET,"[0,0x3, 0]",,,,,,,,,,,,,,,,
51,0,HSIZE,[7:0] ,40,RW ,H_SIZE[7:0] (real/4),SET(x),"VAL_SET(x, 0xFF, 2, 0)",,,,,,,,,,,,,,,,,,,,,,,,,
52,0,VSIZE,[7:0] ,F0 ,RW ,V_SIZE[7:0] (real/4),SET(x),"VAL_SET(x, 0xFF, 2, 0)",,,,,,,,,,,,,,,,,,,,,,,,,
53,0,XOFFL,[7:0] ,0,RW ,OFFSET_X[7:0]SET(x),,,,,,,,,,,,,,,,,,,,,,,,,,,
54,0,YOFFL,[7:0] ,0,RW ,OFFSET_Y[7:0],,,,,,,,,,,,,,,,,,,,,,,,,,,
55,0,VHYX,[7:0] ,8,RW ,Offset and size completion,VSIZE_SET,0x80,,HSIZE_SET,8,,YOFF_SET,"[8, 0x3, 4]",,XOFF_SET,"[8,0x3, 0]",,,,,,,,,,,,,,,,
56,0,DPRP,[7:0] ,0,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
57,0,TEST,[3:0] ,0,RW ,Horizontal size completion,HSIZE_SET,0x80,,,,,,,,,,,,,,,,,,,,,,,,,
5A ,0,ZMOW,[7:0] ,58,RW ,Zoom: Out Width  OUTW[7:0] (real/4),OUTW_SET,"[2,0xFF, 0]",,,,,,,,,,,,,,,,,,,,,,,,,
5B ,0,ZMOH,[7:0] ,48,RW ,Zoom: Out Height OUTH[7:0] (real/4),OUTH_SET,"[2,0xFF, 0]",,,,,,,,,,,,,,,,,,,,,,,,,
5C ,0,ZMHH,[1:0] ,0,RW ,Zoom: Speed and H&W completion,ZSPEED_SET,"[0,0x0F,  4]",,OUTH_SET,0x04,,OUTW_SET,"[0,0x3, 0]",,,,,,,,,,,,,,,,,,,
5D-7B ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
7C ,0,BPADDR,[3:0] ,0,RW ,SDE Indirect Register Access: Address,,,,,,,,,,,,,,,,,,,,,,,,,,,
7D ,0,BPDATA,[7:0] ,0,RW ,SDE Indirect Register Access: Data,,,,,,,,,,,,,,,,,,,,,,,,,,,
7E-85,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
86,0,CTRL2 ,,0D ,RW ,DSP Module enable 2,DCW_EN,0x20,,SDE_EN,0x10,,UV_ADJ_EN,0x08,,UV_AVG_EN,0x04,,CMX_EN,0x01,,,,,,,,,,,,,
87,0,CTRL3 ,,50,RW ,DSP Module enable 3,BPC_EN,0x80,,WPC_EN,0x40,,,,,,,,,,,,,,,,,,,,,,
88-8B ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
8C ,0,SIZEL,[5:0] ,0,RW ,Image Size Completion,HSIZE8_11_SET,0x10,,HSIZE8_SET,"[0,0x7,  3]",,VSIZE8_SET,"[0,0x7, 0]",,,,,,,,,,,,,,,,,,,
8D-BF ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
C0 ,0,HSIZE8,[7:0] ,80,RW ,Image Horizontal Size HSIZE[10:3],SET,"[3, 0xFF, 0]",,,,,,,,,,,,,,,,,,,,,,,,,
C1 ,0,VSIZE8,[7:0] ,60,RW ,Image Vertical Size VSIZE[10:3],SET,"[3,0xFF, 0]",,,,,,,,,,,,,,,,,,,,,,,,,
C2 ,0,CTRL0 ,,0C ,RW ,DSP Module enable 0,AEC_EN,0x80,,AEC_SEL,0x40,,STAT_SEL,0x20,,VFIRST,0x10,,YUV422,0x08,,YUV_EN,0x04,,RGB_EN,0x02,,RAW_EN ,0x01,,,,
C3 ,0,CTRL1 ,,FF ,RW ,DSP Module enable 1,CIP,0x80,,DMY,0x40,,RAW_GMA,0x20,,DG,0x10,,AWB,0x08,,AWB_GAIN,0x04,,LENC,0x02,,PRE,0x01,,,,
C4-D2 ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
D3 ,0,R_DVP_SP ,,82,RW ,DVP output speed control,SP_AUTO_MODE,0x80,,SP_DVP_MASK,0x3F,DVP PCLK = sysclk (48)/[6:0] (YUV0); = sysclk (48)/(2*[6:0]) (RAW);,,,,,,,,,,,,,,,,,,,,,
D4-D9 ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
DA ,0,IMAGE_MODE ,,0,,Image Output Format Select,Y8_DVP_EN,0x40,,JPEG_EN,0x10,,YUV422,0x00,,RAW10,0x04,(DVP),RGB565,0x08,,HREF_VSYNC,0x02,HREF timing select in DVP JPEG output mode (0 for HREF is same as sensor) ,LBYTE_FIRST,0x01,Byte swap enable for DVP 1: Low byte first UYVY (C2[4] =0) VYUY (C2[4] =1)   0: High byte first YUYV (C2[4]=0) YVYU (C2[4] = 1),,,,,,
DB-DF ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
E0 ,0,RESET ,,4,RW ,Reset,MICROC ,0x40,,SCCB,0x20,,JPEG,0x10,,DVP,0x04,,IPU,0x02,,CIF,0x01,,,,,,,,,,
E1-EF ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
ED,0,REGED,,XX ,RW ,Register ED,CLK_OUT_DIS,0x10,,,,,,,,,,,,,,,,,,,,,,,,,
F0 ,0,MS_SP ,,4,RW ,SCCB Master Speed,,,,,,,,,,,,,,,,,,,,,,,,,,,
F1-F6 ,0,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
F7 ,0,SS_ID ,,,RW ,SCCB Slave ID,,,,,,,,,,,,,,,,,,,,,,,,,,,
F8 ,0,SS_CTRL ,,1,RW ,SCCB Slave Control,ADD_AUTO_INC,0x20,,CTRL_EN,0x08,,DELAY_CLK,0x04,,ACC_EN,0x02,,SEN_PASS_THR,0x01,,,,,,,,,,,,,
F9 ,0,MC_BIST ,,,RW ,Microcontroller misc register,RESET,0x80,,BOOT_ROM_SEL,0x40,,12KB_SEL,0x20,,12KB_MASK,0x30,,512KB_SEL,0x08,,512KB_MASK,0x0C,,BUSY_BIT_R,0x02,,MC_RES_ONE_SH_W,0x02,,LAUNCH,0x01,
FA ,0,MC_AL ,,,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
FB ,0,MC_AH ,,,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
FC ,0,MC_D ,,80,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
FD ,0,P_CMD ,,0,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
FE ,0,P_STATUS ,,0,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
FF ,0,RA_DLMT ,,7F ,RW ,Register Bank Select,DSP,0x00,,SENS,0x01,,,,,,,,,,,,,,,,,,,,,,
0,1,GAIN ,,0,RW ,AGC - Gain control gain setting,,,,,,,,,,,,,,,,,,,,,,,,,,,
  1-2,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
3,1,COM1 ,,"0F (UXGA) 0A (SVGA), 06 (CIF) ",RW ,Common control 1,1_DUMMY_FR ,0x40,,3_DUMMY_FR,0x80,,7_DUMMY_FR,0xC0,,VWIN_LSB_UXGA,0x0F,,VWIN_LSB_SVGA,0x0A,,VWIN_LSB_CIF,0x06,,,,,,,,,,
4,1,REG04 ,,20,RW ,Register 04,DEF,0x20,Always set,HFLIP_IMG,0x80,Horizontal mirror image ON/OFF,VFLIP_IMG,0x40,Vertical flip image ON/OFF,VREF_EN,0x10,,HREF_EN,0x08,,AEC_SET(x),"VAL_SET(x, 0x3, 0, 0)",,,,,,,,,,
  5-7,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
8,1,REG08 ,,40,RW ,Frame Exposure One-pin Control Pre-charge Row Num,,,,,,,,,,,,,,,,,,,,,,,,,,,
9,1,COM2 ,,0,RW ,Common control 2,SOFT_SLEEP_MODE,0x10,Soft sleep mode,OCAP_Nx_SET(N),(((N) - 1) & 0x03),Output drive capability  N = [1x .. 4x],,,,,,,,,,,,,,,,,,,,,
0A ,1,PIDH ,,26,R ,Product ID Number MSB ,,,,,,,,,,,,,,,,,,,,,,,,,,,
0B ,1,PIDL ,,41,R ,Product ID Number LSB,,,,,,,,,,,,,,,,,,,,,,,,,,,
0C ,1,COM3 ,,38,RW ,Common control 3,BAND_50H,0x04,0 For Banding at 60H,BAND_AUTO,0x02,,SING_FR_SNAPSH,0x01,0 For enable live video output after the  snapshot sequence,,,,,,,,,,,,,,,,,,
0D ,1,COM4 ,,7,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0E-0F ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
10,1,AEC ,,33,RW ,AEC[9:2] Exposure Value,,,,,,,,,,,,,,,,,,,,,,,,,,,
11,1,CLKRC ,,0,RW ,Internal clock,EN ,0x80,,DIV_SET(x),(((x) - 1) & 0x1F),CLK = XVCLK/(x),,,,,,,,,,,,,,,,,,,,,
12,1,COM7 ,,0,RW ,Common control 7,SRST,0x80,Initiates system reset. All registers are set to factory default values after which the chip resumes normal operation,RES_UXGA,0x00,Resolution selectors for UXGA,RES_SVGA,0x40,SVGA,RES_CIF,0x20,CIF,ZOOM_EN,0x04,Enable Zoom ,COLOR_BAR_TEST,0x02,Enable Color Bar Test Pattern,,,,,,,,,
13,1,COM8 ,,C7 ,RW ,Common control 8,DEF,0xC0,Banding filter1,BNDF_EN,0x20,Banding filter2,AGC_EN,0x04,AGC Auto/Manual ,AEC_EN,0x01,Auto/Manual Exposure ,,,,,,,,,,,,,,,
14,1,COM9 ,,50,RW ,Common control 9 Automatic gain ceiling - maximum AGC value [7:5],AGC_GAIN_2x,0x00,,AGC_GAIN_4x,0x20,,AGC_GAIN_8x,0x40,,AGC_GAIN_16x,0x60,,AGC_GAIN_32x,0x80,100 :  32x,AGC_GAIN_64x,0xA0,101 :  64x ,AGC_GAIN_128x,0xC0, 110 : 128x,,,,,,
15,1,COM10 ,,0,RW ,Common control 10,PCLK_HREF,0x20,PCLK output qualified by HREF,PCLK_RISE,0x10,Data is updated at the rising edge of PCLK (user can latch data at the next falling edge of PCLK). 0 otherwise.,HREF_INV,0x08,Invert HREF polarity: HREF negative for valid data,VSINC_INV,0x02,Invert VSYNC polarity,,,,,,,,,,,,,,,
16,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
17,1,HREFST ,,11,RW ,Horizontal Window start MSB 8 bit = named HSTART,,,,,,,,,,,,,,,,,,,,,,,,,,,
18,1,HREFEND ,,"75 (UXGA), 43 (SVGA, CIF) ",RW ,Horizontal Window end MSB 8 bit = named HEND,,,,,,,,,,,,,,,,,,,,,,,,,,,
19,1,VSTRT ,,"01 (UXGA), 00 (SVGA, CIF) ",RW ,Vertical Window start MSB 8 bit,,,,,,,,,,,,,,,,,,,,,,,,,,,
1A ,1,VEND ,,97,RW ,Vertical Window end MSB 8 bit,,,,,,,,,,,,,,,,,,,,,,,,,,,
1B ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
1C ,1,MIDH ,,7F ,R ,Manufacturer ID byte - high,,,,,,,,,,,,,,,,,,,,,,,,,,,
1D ,1,MIDL ,,A2 ,R ,Manufacturer ID byte - low ,,,,,,,,,,,,,,,,,,,,,,,,,,,
1E-23,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
24,1,AEW ,,78,RW ,AGC/AEC - Stable operating region (upper limit),,,,,,,,,,,,,,,,,,,,,,,,,,,
25,1,AEB ,,68,RW ,AGC/AEC - Stable operating region (lower limit),,,,,,,,,,,,,,,,,,,,,,,,,,,
26,1,VV ,,D4 ,RW ,AGC/AEC Fast mode operating region,HIGH_TH_SET,"[0,0xF, 4]",,LOW_TH_SET,"[0,0xF, 0]",,,,,,,,,,,,,,,,,,,,,,
27-29 ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
2A ,1,REG2A ,,0,RW ,Dummy pixel insert MSB,,,,,,,,,,,,,,,,,,,,,,,,,,,
2B ,1,FRARL ,,0,RW ,Dummy pixel insert LSB,,,,,,,,,,,,,,,,,,,,,,,,,,,
2C ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
2D ,1,ADDVSL ,,0,RW ,LSB of insert dummy lines in Vertical direction,,,,,,,,,,,,,,,,,,,,,,,,,,,
2E ,1,ADDVSH ,,0,RW ,MSB of insert dummy lines in Vertical direction,,,,,,,,,,,,,,,,,,,,,,,,,,,
2F ,1,YAVG ,,0,RW ,Y/G Channel Average value,,,,,,,,,,,,,,,,,,,,,,,,,,,
30,1,HSDY ,,8,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
31,1,HEDY ,,30,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
32,1,REG32 ,,"36 (UXGA), 09 (SVGA, CIF) ",RW ,Common Control 32,PCLK_DIV_2,0x80,PCLK freq divided by 2,PCLK_DIV_4,0xC0,PCLK freq divided by 4,,,,,,,,,,,,,,,,,,,,,
33,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
34,1,ARCOM2 ,,20,RW ,Zoom: Horizontal start point,,,,,,,,,,,,,,,,,,,,,,,,,,,
35-44 ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
45,1,REG45 ,,0,RW ,Register 45,,,,,,,,,,,,,,,,,,,,,,,,,,,
46,1,FLL ,,0,RW ,Frame Length Adjustment LSBs,,,,,,,,,,,,,,,,,,,,,,,,,,,
47,1,FLH ,,0,RW ,Frame Length Adjustment MSBs,,,,,,,,,,,,,,,,,,,,,,,,,,,
48,1,COM19 ,,0,RW ,,,,,,,,,,,,,,,,,,,,,,,,,,,,
49,1,ZOOMS ,,0,RW ,Zoom: Vertical start point,,,,,,,,,,,,,,,,,,,,,,,,,,,
4A ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
4B ,1,COM22 ,,20,RW ,Flash light control,,,,,,,,,,,,,,,,,,,,,,,,,,,
4C-4D ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
4E ,1,COM25 ,,0,RW ,For Banding operations,,,,,,,,,,,,,,,,,,,,,,,,,,,
4F ,1,BD50 ,,CA ,RW ,50Hz Banding AEC 8 LSBs,,,,,,,,,,,,,,,,,,,,,,,,,,,
50,1,BD60 ,,A8 ,RW ,60Hz Banding AEC 8 LSBs,,,,,,,,,,,,,,,,,,,,,,,,,,,
51-5C ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
5D ,1,REG5D ,,0,RW ,"AVGsel[7:0],   16-zone average weight option",,,,,,,,,,,,,,,,,,,,,,,,,,,
5E ,1,REG5E ,,0,RW ,"AVGsel[15:8],  16-zone average weight option",,,,,,,,,,,,,,,,,,,,,,,,,,,
5F ,1,REG5F ,,0,RW ,"AVGsel[23:16], 16-zone average weight option",,,,,,,,,,,,,,,,,,,,,,,,,,,
60,1,REG60 ,,0,RW ,"AVGsel[31:24], 16-zone average weight option",,,,,,,,,,,,,,,,,,,,,,,,,,,
61,1,HISTO_LOW ,,80,RW ,Histogram Algorithm Low Level,,,,,,,,,,,,,,,,,,,,,,,,,,,
62,1,HISTO_HIGH ,,90,RW ,Histogram Algorithm High Level,,,,,,,,,,,,,,,,,,,,,,,,,,,
63-7E ,1,RSVD ,,XX ,NA,,,,,,,,,,,,,,,,,,,,,,,,,,,,
7F-FF,1,RSVD ,,XX ,NA,Undocumented,,,,,,,,,,,,,,,,,,,,,,,,,,,