

================================================================
== Vivado HLS Report for 'sobel_Mat2AXIvideo'
================================================================
* Date:           Sat Nov 14 10:52:20 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        sobel.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      2.18|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  923761|    1|  923761|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  923760| 3 ~ 1283 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width  |    0|    1280|         2|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	5  / (exitcond4)
	4  / (!exitcond4)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: tmp_user_V [1/1] 0.00ns
:0  %tmp_user_V = alloca i1, align 1

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i1* %AXI_video_strm_V_dest_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_user_V, i4* %AXI_video_strm_V_strb_V, i4* %AXI_video_strm_V_keep_V, i32* %AXI_video_strm_V_data_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @str98, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str99, [1 x i8]* @str99, [8 x i8]* @str98)

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @str94, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str95, [1 x i8]* @str95, [8 x i8]* @str94)

ST_1: stg_10 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @str90, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str91, [1 x i8]* @str91, [8 x i8]* @str90)

ST_1: img_cols_V_read_2 [1/1] 0.00ns
:5  %img_cols_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %img_cols_V_read)

ST_1: img_rows_V_read_2 [1/1] 0.00ns
:6  %img_rows_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %img_rows_V_read)

ST_1: tmp_cast [1/1] 0.00ns
:7  %tmp_cast = zext i12 %img_cols_V_read_2 to i13

ST_1: op2_assign [1/1] 1.84ns
:8  %op2_assign = add i13 %tmp_cast, -1

ST_1: stg_15 [1/1] 1.57ns
:9  store i1 true, i1* %tmp_user_V, align 1

ST_1: stg_16 [1/1] 1.57ns
:10  br label %1


 <State 2>: 2.14ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i12 [ 0, %0 ], [ %i_V, %4 ]

ST_2: exitcond3 [1/1] 2.14ns
:1  %exitcond3 = icmp eq i12 %p_s, %img_rows_V_read_2

ST_2: i_V [1/1] 1.84ns
:2  %i_V = add i12 %p_s, 1

ST_2: stg_20 [1/1] 0.00ns
:3  br i1 %exitcond3, label %5, label %2

ST_2: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_2: tmp_15 [1/1] 0.00ns
:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_2: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 720, i32 0, [1 x i8]* @p_str1806) nounwind

ST_2: stg_24 [1/1] 1.57ns
:3  br label %3

ST_2: stg_25 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.18ns
ST_3: p_3 [1/1] 0.00ns
:0  %p_3 = phi i12 [ 0, %2 ], [ %j_V, %"operator>>.exit" ]

ST_3: exitcond4 [1/1] 2.14ns
:1  %exitcond4 = icmp eq i12 %p_3, %img_cols_V_read_2

ST_3: j_V [1/1] 1.84ns
:2  %j_V = add i12 %p_3, 1

ST_3: stg_29 [1/1] 0.00ns
:3  br i1 %exitcond4, label %4, label %"operator>>.exit"

ST_3: tmp_cast_54 [1/1] 0.00ns
operator>>.exit:5  %tmp_cast_54 = zext i12 %p_3 to i13

ST_3: axi_last_V [1/1] 2.18ns
operator>>.exit:6  %axi_last_V = icmp eq i13 %tmp_cast_54, %op2_assign


 <State 4>: 1.70ns
ST_4: tmp_user_V_load [1/1] 0.00ns
operator>>.exit:0  %tmp_user_V_load = load i1* %tmp_user_V, align 1

ST_4: stg_33 [1/1] 0.00ns
operator>>.exit:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_4: tmp_16 [1/1] 0.00ns
operator>>.exit:2  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_4: stg_35 [1/1] 0.00ns
operator>>.exit:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1280, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_36 [1/1] 0.00ns
operator>>.exit:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_17 [1/1] 0.00ns
operator>>.exit:7  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1818)

ST_4: stg_38 [1/1] 0.00ns
operator>>.exit:8  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_61 [1/1] 1.70ns
operator>>.exit:9  %tmp_61 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)

ST_4: tmp_62 [1/1] 1.70ns
operator>>.exit:10  %tmp_62 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)

ST_4: tmp [1/1] 1.70ns
operator>>.exit:11  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit:12  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1818, i32 %tmp_17)

ST_4: tmp_data_V [1/1] 0.00ns
operator>>.exit:13  %tmp_data_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 -1, i8 %tmp, i8 %tmp_62, i8 %tmp_61)

ST_4: stg_44 [1/1] 0.00ns
operator>>.exit:14  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %AXI_video_strm_V_data_V, i4* %AXI_video_strm_V_keep_V, i4* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i32 %tmp_data_V, i4 -1, i4 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)

ST_4: empty_55 [1/1] 0.00ns
operator>>.exit:15  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_16)

ST_4: stg_46 [1/1] 1.57ns
operator>>.exit:16  store i1 false, i1* %tmp_user_V, align 1

ST_4: stg_47 [1/1] 0.00ns
operator>>.exit:17  br label %3


 <State 5>: 0.00ns
ST_5: empty_56 [1/1] 0.00ns
:0  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_15)

ST_5: stg_49 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
