library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity SeqDet1001 is
	port(CLOCK_50 : in std_logic;
		  SW : in std_logic_vector(1 downto 0);
		  LEDG : in std_logic_vector(7 downto 0)
		  LEDR : in std_logic);
		  
end Seqdert1001;

architecture Shell of SeqDet1001 is
	
begin
	SeqDet : system work.SeqDetFSM(MealyArch)
				port map(

end Shell;