// Seed: 3561040786
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    output wire id_5,
    output wor id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wire id_10,
    input wire id_11,
    input wire id_12,
    output wire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    input uwire id_18,
    input supply0 id_19
    , id_25,
    output supply1 id_20,
    input supply1 id_21,
    input wire id_22,
    input uwire id_23
);
  wire id_26;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wor id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri1 id_10,
    output tri0 id_11,
    input logic id_12,
    output wire id_13,
    input wire id_14,
    input wand id_15,
    input tri0 id_16,
    input supply0 id_17,
    input tri1 id_18,
    input supply1 id_19,
    input wand id_20,
    input tri1 id_21,
    input supply0 id_22,
    input wire id_23,
    input tri0 id_24,
    output logic id_25,
    input tri1 id_26
);
  reg id_28;
  module_0(
      id_8,
      id_22,
      id_8,
      id_18,
      id_9,
      id_13,
      id_13,
      id_1,
      id_5,
      id_2,
      id_16,
      id_23,
      id_3,
      id_11,
      id_9,
      id_17,
      id_7,
      id_4,
      id_21,
      id_9,
      id_0,
      id_26,
      id_20,
      id_22
  );
  wire id_29;
  always_ff @(*) begin
    id_28 <= id_12;
    id_25 <= 1;
  end
  wire id_30, id_31;
endmodule
