#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fa8570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fa8700 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1f9ceb0 .functor NOT 1, L_0x1fd4720, C4<0>, C4<0>, C4<0>;
L_0x1fd44b0 .functor XOR 25, L_0x1fd4370, L_0x1fd4410, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1fd4610 .functor XOR 25, L_0x1fd44b0, L_0x1fd4570, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1fd25b0_0 .net *"_ivl_10", 24 0, L_0x1fd4570;  1 drivers
v0x1fd26b0_0 .net *"_ivl_12", 24 0, L_0x1fd4610;  1 drivers
v0x1fd2790_0 .net *"_ivl_2", 24 0, L_0x1fd42d0;  1 drivers
v0x1fd2850_0 .net *"_ivl_4", 24 0, L_0x1fd4370;  1 drivers
v0x1fd2930_0 .net *"_ivl_6", 24 0, L_0x1fd4410;  1 drivers
v0x1fd2a60_0 .net *"_ivl_8", 24 0, L_0x1fd44b0;  1 drivers
v0x1fd2b40_0 .net "a", 0 0, v0x1fd13d0_0;  1 drivers
v0x1fd2be0_0 .net "b", 0 0, v0x1fd1490_0;  1 drivers
v0x1fd2c80_0 .net "c", 0 0, v0x1fd1530_0;  1 drivers
v0x1fd2db0_0 .var "clk", 0 0;
v0x1fd2e50_0 .net "d", 0 0, v0x1fd1670_0;  1 drivers
v0x1fd2ef0_0 .net "e", 0 0, v0x1fd1760_0;  1 drivers
v0x1fd2f90_0 .net "out_dut", 24 0, L_0x1f9d770;  1 drivers
v0x1fd3030_0 .net "out_ref", 24 0, L_0x1fa9010;  1 drivers
v0x1fd30d0_0 .var/2u "stats1", 159 0;
v0x1fd3190_0 .var/2u "strobe", 0 0;
v0x1fd3250_0 .net "tb_match", 0 0, L_0x1fd4720;  1 drivers
v0x1fd3310_0 .net "tb_mismatch", 0 0, L_0x1f9ceb0;  1 drivers
L_0x1fd42d0 .concat [ 25 0 0 0], L_0x1fa9010;
L_0x1fd4370 .concat [ 25 0 0 0], L_0x1fa9010;
L_0x1fd4410 .concat [ 25 0 0 0], L_0x1f9d770;
L_0x1fd4570 .concat [ 25 0 0 0], L_0x1fa9010;
L_0x1fd4720 .cmp/eeq 25, L_0x1fd42d0, L_0x1fd4610;
S_0x1fa8890 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1fa8700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1f99280 .functor NOT 25, L_0x1fd3ec0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1fa9010 .functor XOR 25, L_0x1f99280, L_0x1fd4010, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1f9d120_0 .net *"_ivl_0", 4 0, L_0x1fd33f0;  1 drivers
v0x1f9d1c0_0 .net *"_ivl_10", 24 0, L_0x1fd3ec0;  1 drivers
v0x1f993d0_0 .net *"_ivl_12", 24 0, L_0x1f99280;  1 drivers
v0x1f994a0_0 .net *"_ivl_14", 24 0, L_0x1fd4010;  1 drivers
v0x1f995a0_0 .net *"_ivl_2", 4 0, L_0x1fd3610;  1 drivers
v0x1f996a0_0 .net *"_ivl_4", 4 0, L_0x1fd3830;  1 drivers
v0x1f997a0_0 .net *"_ivl_6", 4 0, L_0x1fd3a50;  1 drivers
v0x1fd0af0_0 .net *"_ivl_8", 4 0, L_0x1fd3ca0;  1 drivers
v0x1fd0bd0_0 .net "a", 0 0, v0x1fd13d0_0;  alias, 1 drivers
v0x1fd0c90_0 .net "b", 0 0, v0x1fd1490_0;  alias, 1 drivers
v0x1fd0d50_0 .net "c", 0 0, v0x1fd1530_0;  alias, 1 drivers
v0x1fd0e10_0 .net "d", 0 0, v0x1fd1670_0;  alias, 1 drivers
v0x1fd0ed0_0 .net "e", 0 0, v0x1fd1760_0;  alias, 1 drivers
v0x1fd0f90_0 .net "out", 24 0, L_0x1fa9010;  alias, 1 drivers
LS_0x1fd33f0_0_0 .concat [ 1 1 1 1], v0x1fd13d0_0, v0x1fd13d0_0, v0x1fd13d0_0, v0x1fd13d0_0;
LS_0x1fd33f0_0_4 .concat [ 1 0 0 0], v0x1fd13d0_0;
L_0x1fd33f0 .concat [ 4 1 0 0], LS_0x1fd33f0_0_0, LS_0x1fd33f0_0_4;
LS_0x1fd3610_0_0 .concat [ 1 1 1 1], v0x1fd1490_0, v0x1fd1490_0, v0x1fd1490_0, v0x1fd1490_0;
LS_0x1fd3610_0_4 .concat [ 1 0 0 0], v0x1fd1490_0;
L_0x1fd3610 .concat [ 4 1 0 0], LS_0x1fd3610_0_0, LS_0x1fd3610_0_4;
LS_0x1fd3830_0_0 .concat [ 1 1 1 1], v0x1fd1530_0, v0x1fd1530_0, v0x1fd1530_0, v0x1fd1530_0;
LS_0x1fd3830_0_4 .concat [ 1 0 0 0], v0x1fd1530_0;
L_0x1fd3830 .concat [ 4 1 0 0], LS_0x1fd3830_0_0, LS_0x1fd3830_0_4;
LS_0x1fd3a50_0_0 .concat [ 1 1 1 1], v0x1fd1670_0, v0x1fd1670_0, v0x1fd1670_0, v0x1fd1670_0;
LS_0x1fd3a50_0_4 .concat [ 1 0 0 0], v0x1fd1670_0;
L_0x1fd3a50 .concat [ 4 1 0 0], LS_0x1fd3a50_0_0, LS_0x1fd3a50_0_4;
LS_0x1fd3ca0_0_0 .concat [ 1 1 1 1], v0x1fd1760_0, v0x1fd1760_0, v0x1fd1760_0, v0x1fd1760_0;
LS_0x1fd3ca0_0_4 .concat [ 1 0 0 0], v0x1fd1760_0;
L_0x1fd3ca0 .concat [ 4 1 0 0], LS_0x1fd3ca0_0_0, LS_0x1fd3ca0_0_4;
LS_0x1fd3ec0_0_0 .concat [ 5 5 5 5], L_0x1fd3ca0, L_0x1fd3a50, L_0x1fd3830, L_0x1fd3610;
LS_0x1fd3ec0_0_4 .concat [ 5 0 0 0], L_0x1fd33f0;
L_0x1fd3ec0 .concat [ 20 5 0 0], LS_0x1fd3ec0_0_0, LS_0x1fd3ec0_0_4;
LS_0x1fd4010_0_0 .concat [ 1 1 1 1], v0x1fd1760_0, v0x1fd1670_0, v0x1fd1530_0, v0x1fd1490_0;
LS_0x1fd4010_0_4 .concat [ 1 1 1 1], v0x1fd13d0_0, v0x1fd1760_0, v0x1fd1670_0, v0x1fd1530_0;
LS_0x1fd4010_0_8 .concat [ 1 1 1 1], v0x1fd1490_0, v0x1fd13d0_0, v0x1fd1760_0, v0x1fd1670_0;
LS_0x1fd4010_0_12 .concat [ 1 1 1 1], v0x1fd1530_0, v0x1fd1490_0, v0x1fd13d0_0, v0x1fd1760_0;
LS_0x1fd4010_0_16 .concat [ 1 1 1 1], v0x1fd1670_0, v0x1fd1530_0, v0x1fd1490_0, v0x1fd13d0_0;
LS_0x1fd4010_0_20 .concat [ 1 1 1 1], v0x1fd1760_0, v0x1fd1670_0, v0x1fd1530_0, v0x1fd1490_0;
LS_0x1fd4010_0_24 .concat [ 1 0 0 0], v0x1fd13d0_0;
LS_0x1fd4010_1_0 .concat [ 4 4 4 4], LS_0x1fd4010_0_0, LS_0x1fd4010_0_4, LS_0x1fd4010_0_8, LS_0x1fd4010_0_12;
LS_0x1fd4010_1_4 .concat [ 4 4 1 0], LS_0x1fd4010_0_16, LS_0x1fd4010_0_20, LS_0x1fd4010_0_24;
L_0x1fd4010 .concat [ 16 9 0 0], LS_0x1fd4010_1_0, LS_0x1fd4010_1_4;
S_0x1fd1130 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1fa8700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1fd13d0_0 .var "a", 0 0;
v0x1fd1490_0 .var "b", 0 0;
v0x1fd1530_0 .var "c", 0 0;
v0x1fd15d0_0 .net "clk", 0 0, v0x1fd2db0_0;  1 drivers
v0x1fd1670_0 .var "d", 0 0;
v0x1fd1760_0 .var "e", 0 0;
E_0x1fa54a0/0 .event negedge, v0x1fd15d0_0;
E_0x1fa54a0/1 .event posedge, v0x1fd15d0_0;
E_0x1fa54a0 .event/or E_0x1fa54a0/0, E_0x1fa54a0/1;
S_0x1fd1820 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1fa8700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1f9d770 .functor XOR 25, v0x1fd2110_0, v0x1fd21f0_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1fd1b30_0 .net "a", 0 0, v0x1fd13d0_0;  alias, 1 drivers
v0x1fd1c40_0 .net "b", 0 0, v0x1fd1490_0;  alias, 1 drivers
v0x1fd1d50_0 .net "c", 0 0, v0x1fd1530_0;  alias, 1 drivers
v0x1fd1e40_0 .net "d", 0 0, v0x1fd1670_0;  alias, 1 drivers
v0x1fd1f30_0 .net "e", 0 0, v0x1fd1760_0;  alias, 1 drivers
v0x1fd2070_0 .net "out", 24 0, L_0x1f9d770;  alias, 1 drivers
v0x1fd2110_0 .var "vector1", 24 0;
v0x1fd21f0_0 .var "vector2", 24 0;
E_0x1f9ee80/0 .event anyedge, v0x1fd0ed0_0, v0x1fd0e10_0, v0x1fd0d50_0, v0x1fd0c90_0;
E_0x1f9ee80/1 .event anyedge, v0x1fd0bd0_0;
E_0x1f9ee80 .event/or E_0x1f9ee80/0, E_0x1f9ee80/1;
S_0x1fd2390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1fa8700;
 .timescale -12 -12;
E_0x1fa5020 .event anyedge, v0x1fd3190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fd3190_0;
    %nor/r;
    %assign/vec4 v0x1fd3190_0, 0;
    %wait E_0x1fa5020;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fd1130;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fa54a0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1fd1760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd1670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd1530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd1490_0, 0;
    %assign/vec4 v0x1fd13d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1fd1820;
T_2 ;
    %wait E_0x1f9ee80;
    %load/vec4 v0x1fd1b30_0;
    %replicate 5;
    %load/vec4 v0x1fd1c40_0;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fd1d50_0;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fd1e40_0;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fd1f30_0;
    %replicate 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %store/vec4 v0x1fd2110_0, 0, 25;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1fd1820;
T_3 ;
    %wait E_0x1f9ee80;
    %load/vec4 v0x1fd1b30_0;
    %load/vec4 v0x1fd1c40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fd1d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fd1e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fd1f30_0;
    %concat/vec4; draw_concat_vec4
    %replicate 5;
    %store/vec4 v0x1fd21f0_0, 0, 25;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1fa8700;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd2db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd3190_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fa8700;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fd2db0_0;
    %inv;
    %store/vec4 v0x1fd2db0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fa8700;
T_6 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fd15d0_0, v0x1fd3310_0, v0x1fd2b40_0, v0x1fd2be0_0, v0x1fd2c80_0, v0x1fd2e50_0, v0x1fd2ef0_0, v0x1fd3030_0, v0x1fd2f90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fa8700;
T_7 ;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fa8700;
T_8 ;
    %wait E_0x1fa54a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd30d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd30d0_0, 4, 32;
    %load/vec4 v0x1fd3250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd30d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd30d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd30d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fd3030_0;
    %load/vec4 v0x1fd3030_0;
    %load/vec4 v0x1fd2f90_0;
    %xor;
    %load/vec4 v0x1fd3030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd30d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fd30d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fd30d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/vector5/iter0/response19/top_module.sv";
