{
  "universal_configs": {
    "stage_dynamic_config": [
      [
        "synth-verilog.tcl",
        "synth-files/synth.tcl"
      ],
      [
        "synth-verilog.constraints",
        "synth-files/device10.xdc"
      ],
      [
        "synth-verilog.tmpdir",
        "/scratch/cmk265/learning/my-tmp"
      ],
      [
        "calyx.flags",
        "-x inline:always -x inline:new-fsms"
      ]
    ]
  },
  "inputs": [
    {
      "name": "polybench",
      "paths": [
        "benchmarks/polybench/linear-algebra-atax.fuse"
      ]
    }
  ]
}