read -sv run_verilog_mid/adder_32b_10_72_98230918dbd649e6991898ea145b06f5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_98230918dbd649e6991898ea145b06f5_yosys.v
