// SPDX-License-Identifier: BSD-2-Clause
use crate::arch_spec::hexagon::{backend::GeneralHexagonInstruction, tests::*};
use log::info;
use test_case::test_case;

// need a separate conditional too
#[test_case(
    "{ r3 = #2; } { r2 = memh(r4+#0x8); p0 = cmp.eq(r3, #2); if (p0.new) memh(r5+#0x0) = r2.new }",
    None,
    2,
    0x1020,
    0x1020; "conditional dotnew load halfword branch taken"
)]
#[test_case(
    "{ r3 = #3; } { r2 = memw(r4+#0x8); p0 = cmp.eq(r3, #2); if (p0.new) memh(r5+#0x0) = r2.new }",
    None,
    2,
    0xf0991020,
    0; "conditional dotnew load word branch not taken"
)]
#[test_case(
    "{ r2 = memh(r4+#0x8); memb(r5+#0x0) = r2.new }",
    None,
    1,
    0x1020,
    0x20; "store halfword, load byte; +0x0"
)]
#[test_case(
    "{ r2 = memh(r4+#0x8); memh(r5+#0x0) = r2.new }",
    None,
    1,
    0x1020,
    0x1020; "store halfword, load halfword; +0x0"
)]
#[test_case(
    "{ r2 = memw(r4+#0x8); memw(r5+#0x0) = r2.new }",
    None,
    1,
    0x10202020,
    0x10202020; "store word, load word; +0x0"
)]
#[test_case(
    "{ r2 = memb(r4+#0x8); nop; memb(r5) = r2.new }",
    None,
    1,
    0x18,
    0x18; "store byte, load byte, with no op; +0x0"
)]
fn test_dotnew_basic_cases(
    insn: &str,
    verify_insn: Option<Vec<u8>>,
    pkt_count: u64,
    write_value: u32,
    read_value: u32,
) {
    test_dotnew_basic(insn, verify_insn, pkt_count, write_value, read_value);
}

#[test_case(
    12, 2; "branch taken"
)]
#[test_case(
    8, 1; "branch not taken"
)]
fn test_dotnew_jump(r1_set: u32, insns_to_run: u64) {
    let (mut cpu, mut mmu, mut ev) = setup_objdump(
        r#"
        0:	23 40 00 78	78004023 { 	r3 = #0x1
       4:	42 42 00 78	78004242   	r2 = #0x12
       8:	80 41 00 78	78004180   	r0 = #0xc
       c:	08 e1 02 20	2002e108   	if (cmp.eq(r0.new,r1)) jump:t 0x10 }
      10:	92 29 33 28	28332992 { 	r3 = #0x3; 	r2 = #0x19 }"#,
    );

    cpu.write_register(HexagonRegister::R1, 12u32).unwrap();

    // Load
    let exit = cpu.execute(&mut mmu, &mut ev, insns_to_run).unwrap();
    assert_eq!(exit.exit_reason, TargetExitReason::InstructionCountComplete);

    let r2 = cpu.read_register::<u32>(HexagonRegister::R2).unwrap();
    let r3 = cpu.read_register::<u32>(HexagonRegister::R3).unwrap();

    if r1_set == 12 {
        assert_eq!(r2, 0x19);
        assert_eq!(r3, 0x3);
    } else {
        assert_eq!(r2, 0x12);
        assert_eq!(r3, 0x1);
    }
}

#[test]
fn test_dotnew_two_outputs() {
    const SRC_MEMLOC: u64 = 20;
    const DST_MEMLOC: u64 = 40;

    let (mut cpu, mut mmu, mut ev) = setup_asm(
        "{ r0 = add(r0, #0x18894031); r2 = memh(r4++#0x8); memh(r5) = r2.new }",
        None,
    );

    cpu.write_register(HexagonRegister::R2, 0xf001u32).unwrap();
    cpu.write_register(HexagonRegister::R4, SRC_MEMLOC as u32)
        .unwrap();
    cpu.write_register(HexagonRegister::R5, DST_MEMLOC as u32)
        .unwrap();

    // byte layout 0x20 0x10
    mmu.write_u32_le_virt_data(SRC_MEMLOC, 0x90807060, &mut cpu)
        .unwrap();

    // Load
    let exit = cpu.execute(&mut mmu, &mut ev, 1).unwrap();
    assert_eq!(exit.exit_reason, TargetExitReason::InstructionCountComplete);

    let data = mmu.read_u32_le_virt_data(DST_MEMLOC, &mut cpu).unwrap();

    let r4 = cpu.read_register::<u32>(HexagonRegister::R4).unwrap();
    let r2 = cpu.read_register::<u32>(HexagonRegister::R2).unwrap();
    let r0 = cpu.read_register::<u32>(HexagonRegister::R0).unwrap();

    assert_eq!(data, 0x7060);
    assert_eq!(r0, 0x18894031);
    assert_eq!(r2, 0x7060);
    assert_eq!(r4, 28);
}

#[test]
fn test_store_dotnew_halfword_add() {
    // This gets reordered.
    // the r0 add is first
    // r10 add second
    // store third
    // load fourth
    let (mut cpu, _mmu, _ev) = test_dotnew_basic(
        "{ r2 = memh(r4+#0x8); r0 = add(r0, #40); r10 = add(r10, #30); memh(r5) = r0.new }",
        None,
        1,
        0x1020,
        40,
    );

    let r10 = cpu.read_register::<u32>(HexagonRegister::R10).unwrap();
    let r0 = cpu.read_register::<u32>(HexagonRegister::R0).unwrap();
    assert_eq!(r10, 30);
    assert_eq!(r0, 40);
}

#[test]
fn test_store_dotnew_halfword_add_immext() {
    // There should be an immext here somewhere, which is the point
    // The immext is moved to the beginning
    let (mut cpu, _mmu, _ev) = test_dotnew_basic(
        "{ r2 = memh(r4+#0x8); r10 = add(r10, #269492265); memh(r5) = r2.new }",
        None,
        1,
        0x1020,
        0x1020,
    );

    let r10 = cpu.read_register::<u32>(HexagonRegister::R10).unwrap();
    assert_eq!(r10, 269492265);
}

#[test]
fn test_predicate_dotnew() {
    let (mut cpu, mut mmu, mut ev) = setup_objdump(
        r#"
       0:	40 40 00 75	75004040 { 	p0 = cmp.eq(r0,#0x2)
       4:	21 60 00 7e	7e006021   	if (p0.new) r1 = #0x1
       8:	41 e0 80 7e	7e80e041   	if (!p0.new) r1 = #0x2 }
"#,
    );
    cpu.write_register(HexagonRegister::R0, 2u32).unwrap();
    cpu.write_register(HexagonRegister::R1, 1u32).unwrap();

    // We'll have two instructions for each immext, and then the second instruction
    // doesn't have an immediate _extension_ so we're good on that end, total
    // 5 instructions
    let exit = cpu.execute(&mut mmu, &mut ev, 1).unwrap();

    assert_eq!(exit.exit_reason, TargetExitReason::InstructionCountComplete);

    let r0 = cpu.read_register::<u32>(HexagonRegister::R0).unwrap();
    let r1 = cpu.read_register::<u32>(HexagonRegister::R1).unwrap();

    // I don't think there's any overflow here, but if the
    // test cases are changed we should be careful
    assert_eq!(r0, 2);
    assert_eq!(r1, 1);
}

/// Basic test to ensure that the 32-bit stores (which have
/// the same Type field for ICLASS value 0b1010) do not get
/// mistakenly recognized as a new-value store, but rather
/// just a regular store.
#[test]
fn test_word_no_dotnew_store() {
    let (mut cpu, mut mmu, mut ev) = setup_objdump(
        r#"
       0:	ff 7f ff 0f	0fff7fff { 	immext(#0xffffffc0)
       4:	30 d8 99 a1	a199d830   	memw(r25+##-0x10) = r24 }
"#,
    );

    const MEM_START: u32 = 0x20;
    const MAGIC_VALUE: u32 = 0x76187762;

    cpu.write_register(HexagonRegister::R25, MEM_START).unwrap();
    cpu.write_register(HexagonRegister::R24, MAGIC_VALUE)
        .unwrap();

    let exit = cpu.execute(&mut mmu, &mut ev, 1).unwrap();
    assert_eq!(exit.exit_reason, TargetExitReason::InstructionCountComplete);

    let mem_value = mmu
        .read_u32_le_virt_data((MEM_START - 0x10) as u64, &mut cpu)
        .unwrap();
    assert_eq!(mem_value, MAGIC_VALUE)
}

fn test_dotnew_basic(
    insn: &str,
    verify_insn: Option<Vec<u8>>,
    pkt_count: u64,
    write_value: u32,
    read_value: u32,
) -> (HexagonPcodeBackend, Mmu, EventController) {
    // I copied this from the manual
    let (mut cpu, mut mmu, mut ev) = setup_asm(insn, verify_insn);
    const SRC_MEMLOC: u64 = 20;
    const DST_MEMLOC: u64 = 40;
    cpu.write_register(HexagonRegister::R2, 0xf001u32).unwrap();
    cpu.write_register(HexagonRegister::R4, SRC_MEMLOC as u32)
        .unwrap();
    cpu.write_register(HexagonRegister::R5, DST_MEMLOC as u32)
        .unwrap();

    // byte layout 0x20 0x10
    mmu.write_u32_le_virt_data(SRC_MEMLOC + 8, write_value, &mut cpu)
        .unwrap();

    // Load
    let exit = cpu.execute(&mut mmu, &mut ev, pkt_count).unwrap();
    assert_eq!(exit.exit_reason, TargetExitReason::InstructionCountComplete);

    let data = mmu.read_u32_le_virt_data(DST_MEMLOC, &mut cpu).unwrap();
    assert_eq!(data, read_value);

    (cpu, mmu, ev)
}

type ExtraCheckHandlerFn = Box<dyn Fn(&mut HexagonPcodeBackend, bool)>;

struct DotnewGenericTestCase {
    asm: String,
    pkts_to_exec: u64,
    extra_check_handler: ExtraCheckHandlerFn,
    iclass: u8,
    expected_bytes: usize,
    predicate_type: PredicateType,
}

// A dotnew instruction will always be in Slot 0
// and stores an offset. The offset points to
// the instruction whose output is the dotnew.
//
// The offset ignores nops and immexts.
//
// We basically want to try all combinations of instructions
// in terms of offsets and such
// Dinsn = instruction that sets dotnew
//
// {Immext Dinsn nop dotnew}  -
// {nop Dinsn insn1 dotnew} -
// {insn Dinsn nop dotnew} -
// {Immext Dinsn insn1 dotnew} -
// {nop Dinsn nop dotnew} -
// {nop Dinsn Immext dotnew} -
// {insn Dinsn Immext dotnew} -
//
// {nop Immext Dinsn dotnew} -
// {nop insn1 Dinsn dotnew} -
// {nop nop Dinsn dotnew} -
// {insn Immext Dinsn dotnew}
// {Immext insn1 Dinsn dotnew} -
// {insn1 insn2 Dinsn dotnew} -
// {insn1 nop Dinsn dotnew} -
//
// {Dinsn nop nop dotnew} -
// {Dinsn nop insn1 dotnew} -
// {Dinsn insn1 nop dotnew} -
// {Dinsn Immext insn1 dotnew} -
// {Dinsn insn1 insn2 dotnew} -
// {Dinsn insn1 Immext dotnew} -
// {Dinsn nop Immext dotnew} -
//
//
// {Immext Dinsn dotnew}
// {nop Dinsn dotnew}
// {insn1 Dinsn dotnew}
//
// {Dinsn nop dotnew}
// {Dinsn insn1 dotnew}
// {Dinsn Immext dotnew}
//
// {Dinsn dotnew}
//
// There are no duplexes with dotnew, as duplexes use the same slot as dotnew
//
#[test]
fn test_dotnew_offset() {
    styx_util::logging::init_logging();

    let nop = "nop".to_owned();
    let insn1 = "r7 = add(r6, #0x10)".to_owned();
    let insn2 = "r5 = add(r4, #0x20)".to_owned();
    let dinsn = "r9 = r8".to_owned();
    let dotnew = "memw(r10+#0x0) = r9.new".to_owned();

    let immext_insn1 = "r7 = add(r6, ##0x10)".to_owned();
    let immext_dinsn = "r9 = add(r8, ##0x0)".to_owned();
    let immext_dotnew = "memw(r10+##0x0) = r9.new".to_owned();

    let tests = vec![
        // Case immext_dinsn, nop, dotnew
        DotnewOffsetTest {
            asm: vec![immext_dinsn.to_owned(), nop.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case nop, dinsn, insn1, dotnew
        DotnewOffsetTest {
            asm: vec![
                nop.to_owned(),
                dinsn.to_owned(),
                insn1.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case insn1, dinsn, nop, dotnew
        DotnewOffsetTest {
            asm: vec![
                insn1.to_owned(),
                dinsn.to_owned(),
                nop.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case immext_dinsn, insn1, dotnew
        DotnewOffsetTest {
            asm: vec![immext_dinsn.to_owned(), insn1.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case nop, dinsn, nop, dotnew
        DotnewOffsetTest {
            asm: vec![
                nop.to_owned(),
                dinsn.to_owned(),
                nop.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case nop, dinsn, immext_dotnew
        DotnewOffsetTest {
            asm: vec![nop.to_owned(), dinsn.to_owned(), immext_dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case insn1, dinsn, immext_dotnew
        DotnewOffsetTest {
            asm: vec![insn1.to_owned(), dinsn.to_owned(), immext_dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case nop, immext_dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![nop.to_owned(), immext_dinsn.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case nop, insn1, dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![
                nop.to_owned(),
                insn1.to_owned(),
                dinsn.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case nop, nop, dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![
                nop.to_owned(),
                nop.to_owned(),
                dinsn.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case insn1, immext_dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![insn1.to_owned(), immext_dinsn.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case immext_insn1, dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![immext_insn1.to_owned(), dinsn.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case insn1, insn2, dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![
                insn1.to_owned(),
                insn2.to_owned(),
                dinsn.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Insn2,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: true,
        },
        // Case insn1, nop, dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![
                insn1.to_owned(),
                nop.to_owned(),
                dinsn.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case dinsn, nop, nop, dotnew
        DotnewOffsetTest {
            asm: vec![
                dinsn.to_owned(),
                nop.to_owned(),
                nop.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case dinsn, nop, insn1, dotnew
        DotnewOffsetTest {
            asm: vec![
                dinsn.to_owned(),
                nop.to_owned(),
                insn1.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case dinsn, insn1, nop, dotnew
        DotnewOffsetTest {
            asm: vec![
                dinsn.to_owned(),
                insn1.to_owned(),
                nop.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case dinsn, immext_insn1, dotnew
        DotnewOffsetTest {
            asm: vec![dinsn.to_owned(), immext_insn1.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case dinsn, insn1, insn2, dotnew
        DotnewOffsetTest {
            asm: vec![
                dinsn.to_owned(),
                insn1.to_owned(),
                insn2.to_owned(),
                dotnew.to_owned(),
            ],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Insn2,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: true,
        },
        // Case dinsn, insn1, immext_dotnew
        DotnewOffsetTest {
            asm: vec![dinsn.to_owned(), insn1.to_owned(), immext_dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case dinsn, nop, immext_dotnew
        DotnewOffsetTest {
            asm: vec![dinsn.to_owned(), nop.to_owned(), immext_dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case immext_dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![immext_dinsn.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case nop, dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![nop.to_owned(), dinsn.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case insn1, dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![insn1.to_owned(), dinsn.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case dinsn, nop, dotnew
        DotnewOffsetTest {
            asm: vec![dinsn.to_owned(), nop.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Nop,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case dinsn, insn1, dotnew
        DotnewOffsetTest {
            asm: vec![dinsn.to_owned(), insn1.to_owned(), dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Insn1,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: true,
            has_insn2: false,
        },
        // Case dinsn, immext_dotnew
        DotnewOffsetTest {
            asm: vec![dinsn.to_owned(), immext_dotnew.to_owned()],
            types: vec![
                DotnewOffsetItype::Dinsn,
                DotnewOffsetItype::Immext,
                DotnewOffsetItype::Dotnew,
            ],
            has_insn1: false,
            has_insn2: false,
        },
        // Case dinsn, dotnew
        DotnewOffsetTest {
            asm: vec![dinsn.to_owned(), dotnew.to_owned()],
            types: vec![DotnewOffsetItype::Dinsn, DotnewOffsetItype::Dotnew],
            has_insn1: false,
            has_insn2: false,
        },
    ];

    assert_eq!(tests.len(), 28);

    let init_pc = 0x1000;
    let mem_start = 0x100;
    let expected_val = 0x12023488u32;
    let ks = Keystone::new(
        keystone_engine::Arch::HEXAGON,
        keystone_engine::Mode::LITTLE_ENDIAN,
    )
    .expect("Could not initialize Keystone engine");
    let r4val = 262u32;
    let r6val = 262u32;

    // this is to ensure that stuff is reset properly
    let generic_tackon_test =
        "{ r12 = #0x12321231; memw(r10+#4) = r12.new }; { r13 = add(r8, #114); }";

    for test in tests {
        let asm = "{".to_owned() + &test.asm.join("; ") + "}; " + generic_tackon_test;
        trace!("disas on asm {asm}");
        // compile

        let code = ks.asm(asm, init_pc).unwrap();
        let (mut cpu, mut mmu, mut ev) = setup_cpu_pc(init_pc, code.bytes);
        cpu.write_register(HexagonRegister::R4, r4val).unwrap();
        cpu.write_register(HexagonRegister::R6, r6val).unwrap();
        cpu.write_register(HexagonRegister::R8, expected_val)
            .unwrap();
        cpu.write_register(HexagonRegister::R10, mem_start as u32)
            .unwrap();

        let report = cpu.execute(&mut mmu, &mut ev, 1).unwrap();
        assert_eq!(
            report.exit_reason,
            TargetExitReason::InstructionCountComplete
        );

        // Run the generic tackon test
        // With immext, we expect to start at 0 but won't be set in map
        // till we get a real instruction. Same applies for checking is_some
        // We could check the output every time, but it is highly dependent on the previous run,
        // and is thus complex.
        let report = cpu.execute(&mut mmu, &mut ev, 2).unwrap();
        assert_eq!(
            report.exit_reason,
            TargetExitReason::InstructionCountComplete
        );

        let val = mmu.read_u32_le_virt_data(mem_start, &mut cpu).unwrap();
        let val4 = mmu
            .read_u32_le_virt_data(mem_start + 4u64, &mut cpu)
            .unwrap();

        assert_eq!(val, expected_val);
        assert_eq!(val4, 0x12321231);

        if test.has_insn1 {
            let r7 = cpu.read_register::<u32>(HexagonRegister::R7).unwrap();
            assert_eq!(r7, r6val + 0x10)
        }
        if test.has_insn2 {
            let r5 = cpu.read_register::<u32>(HexagonRegister::R5).unwrap();
            assert_eq!(r5, r4val + 0x20)
        }

        // tackon
        let r13 = cpu.read_register::<u32>(HexagonRegister::R13).unwrap();
        assert_eq!(r13, expected_val + 114);
    }
}

#[derive(Debug, Hash, Eq, PartialEq, Clone)]
enum DotnewOffsetItype {
    Immext,
    Dinsn,
    Insn1,
    Insn2,
    Dotnew,
    Nop,
}

#[derive(Clone, Debug, Eq, Hash, PartialEq)]
struct DotnewOffsetTest {
    asm: Vec<String>,
    types: Vec<DotnewOffsetItype>,
    has_insn1: bool,
    has_insn2: bool,
}

#[derive(Copy, Clone, PartialEq, Debug)]
enum PredicateType {
    NegatedPredicate,
    Predicate,
    None,
}

#[derive(Copy, Clone)]
enum DotnewSizes {
    Byte,
    Halfword,
    Word,
}

#[test]
fn test_all_dotnew_class() {
    styx_util::logging::init_logging();

    let mem_base = 0x100u32;
    let mem_initval = 0x43287761;
    let init_pc = 0x1000;

    let ks = Keystone::new(
        keystone_engine::Arch::HEXAGON,
        keystone_engine::Mode::LITTLE_ENDIAN,
    )
    .expect("Could not initialize Keystone engine");

    let classes = vec![
        DotnewGenericTestCase {
            asm:
                "{ P2 = cmp.eq(R4, #4); } { R0 = memw(R3 + #0x0); if (P2)	mem%0(R3+R2<<#2)=R0.new }"
                    .to_owned(),
            pkts_to_exec: 2,
            extra_check_handler: Box::new(
                |_backend: &mut HexagonPcodeBackend, _branch_taken: bool| {},
            ) as ExtraCheckHandlerFn,
            iclass: 0b0011,
            expected_bytes: 12,
            predicate_type: PredicateType::Predicate,
        },
        DotnewGenericTestCase {
            asm: "{ P2 = cmp.eq(R4, #4);  R0 = memw(R3 + #0x0); if (P2.new)	mem%0(R3+#4)=R0.new }"
                .to_owned(),
            pkts_to_exec: 1,
            extra_check_handler: Box::new(
                |_backend: &mut HexagonPcodeBackend, _branch_taken: bool| {},
            ),
            iclass: 0b0100,
            expected_bytes: 12,
            predicate_type: PredicateType::Predicate,
        },
        DotnewGenericTestCase {
            asm:
                "{ P2 = cmp.eq(R4, #4); } { R0 = memw(R3 + #0x0); if (!P2)	mem%0(R10++#4)=R0.new }"
                    .to_owned(),
            pkts_to_exec: 2,
            extra_check_handler: Box::new(|backend: &mut HexagonPcodeBackend, branch_taken| {
                let r10 = backend.read_register::<u32>(HexagonRegister::R10).unwrap();
                if branch_taken {
                    assert_eq!(0x108, r10);
                } else {
                    assert_eq!(0x104, r10)
                }
            }),
            iclass: 0b1010,
            expected_bytes: 12,
            predicate_type: PredicateType::NegatedPredicate,
        },
        DotnewGenericTestCase {
            asm: "{ P2 = cmp.eq(R4, #4); R0 = memw(R3 + #0x0); if (!P2.new)	mem%0(#0x104)=R0.new }"
                .to_owned(),
            pkts_to_exec: 1,
            extra_check_handler: Box::new(
                |_backend: &mut HexagonPcodeBackend, _branch_taken: bool| {},
            ),
            iclass: 0b1010,
            expected_bytes: 16,
            predicate_type: PredicateType::NegatedPredicate,
        },
        DotnewGenericTestCase {
            asm: "{ R0 = memw(R3 + #0x0); mem%0(r5=#0x104)=R0.new }".to_owned(),
            pkts_to_exec: 1,
            extra_check_handler: Box::new(
                |backend: &mut HexagonPcodeBackend, _branch_taken: bool| {
                    let r5 = backend.read_register::<u32>(HexagonRegister::R5).unwrap();
                    assert_eq!(0x104, r5);
                },
            ),
            iclass: 0b1010,
            expected_bytes: 12,
            predicate_type: PredicateType::None,
        },
        DotnewGenericTestCase {
            asm: "{ R0 = memw(R3 + #0x0); mem%0(gp+#4)=R0.new }".to_owned(),
            pkts_to_exec: 1,
            extra_check_handler: Box::new(
                |_backend: &mut HexagonPcodeBackend, _branch_taken: bool| {},
            ),
            iclass: 0b0100,
            expected_bytes: 8,
            predicate_type: PredicateType::None,
        },
        DotnewGenericTestCase {
            asm: "{ R0 = memw(R3 + #0x0); mem%0(r3+r2<<#2)=R0.new }".to_owned(),
            pkts_to_exec: 1,
            extra_check_handler: Box::new(
                |_backend: &mut HexagonPcodeBackend, _branch_taken: bool| {},
            ),
            iclass: 0b0011,
            expected_bytes: 8,
            predicate_type: PredicateType::None,
        },
    ];

    let sizes = [DotnewSizes::Byte, DotnewSizes::Halfword, DotnewSizes::Word];

    for case in classes {
        for size in sizes {
            let iters = if case.predicate_type != PredicateType::None {
                2
            } else {
                1
            };

            for i in 0..iters {
                // Regular predicate
                let branch_taken_or_no_predicate = i == 0;

                trace!(
                    "iter {}, branch taken or no predicate {}, predicate type {:?}",
                    i,
                    branch_taken_or_no_predicate,
                    case.predicate_type
                );

                let postfix = match size {
                    DotnewSizes::Byte => "b",
                    DotnewSizes::Halfword => "h",
                    DotnewSizes::Word => "w",
                };

                let subst_asm = case.asm.replace("%0", postfix);
                info!("assembling {subst_asm}");

                let code = ks
                    .asm(subst_asm.clone(), init_pc)
                    .expect("Could not assemble");

                trace!("code is {code:?}");

                assert_eq!(code.bytes.len(), case.expected_bytes);

                // get last 4 bytes (last insn is dotnew) and make sure iclass matches
                let last_4: [u8; 4] = code.bytes[(case.expected_bytes - 4)..(case.expected_bytes)]
                    .try_into()
                    .expect("Couldn't extract last insn");

                let insn =
                    GeneralHexagonInstruction::new_with_raw_value(u32::from_le_bytes(last_4));
                let iclass = insn.nonduplex_iclass().raw_value();

                assert_eq!(u8::from(iclass), case.iclass);

                let (mut cpu, mut mmu, mut ev) = setup_cpu_pc(init_pc, code.bytes);

                cpu.write_register(HexagonRegister::R2, 1u32).unwrap();
                cpu.write_register(HexagonRegister::R3, mem_base).unwrap();

                // This sets it so the negated predicate and predicate both fail
                // on the second iteration
                if (i == 0
                    && case.predicate_type == PredicateType::NegatedPredicate)
                    // To force this to fail
                    || (i == 1
                        && case.predicate_type == PredicateType::Predicate)
                {
                    trace!("branch taken, negated predicate");
                    cpu.write_register(HexagonRegister::R4, 3u32).unwrap();
                } else {
                    cpu.write_register(HexagonRegister::R4, 4u32).unwrap();
                }

                cpu.write_register(HexagonRegister::Gp, mem_base).unwrap();
                // This is for the "indirect with auto increment"
                cpu.write_register(HexagonRegister::R10, mem_base + 4)
                    .unwrap();

                // Write memory
                mmu.write_u32_le_virt_data(mem_base as u64, mem_initval, &mut cpu)
                    .unwrap();

                // Run
                let exit = cpu.execute(&mut mmu, &mut ev, case.pkts_to_exec).unwrap();
                assert_eq!(TargetExitReason::InstructionCountComplete, exit.exit_reason);

                // Read from memory
                let addr = mem_base + 4;
                let expected_val = if branch_taken_or_no_predicate {
                    trace!("checking memory bc branch taken or no predicate");
                    match size {
                        DotnewSizes::Byte => mem_initval & 0xff,
                        DotnewSizes::Halfword => mem_initval & 0xffff,
                        DotnewSizes::Word => mem_initval,
                    }
                } else {
                    0
                };

                let val = mmu.read_u32_le_virt_data(addr as u64, &mut cpu).unwrap();
                assert_eq!(val, expected_val);

                (case.extra_check_handler)(&mut cpu, branch_taken_or_no_predicate);
            }
        }
    }
}

#[test]
fn test_dotnew_misidentify_load_halfword() {
    const R1START: u32 = 0x20000;

    let (mut cpu, mut mmu, mut ev) = setup_objdump(
        r#"
       0:	04 43 02 f3	f3024304 { 	r4 = add(r2,r3)
       4:	08 40 20 5c	5c204008   	if (!p0) jump:nt 0x10
       8:	1f e0 a1 38	38a1e01f   	if (!p0) memh(r1+#0x0) = #-0x1 }
       c:	00 c0 00 7f	7f00c000 { 	nop }
      10:	00 c0 00 7f	7f00c000 { 	nop }
"#,
    );

    cpu.write_register(HexagonRegister::R1, R1START).unwrap();
    cpu.write_register(HexagonRegister::R2, 78u32).unwrap();
    cpu.write_register(HexagonRegister::R3, 91u32).unwrap();
    cpu.write_register(HexagonRegister::P0, 0u8).unwrap();

    let exit = cpu.execute(&mut mmu, &mut ev, 1).unwrap();
    assert_eq!(exit.exit_reason, TargetExitReason::InstructionCountComplete);

    let pc = cpu.read_register::<u32>(HexagonRegister::Pc).unwrap();
    let memval = mmu.read_u32_le_phys_code(R1START as u64).unwrap() as i16;

    assert_eq!(pc, 0x1010);
    assert_eq!(memval, -1);
}

#[test]
fn test_dotnew_two_outputs_second() {
    const MEM_START: u64 = 0x10;

    let (mut cpu, mut mmu, mut ev) = setup_objdump(
        r#"
       0:	00 40 00 00	00004000 { 	immext(#0x0)
       4:	01 54 82 9b	9b825401   	r1 = memw(r2=##0x10)
       8:	08 f0 42 24	2442f008   	if (!cmp.eq(r1.new,#0x10)) jump:t 0x10 }
       c:	e3 ff df 78	78dfffe3 { 	r3 = #-0x1 }
      10:	23 c0 00 78	7800c023 { 	r3 = #0x1 }
"#,
    );

    mmu.write_u32_le_phys_data(MEM_START, 0x1839)
        .expect("Couldn't write to MEM_START");
    cpu.write_register(HexagonRegister::R2, 0x10u32).unwrap();

    let exit = cpu.execute(&mut mmu, &mut ev, 2).unwrap();
    assert_eq!(exit.exit_reason, TargetExitReason::InstructionCountComplete);

    let pc = cpu.read_register::<u32>(HexagonRegister::Pc).unwrap();
    let r3 = cpu.read_register::<u32>(HexagonRegister::R3).unwrap();

    // The pc is moved forward by 4 after the 0x1010 packet is executed
    assert_eq!(pc, 0x1014);
    assert_eq!(r3, 1);
}
