evDCL6.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devDCL6 : device CLMA
{

    parameter
    (
        config bit CP_INITD[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODED = "LUT6",
        config string CP_CR3PREMUX_SEL = "YX",
        config string CP_CR3POSTMUX_SEL = "CX"
    );
    port
    (
        input D0,
        input D1,
        input D2,
        input D3,
        input D4,
        input D5,
        output Y3,
        output CR3,
        output SRCO,
        logic input FGD_CIN,
        output COUT
    );
}; // end of device devDCL6


structure netlist of devDCL6
{

    wire        ntCYC      ;
    wire        ntD5       ;
    wire        ntD4       ;
    wire        ntD3       ;
    wire        ntD2       ;
    wire        ntD1       ;
    wire        ntD0       ;
    wire        ntCYD      ;
    wire        ntL6D      ;
    wire        ntL5D      ;
    wire        ntQC3      ;
    wire        ntCR3      ;

    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    Y3          <= ntL6D   ;
    CR3         <= ntCR3   ;
    SRCO        <= ntCR3   ;
    ntCYC       <= FGD_CIN ;
    COUT        <= ntCYD   ;

    device LUT6 FYD
    parameter map
    (
        CP_INIT              =>    CP_INITD,
        CP_MODE              =>    CP_MODED
    )
    port map
    (
        A0                   =>    ntD0,
        A1                   =>    ntD1,
        A2                   =>    ntD2,
        A3                   =>    ntD3,
        A4                   =>    ntD4,
        A5                   =>    ntD5,
        CIN                  =>    ntCYC,
        COUT                 =>    ntCYD,
        L5                   =>    ntL5D,
        L6                   =>    ntL6D
    );
    
    device CRPREMUX CR3PREMUX
    parameter map
    (
        CP_CRPREMUX_SEL      =>    CP_CR3PREMUX_SEL
    )
    port map
    (
        YX                   =>    ntL5D,
        CYX                  =>    ntCYD,
        Q                    =>    ntQC3
    );
    
    device CRPOSTMUX CR3POSTMUX
    parameter map
    (
        CP_CRPOSTMUX_SEL     =>    CP_CR3POSTMUX_SEL
    )
    port map
    (
        CX                   =>    ntQC3,
        Q                    =>    ntCR3
    );

}; // end of structure netlist of devDCL6



