

================================================================
== Vivado HLS Report for 'write_r'
================================================================
* Date:           Mon Jan  9 18:22:18 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        softmax
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.173|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2096644|    3|  2096644|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |    0|  2096641|         3|          1|          1| 0 ~ 2096640 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      1|        -|       -|    -|
|Expression       |        -|      -|        0|    1703|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     255|    -|
|Register         |        -|      -|     1771|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      1|     1771|    1958|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |softmax_mul_mul_1dEe_U71  |softmax_mul_mul_1dEe  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |i_V_fu_464_p2                     |     +    |      0|  0|   19|          12|           1|
    |indvar_flatten_next_fu_408_p2     |     +    |      0|  0|   35|          28|           1|
    |op2_assign_fu_391_p2              |     +    |      0|  0|   36|           2|          29|
    |out_data_user_V_fu_357_p2         |     +    |      0|  0|   23|           1|          16|
    |tmp_3_i_fu_272_p2                 |     +    |      0|  0|   39|           7|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|    2|           1|           1|
    |or_cond_i_fu_443_p2               |    and   |      0|  0|    2|           1|           1|
    |out_V_data_V_1_load_A             |    and   |      0|  0|    2|           1|           1|
    |out_V_data_V_1_load_B             |    and   |      0|  0|    2|           1|           1|
    |out_V_last_V_1_load_A             |    and   |      0|  0|    2|           1|           1|
    |out_V_last_V_1_load_B             |    and   |      0|  0|    2|           1|           1|
    |out_V_user_V_1_load_A             |    and   |      0|  0|    2|           1|           1|
    |out_V_user_V_1_load_B             |    and   |      0|  0|    2|           1|           1|
    |sel_tmp6_fu_310_p2                |    and   |      0|  0|    2|           1|           1|
    |exitcond2_fu_414_p2               |   icmp   |      0|  0|   13|          12|          12|
    |exitcond_flatten_fu_403_p2        |   icmp   |      0|  0|   20|          28|          28|
    |icmp_fu_260_p2                    |   icmp   |      0|  0|   20|          26|           1|
    |out_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|    8|           2|           1|
    |out_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|    8|           2|           1|
    |out_V_user_V_1_state_cmp_full     |   icmp   |      0|  0|    8|           2|           1|
    |out_data_last_V_fu_453_p2         |   icmp   |      0|  0|   20|          29|          29|
    |sel_tmp2_fu_524_p2                |   icmp   |      0|  0|    8|           2|           1|
    |sel_tmp_fu_511_p2                 |   icmp   |      0|  0|    9|           2|           3|
    |tmp_12_i_fu_431_p2                |   icmp   |      0|  0|   13|          12|           1|
    |tmp_13_i_fu_437_p2                |   icmp   |      0|  0|    8|           2|           2|
    |tmp_2_i_fu_266_p2                 |   icmp   |      0|  0|   11|           6|           1|
    |tmp_7_i_fu_482_p2                 |   icmp   |      0|  0|    8|           2|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|    2|           1|           1|
    |or_cond1_i_fu_458_p2              |    or    |      0|  0|    2|           1|           1|
    |p_temp_V_1_1_i_fu_503_p3          |  select  |      0|  0|  107|           1|           1|
    |p_temp_V_2_1_i_fu_495_p3          |  select  |      0|  0|  107|           1|           1|
    |p_temp_V_3_1_i_fu_487_p3          |  select  |      0|  0|  107|           1|           1|
    |sel_tmp1_fu_516_p3                |  select  |      0|  0|  107|           1|         128|
    |sel_tmp3_fu_529_p3                |  select  |      0|  0|  107|           1|         128|
    |sel_tmp4_fu_296_p3                |  select  |      0|  0|   32|           1|           7|
    |sel_tmp7_fu_545_p3                |  select  |      0|  0|  107|           1|         128|
    |sel_tmp8_fu_569_p3                |  select  |      0|  0|  107|           1|         128|
    |sel_tmp9_fu_553_p3                |  select  |      0|  0|  107|           1|         128|
    |t_V_1_mid2_fu_419_p3              |  select  |      0|  0|   11|           1|           1|
    |temp_V_0_3_i_fu_585_p3            |  select  |      0|  0|  107|           1|         128|
    |temp_V_1_3_i_fu_577_p3            |  select  |      0|  0|  107|           1|           1|
    |temp_V_2_3_i_fu_561_p3            |  select  |      0|  0|  107|           1|           1|
    |temp_V_3_3_i_fu_537_p3            |  select  |      0|  0|  107|           1|           1|
    |val_assign_fu_316_p3              |  select  |      0|  0|   32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    |sel_tmp5_fu_304_p2                |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1703|         212|         996|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |in_write_V_V_blk_n         |   9|          2|    1|          2|
    |in_write_iter_c_V_V_blk_n  |   9|          2|    1|          2|
    |in_write_n_V_V_blk_n       |   9|          2|    1|          2|
    |indvar_flatten_reg_194     |   9|          2|   28|         56|
    |out_V_data_V_1_data_in     |  15|          3|  512|       1536|
    |out_V_data_V_1_data_out    |   9|          2|  512|       1024|
    |out_V_data_V_1_state       |  15|          3|    2|          6|
    |out_V_dest_V_1_state       |  15|          3|    2|          6|
    |out_V_id_V_1_state         |  15|          3|    2|          6|
    |out_V_last_V_1_data_in     |  15|          3|    1|          3|
    |out_V_last_V_1_data_out    |   9|          2|    1|          2|
    |out_V_last_V_1_state       |  15|          3|    2|          6|
    |out_V_user_V_1_data_in     |  15|          3|   16|         48|
    |out_V_user_V_1_data_out    |   9|          2|   16|         32|
    |out_V_user_V_1_state       |  15|          3|    2|          6|
    |out_r_TDATA_blk_n          |   9|          2|    1|          2|
    |t_V_reg_205                |   9|          2|   12|         24|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 255|         53| 1116|       2774|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    4|   0|    4|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |bound_reg_687                     |   28|   0|   28|          0|
    |exitcond_flatten_reg_692          |    1|   0|    1|          0|
    |indvar_flatten_reg_194            |   28|   0|   28|          0|
    |op2_assign_reg_682                |   29|   0|   29|          0|
    |or_cond1_i_reg_713                |    1|   0|    1|          0|
    |or_cond1_i_reg_713_pp0_iter1_reg  |    1|   0|    1|          0|
    |out_V_data_V_1_payload_A          |  512|   0|  512|          0|
    |out_V_data_V_1_payload_B          |  512|   0|  512|          0|
    |out_V_data_V_1_sel_rd             |    1|   0|    1|          0|
    |out_V_data_V_1_sel_wr             |    1|   0|    1|          0|
    |out_V_data_V_1_state              |    2|   0|    2|          0|
    |out_V_dest_V_1_sel_rd             |    1|   0|    1|          0|
    |out_V_dest_V_1_state              |    2|   0|    2|          0|
    |out_V_id_V_1_sel_rd               |    1|   0|    1|          0|
    |out_V_id_V_1_state                |    2|   0|    2|          0|
    |out_V_last_V_1_payload_A          |    1|   0|    1|          0|
    |out_V_last_V_1_payload_B          |    1|   0|    1|          0|
    |out_V_last_V_1_sel_rd             |    1|   0|    1|          0|
    |out_V_last_V_1_sel_wr             |    1|   0|    1|          0|
    |out_V_last_V_1_state              |    2|   0|    2|          0|
    |out_V_user_V_1_payload_A          |   16|   0|   16|          0|
    |out_V_user_V_1_payload_B          |   16|   0|   16|          0|
    |out_V_user_V_1_sel_rd             |    1|   0|    1|          0|
    |out_V_user_V_1_sel_wr             |    1|   0|    1|          0|
    |out_V_user_V_1_state              |    2|   0|    2|          0|
    |out_data_last_V_reg_708           |    1|   0|    1|          0|
    |out_data_user_V_reg_661           |   16|   0|   16|          0|
    |ret_V_reg_701                     |    2|   0|    2|          0|
    |t_V_reg_205                       |   12|   0|   12|          0|
    |temp_V_0_1_i_fu_138               |  128|   0|  128|          0|
    |temp_V_1_1_i_fu_142               |  128|   0|  128|          0|
    |temp_V_2_1_i_fu_146               |  128|   0|  128|          0|
    |temp_V_3_1_i_fu_150               |  128|   0|  128|          0|
    |tmp_2_reg_671                     |   28|   0|   28|          0|
    |tmp_5_reg_666                     |   16|   0|   16|          0|
    |tmp_reg_676                       |   12|   0|   12|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1771|   0| 1771|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        write        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        write        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        write        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        write        | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        write        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        write        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        write        | return value |
|out_r_TDATA                  | out |  512|    axis    |     out_V_data_V    |    pointer   |
|out_r_TREADY                 |  in |    1|    axis    |     out_V_data_V    |    pointer   |
|out_r_TVALID                 | out |    1|    axis    |     out_V_last_V    |    pointer   |
|out_r_TLAST                  | out |    1|    axis    |     out_V_last_V    |    pointer   |
|out_r_TID                    | out |    8|    axis    |      out_V_id_V     |    pointer   |
|out_r_TDEST                  | out |    8|    axis    |     out_V_dest_V    |    pointer   |
|out_r_TUSER                  | out |   16|    axis    |     out_V_user_V    |    pointer   |
|in_write_n_V_V_dout          |  in |   96|   ap_fifo  |    in_write_n_V_V   |    pointer   |
|in_write_n_V_V_empty_n       |  in |    1|   ap_fifo  |    in_write_n_V_V   |    pointer   |
|in_write_n_V_V_read          | out |    1|   ap_fifo  |    in_write_n_V_V   |    pointer   |
|in_write_iter_c_V_V_dout     |  in |   32|   ap_fifo  | in_write_iter_c_V_V |    pointer   |
|in_write_iter_c_V_V_empty_n  |  in |    1|   ap_fifo  | in_write_iter_c_V_V |    pointer   |
|in_write_iter_c_V_V_read     | out |    1|   ap_fifo  | in_write_iter_c_V_V |    pointer   |
|in_write_V_V_dout            |  in |  128|   ap_fifo  |     in_write_V_V    |    pointer   |
|in_write_V_V_empty_n         |  in |    1|   ap_fifo  |     in_write_V_V    |    pointer   |
|in_write_V_V_read            | out |    1|   ap_fifo  |     in_write_V_V    |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

