// Seed: 1472186535
module module_0 (
    input tri id_0,
    input supply1 id_1
    , id_7,
    output tri0 id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5
);
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri0 id_8,
    input wand id_9,
    output supply0 id_10
);
  wire id_12;
  and (id_7, id_4, id_2, id_9, id_6, id_1, id_0);
  module_0(
      id_5, id_4, id_8, id_8, id_7, id_5
  );
endmodule
