{:input (genetic.crossover/dumb-crossover 2106365743 (genetic.mutation/change-names-remove-clause 380804588 (genetic.crossover/dumb-crossover 1692591569 (genetic.mutation/change-names-remove-clause 1951062074 (genetic.mutation/change-names-remove-clause 1137097278 (genetic.mutation/change-constant-value 784636101 (genetic.mutation/change-constant-value 756094615 (genetic.mutation/change-constant-value 2004671 (genetic.crossover/dumb-crossover 2022723052 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")) (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif"))))))) (genetic.mutation/change-names-remove-clause 1069101615 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))) (genetic.mutation/change-constant-value 1385242098 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_6_11, \\wire:missing_edge , wire3_10);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  input wire1_6_11;\n  wire wire1_6_11;\n  output wire3_10;\n  wire wire3_10;\n  wire wire5_9;\n  wire \\wire5_:missing ;\n  wire \\wire5_:missing_7 ;\n  wire wire6_8;\n  wire wire8_10;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_6 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_9 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_6  = 4'h6 >> { \\wire:missing_edge , wire1_6_11 };\n  assign \\wire:missing_7  = 4'h6 >> { \\wire5_:missing_7 , \\wire:missing_edge  };\n  assign wire8_10 = 4'h8 >> { \\wire:missing_edge , wire6_8 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire5_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_11  = wire1_6_11;\n  assign wire3_10 = wire8_10;\n  assign \\wire:missing_9  = wire5_9;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:3.1-31.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_6_11, \\wire:missing_edge , wire3_10);\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:7.9-7.19\" *)\n  input wire1_6_11;\n  wire wire1_6_11;\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:9.10-9.18\" *)\n  output wire3_10;\n  wire wire3_10;\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:12.8-12.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:14.8-14.15\" *)\n  wire wire6_8;\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:15.8-15.16\" *)\n  wire wire8_10;\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:16.8-16.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_11 ;\n  (* src = \"/tmp/fuzzmount731121EF/2B155B2A.v:20.9-20.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_10 = 1'hx;\n  assign \\wire5_:missing  = 1'h1;\n  assign wire6_8 = 1'hx;\n  assign wire8_10 = 1'hx;\n  assign \\wire:missing_11  = wire1_6_11;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:17:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic/src/top.v'.\nSBY 15:17:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] Copy '/tmp/fuzzmount731121EF/2B155B2A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic/src/2B155B2A.v'.\nSBY 15:17:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] Copy '/tmp/fuzzmount731121EF/2B155B2A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic/src/2B155B2A.post.v'.\nSBY 15:17:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] engine_0: abc pdr\nSBY 15:17:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:17:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] base: Warning: Wire presynth.\\wire6_8 is used but has no driver.\nSBY 15:17:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] base: finished (returncode=0)\nSBY 15:17:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:17:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] aig: Warning: Wire presynth.\\wire6_8 is used but has no driver.\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] aig: finished (returncode=0)\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] engine_0: Warning: The network has no constraints.\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] engine_0: finished (returncode=0)\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] engine_0: Status returned by engine: FAIL\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic'.\nSBY 15:17:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8ivh6iic] DONE (FAIL, rc=2)\n", :err ""}}}