{"vcs1":{"timestamp_begin":1680127402.469380952, "rt":0.26, "ut":0.09, "st":0.05}}
{"vcselab":{"timestamp_begin":1680127402.744723232, "rt":0.27, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1680127403.027300786, "rt":0.14, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680127402.325664078}
{"VCS_COMP_START_TIME": 1680127402.325664078}
{"VCS_COMP_END_TIME": 1680127403.191883461}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 02_chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv 02_tb.sv 01_sender.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 238964}}
