Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 24 16:23:08 2018
| Host         : fu-Win10 running 64-bit major release  (build 9200)
| Command      : report_methodology -file DDFS_WRAPPER_methodology_drc_routed.rpt -rpx DDFS_WRAPPER_methodology_drc_routed.rpx
| Design       : DDFS_WRAPPER
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 11
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 11         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on fw[0] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on fw[1] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on fw[2] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on fw[3] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on yq[0] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on yq[1] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on yq[2] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on yq[3] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on yq[4] relative to clock(s) PL_clk_125 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on yq[5] relative to clock(s) PL_clk_125 
Related violations: <none>


