Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 27 14:23:11 2024
| Host         : eecs-digital-41 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 hcount_ray_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            calculating_ray/rayDirX_recip/bu_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 7.963ns (60.812%)  route 5.131ns (39.188%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns = ( 11.892 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=1049, routed)        1.559    -0.970    clk_pixel
    SLICE_X57Y19         FDRE                                         r  hcount_ray_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.514 r  hcount_ray_in_reg[5]/Q
                         net (fo=12, routed)          0.854     0.341    calculating_ray/Q[5]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.150     0.491 r  calculating_ray/cameraXMultiply0__0_carry__0_i_4/O
                         net (fo=2, routed)           0.561     1.052    calculating_ray/cameraXMultiply0__0_carry__0_i_4_n_1
    SLICE_X55Y20         LUT4 (Prop_lut4_I3_O)        0.332     1.384 r  calculating_ray/cameraXMultiply0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.384    calculating_ray/cameraXMultiply0__0_carry__0_i_8_n_1
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.916 r  calculating_ray/cameraXMultiply0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.916    calculating_ray/cameraXMultiply0__0_carry__0_n_1
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.250 f  calculating_ray/cameraXMultiply0__0_carry__1/O[1]
                         net (fo=2, routed)           0.587     2.837    calculating_ray/cameraXMultiply0__0[23]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.303     3.140 r  calculating_ray/cameraX_carry_i_3/O
                         net (fo=1, routed)           0.000     3.140    calculating_ray/cameraX_carry_i_3_n_1
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.673 r  calculating_ray/cameraX_carry/CO[3]
                         net (fo=1, routed)           0.000     3.673    calculating_ray/cameraX_carry_n_1
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.912 r  calculating_ray/cameraX_carry__0/O[2]
                         net (fo=10, routed)          0.741     4.653    calculating_ray/B[15]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[16]_P[18])
                                                      3.833     8.486 r  calculating_ray/b1/P[18]
                         net (fo=1, routed)           0.905     9.391    calculating_ray/p_0_in0_in[10]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    10.093 r  calculating_ray/b0_carry/O[2]
                         net (fo=3, routed)           0.583    10.676    calculating_ray/rayDirX_recip/s_axis_tdata[12]
    SLICE_X55Y24         LUT4 (Prop_lut4_I1_O)        0.301    10.977 r  calculating_ray/rayDirX_recip/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.151    11.128    calculating_ray/rayDirX_recip/FSM_sequential_state[0]_i_5_n_1
    SLICE_X55Y24         LUT6 (Prop_lut6_I3_O)        0.124    11.252 f  calculating_ray/rayDirX_recip/FSM_sequential_state[0]_i_2_comp_1/O
                         net (fo=3, routed)           0.355    11.607    calculating_ray/rayDirX_recip/FSM_sequential_state[0]_i_2_n_1
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124    11.731 r  calculating_ray/rayDirX_recip/bu[14]_i_1/O
                         net (fo=16, routed)          0.394    12.125    calculating_ray/rayDirX_recip/sig_diff_0
    SLICE_X53Y25         FDRE                                         r  calculating_ray/rayDirX_recip/bu_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=1049, routed)        1.435    11.892    calculating_ray/rayDirX_recip/clk_pixel
    SLICE_X53Y25         FDRE                                         r  calculating_ray/rayDirX_recip/bu_reg[12]/C
                         clock pessimism              0.562    12.454    
                         clock uncertainty           -0.168    12.286    
    SLICE_X53Y25         FDRE (Setup_fdre_C_CE)      -0.205    12.081    calculating_ray/rayDirX_recip/bu_reg[12]
  -------------------------------------------------------------------
                         required time                         12.081    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                 -0.044    




