
---------- Begin Simulation Statistics ----------
final_tick                                20915610500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212458                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492096                       # Number of bytes of host memory used
host_op_rate                                   371561                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    71.53                       # Real time elapsed on the host
host_tick_rate                              292405476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15197014                       # Number of instructions simulated
sim_ops                                      26577529                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020916                       # Number of seconds simulated
sim_ticks                                 20915610500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              4.183122                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149796                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469156                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2738                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           97                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        9119537                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.239056                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763789                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          280                       # TLB misses on write requests
system.cpu0.numCycles                        41831221                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32711684                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               84                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              277                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             50                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              50                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    277                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5197014                       # Number of instructions committed
system.cpu1.committedOps                     10214068                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              8.049088                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2672223                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1281994                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        17256                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     739649                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          501                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       22687185                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.124238                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2526568                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          623                       # TLB misses on write requests
system.cpu1.numCycles                        41831221                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             246580      2.41%      2.41% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                7980189     78.13%     80.54% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   412      0.00%     80.55% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  70140      0.69%     81.23% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                11169      0.11%     81.34% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.34% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.02%     81.36% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.36% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.36% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.36% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.36% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 10776      0.11%     81.47% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.47% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 37415      0.37%     81.84% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  1440      0.01%     81.85% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 33924      0.33%     82.18% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                31727      0.31%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                2656      0.03%     82.52% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.52% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.52% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              291      0.00%     82.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.52% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             3241      0.03%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.55% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1013461      9.92%     92.48% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               669625      6.56%     99.03% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64133      0.63%     99.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           34711      0.34%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10214068                       # Class of committed instruction
system.cpu1.tickCycles                       19144036                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       133434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        267893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1079636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1923                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2159336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1923                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             108671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36152                       # Transaction distribution
system.membus.trans_dist::CleanEvict            97282                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25788                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25788                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       402352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       402352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 402352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10919104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10919104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10919104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            134459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  134459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              134459                       # Request fanout histogram
system.membus.reqLayer4.occupancy           443288000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          720882500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4692194                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4692194                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4692194                       # number of overall hits
system.cpu0.icache.overall_hits::total        4692194                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        71531                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         71531                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        71531                       # number of overall misses
system.cpu0.icache.overall_misses::total        71531                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1323317000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1323317000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1323317000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1323317000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763725                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763725                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763725                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763725                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015016                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015016                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015016                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015016                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18499.909130                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18499.909130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18499.909130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18499.909130                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71515                       # number of writebacks
system.cpu0.icache.writebacks::total            71515                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71531                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71531                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71531                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71531                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1251786000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1251786000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1251786000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1251786000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015016                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015016                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015016                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015016                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17499.909130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17499.909130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17499.909130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17499.909130                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71515                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4692194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4692194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        71531                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        71531                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1323317000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1323317000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18499.909130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18499.909130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71531                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71531                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1251786000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1251786000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015016                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015016                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17499.909130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17499.909130                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999346                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763725                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71531                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.596650                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999346                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38181331                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38181331                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810213                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810213                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290633                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290690                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290690                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   5661742000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5661742000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   5661742000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5661742000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100789                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100789                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100903                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100903                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138345                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138345                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138364                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19480.726552                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19480.726552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19476.906670                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19476.906670                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       258934                       # number of writebacks
system.cpu0.dcache.writebacks::total           258934                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10319                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10319                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10319                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10319                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280371                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280371                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4868124500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4868124500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4868812500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4868812500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133433                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133433                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133453                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133453                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17366.683434                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17366.683434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17365.606643                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17365.606643                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280355                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192687                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192687                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   4604868000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4604868000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462577                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184530                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184530                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17062.017859                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17062.017859                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   4277987500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4277987500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183531                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15937.187998                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15937.187998                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617469                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617469                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1056874000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1056874000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032502                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032502                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50950.874994                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50950.874994                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8857                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8857                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    590137000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    590137000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 49649.756015                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49649.756015                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       688000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       688000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 12070.175439                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 12070.175439                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999387                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090584                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.456492                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999387                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999962                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087595                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087595                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2040575                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2040575                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2040575                       # number of overall hits
system.cpu1.icache.overall_hits::total        2040575                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       485834                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        485834                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       485834                       # number of overall misses
system.cpu1.icache.overall_misses::total       485834                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10351353500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10351353500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10351353500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10351353500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2526409                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2526409                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2526409                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2526409                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.192302                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.192302                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.192302                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.192302                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21306.358756                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21306.358756                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21306.358756                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21306.358756                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       485818                       # number of writebacks
system.cpu1.icache.writebacks::total           485818                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       485834                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       485834                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       485834                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       485834                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9865519500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9865519500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9865519500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9865519500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.192302                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.192302                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.192302                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.192302                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20306.358756                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20306.358756                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20306.358756                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20306.358756                       # average overall mshr miss latency
system.cpu1.icache.replacements                485818                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2040575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2040575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       485834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       485834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10351353500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10351353500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2526409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2526409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.192302                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.192302                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21306.358756                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21306.358756                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       485834                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       485834                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9865519500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9865519500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.192302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.192302                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20306.358756                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20306.358756                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999316                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2526409                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           485834                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.200149                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999316                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20697106                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20697106                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1647287                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1647287                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1648205                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1648205                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       293803                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        293803                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       294939                       # number of overall misses
system.cpu1.dcache.overall_misses::total       294939                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   8435121500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8435121500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   8435121500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8435121500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1941090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1941090                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1943144                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1943144                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.151360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.151360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.151784                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.151784                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 28710.127194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28710.127194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 28599.546008                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28599.546008                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       111540                       # number of writebacks
system.cpu1.dcache.writebacks::total           111540                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        52877                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52877                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        52877                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52877                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       240926                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       240926                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       241964                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       241964                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6467254000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6467254000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6525859500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6525859500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.124119                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.124119                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.124522                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.124522                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 26843.321186                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26843.321186                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 26970.373692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26970.373692                       # average overall mshr miss latency
system.cpu1.dcache.replacements                241948                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1054335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1054335                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       182319                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182319                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   4763780000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4763780000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1236654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1236654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26128.818170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26128.818170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         6638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       175681                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       175681                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4431739000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4431739000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.142062                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.142062                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 25226.057456                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25226.057456                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592952                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        592952                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       111484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       111484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3671341500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3671341500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       704436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       704436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.158260                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.158260                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 32931.555201                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32931.555201                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        46239                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        46239                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        65245                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65245                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2035515000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2035515000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 31198.022837                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31198.022837                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          918                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          918                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1136                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1136                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.553067                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.553067                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     58605500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     58605500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 56460.019268                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 56460.019268                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999359                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1890169                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           241964                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.811778                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999359                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999960                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15787116                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15787116                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               66975                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              256177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              429665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              192424                       # number of demand (read+write) hits
system.l2.demand_hits::total                   945241                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              66975                       # number of overall hits
system.l2.overall_hits::.cpu0.data             256177                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             429665                       # number of overall hits
system.l2.overall_hits::.cpu1.data             192424                       # number of overall hits
system.l2.overall_hits::total                  945241                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             24194                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             56169                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             49540                       # number of demand (read+write) misses
system.l2.demand_misses::total                 134459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4556                       # number of overall misses
system.l2.overall_misses::.cpu0.data            24194                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            56169                       # number of overall misses
system.l2.overall_misses::.cpu1.data            49540                       # number of overall misses
system.l2.overall_misses::total                134459                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    381127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1746529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   4537130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4097284000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10762070000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    381127000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1746529000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   4537130000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4097284000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10762070000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          485834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          241964                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1079700                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         485834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         241964                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1079700                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.063693                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.115614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.204741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124534                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.063693                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.115614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.204741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124534                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83653.863038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 72188.517814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80776.406915                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82706.580541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80039.789081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83653.863038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 72188.517814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80776.406915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82706.580541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80039.789081                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36152                       # number of writebacks
system.l2.writebacks::total                     36152                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         4556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        24194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        56169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        49540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            134459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        24194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        56169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        49540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           134459                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    335567000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1504589000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   3975440000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3601884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9417480000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    335567000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1504589000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   3975440000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3601884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9417480000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.063693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.086293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.115614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.204741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.124534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.063693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.086293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.115614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.204741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.124534                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73653.863038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 62188.517814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70776.406915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72706.580541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70039.789081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73653.863038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 62188.517814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70776.406915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72706.580541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70039.789081                       # average overall mshr miss latency
system.l2.replacements                         134923                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       370474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           370474                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       370474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       370474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       557333                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           557333                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       557333                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       557333                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          434                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           434                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             4934                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           6952                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18836                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25788                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    518126500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1429591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1947718000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        65276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             77162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.584890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.288559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.334206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74529.128308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 75896.766829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75528.075074                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         6952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18836                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    448606500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1241231500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1689838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.584890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.288559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.334206                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64529.128308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 65896.766829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65528.075074                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         66975                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        429665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             496640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        56169                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            60725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    381127000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   4537130000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4918257000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       485834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         557365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.063693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.115614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.108950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83653.863038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80776.406915                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80992.293125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        56169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        60725                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    335567000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   3975440000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4311007000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.063693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.115614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.108950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73653.863038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70776.406915                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70992.293125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       251243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       145984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            397227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        17242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        30704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1228402500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2667692500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3896095000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       176688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        445173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.064220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.173775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 71244.780188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86884.200756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81260.063405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        17242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        30704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1055982500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2360652500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3416635000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.064220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.173775                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 61244.780188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76884.200756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71260.063405                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.845423                       # Cycle average of tags in use
system.l2.tags.total_refs                     2158902                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    135947                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.880468                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.770546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       63.584446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      522.861114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      175.283387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      233.345931                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.510607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.171175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.227877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998872                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17410635                       # Number of tag accesses
system.l2.tags.data_accesses                 17410635                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        291584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1548416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       3594816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3170560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8605376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       291584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      3594816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3886400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2313728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2313728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          24194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          56169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          49540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              134459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13940975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         74031595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        171872392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        151588212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             411433173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13940975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    171872392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        185813367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      110622064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            110622064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      110622064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13940975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        74031595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       171872392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       151588212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            522055237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     32929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     18192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     56169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     45604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000642089750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1975                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1975                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287596                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30966                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      134459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    134459                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9938                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3223                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1796                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1653334250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  622605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3988103000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13277.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32027.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    74855                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26198                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                134459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  112363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.731098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.494080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.862481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29881     53.01%     53.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15207     26.98%     79.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4524      8.03%     88.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2185      3.88%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1223      2.17%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          638      1.13%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          433      0.77%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          328      0.58%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1951      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56370                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.036962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.362548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.272165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            967     48.96%     48.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           409     20.71%     69.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           243     12.30%     81.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          126      6.38%     88.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           72      3.65%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           43      2.18%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           22      1.11%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           28      1.42%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           21      1.06%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            9      0.46%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.10%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      0.25%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            9      0.46%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.15%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.10%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.15%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.15%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.05%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.05%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1975                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.659241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.632043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1326     67.14%     67.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      2.18%     69.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              562     28.46%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      2.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1975                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7969344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  636032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2105728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8605376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2313728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       381.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    411.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20913405000                       # Total gap between requests
system.mem_ctrls.avgGap                     122579.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       291584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1164288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      3594816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2918656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2105728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13940974.852252101526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 55665982.114172570407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 171872391.676064133644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 139544384.802920281887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100677338.584020763636                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        24194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        56169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        49540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    148708500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    569832500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1670494000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1599068000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 507019580000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32640.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     23552.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29740.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32278.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14024661.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            188503140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            100191795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           400568280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           94873500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1650923040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8571610980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        813396000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11820066735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.131328                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2033769750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    698360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18183480750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            213978660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            113732355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           488511660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           76874940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1650923040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8803502940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        618118560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11965642155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.091460                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1525775500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    698360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18691475000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1002538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       406626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       557333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          250600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            77162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           77162                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        557365                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       445173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       214577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1457486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       725876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3239036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9154944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     34515520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     62185728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     22624256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128480448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134923                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2313728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1214623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001583                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039758                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1212700     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1923      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1214623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2007475000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         363224442                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         729006987                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420841928                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107363366                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20915610500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
