# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# Date created = 08:15:21  October 01, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		microarchitecture_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:15:21  OCTOBER 01, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH dmem_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME mips_16_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id mips_16_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME mips_16_tb -section_id mips_16_tb
set_global_assignment -name EDA_TEST_BENCH_NAME register_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id register_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME register_tb -section_id register_tb
set_global_assignment -name EDA_TEST_BENCH_NAME D_FF_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id D_FF_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME D_FF_tb -section_id D_FF_tb
set_global_assignment -name EDA_TEST_BENCH_NAME alu_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id alu_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME alu_tb -section_id alu_tb
set_global_assignment -name EDA_TEST_BENCH_NAME Add_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id Add_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME Add_tb -section_id Add_tb
set_global_assignment -name EDA_TEST_BENCH_NAME sign_extend_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id sign_extend_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME sign_extend_tb -section_id sign_extend_tb
set_global_assignment -name EDA_TEST_BENCH_NAME InstructionMem_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id InstructionMem_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME InstructionMem_tb -section_id InstructionMem_tb
set_global_assignment -name EDA_TEST_BENCH_NAME dataMem_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id dataMem_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME dataMem_tb -section_id dataMem_tb
set_global_assignment -name EDA_TEST_BENCH_NAME general_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id general_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME general_tb -section_id general_tb
set_global_assignment -name EDA_TEST_BENCH_NAME ALU_vec_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id ALU_vec_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ALU_vec_tb -section_id ALU_vec_tb
set_global_assignment -name SYSTEMVERILOG_FILE memory/dmem.sv
set_global_assignment -name SYSTEMVERILOG_FILE memory/imem.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/control/aludec.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/control/branch_control.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/control/control.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/control/maindec.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/datapath/ALU.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/datapath/ALU_vec.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/datapath/ALU_vec_aux.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/datapath/datapath.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/datapath/regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/hazard/hazard.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/adder.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/mux2.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/mux3.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/reg_r.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/reg_rc.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/reg_ren.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/reg_rcen.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/signext.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/sl2.sv
set_global_assignment -name SYSTEMVERILOG_FILE processor/simd_processor.sv
set_global_assignment -name SYSTEMVERILOG_FILE top.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbenches/general_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbenches/ALU_vec_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE testbenches/ALU_vec_aux_tb.sv
set_global_assignment -name QIP_FILE memory/ram.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TEST_BENCH_FILE mips_16_tb.sv -section_id mips_16_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/register_tb.sv -section_id register_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/D_FF_tb.sv -section_id D_FF_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/alu_tb.sv -section_id alu_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/Add_tb.sv -section_id Add_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/sign_extend_tb.sv -section_id sign_extend_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/InstructionMem_tb.sv -section_id InstructionMem_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/dataMem_tb.sv -section_id dataMem_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/general_tb.sv -section_id general_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/ALU_vec_tb.sv -section_id ALU_vec_tb
set_global_assignment -name EDA_TEST_BENCH_NAME dmem_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id dmem_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME dmem_tb -section_id dmem_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/dmem_tb.sv -section_id dmem_tb
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top