# Logic Playground

This repository holds FPGA projects that I have been implementing from different resources when I study them.

The projects spans RTL Design, VHDL and Vivado IPs.

## Index
0. [VHDL TEMPLATE & SYNTAX NOTES](p00_vhdl_template/README.md)
1. [VHDL Notes: Behaviors, Pitfalls, and Useful Tricks](p01_vhdl_tricks/README.md)
2. [BRAM USAGE â€” Single-Port Block RAM](p02_block_ram/README.md)
3. [N-Bit Adder with VIO & ILA (CMOD A7)](p03_adder_vio_ila/README.md)