{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@175:185@HdlIdDef", "\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\nwire tx_error_underflow_int;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_fifo.v@176:186", "wire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\nwire tx_error_underflow_int;\n\nreg [0:0] tx_sync_reg_1 = 1'b0;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@190:200", "wire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\nwire tx_error_underflow_int;\n\nreg [0:0] tx_sync_reg_1 = 1'b0;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@186:196", "\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@173:183", "wire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@187:197", "wire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@189:199", "\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\nwire tx_error_underflow_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@172:182", "\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n"]], "Diff Content": {"Delete": [[180, "wire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\n"]], "Add": []}}