EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 9
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	4600 3400 4700 3400
Wire Wire Line
	4150 3850 4600 3850
Wire Wire Line
	4600 3850 4600 4250
Wire Wire Line
	4600 4250 4700 4250
Wire Wire Line
	4600 3850 4600 3400
Connection ~ 4600 3850
$Sheet
S 5550 4450 550  200 
U 5FE7E5AC
F0 "Sheet5FE7E5AB" 50
F1 "antimax.sch" 50
F2 "A" I L 5550 4500 50 
F3 "B" I L 5550 4600 50 
F4 "Out" O R 6100 4550 50 
$EndSheet
$Sheet
S 6900 3750 550  200 
U 5FE81C10
F0 "sheet5FE81C0B" 50
F1 "antimax.sch" 50
F2 "A" I L 6900 3800 50 
F3 "B" I L 6900 3900 50 
F4 "Out" O R 7450 3850 50 
$EndSheet
$Comp
L power:GND #PWR?
U 1 1 5FE81E28
P 5400 4700
F 0 "#PWR?" H 5400 4450 50  0001 C CNN
F 1 "GND" H 5405 4527 50  0000 C CNN
F 2 "" H 5400 4700 50  0001 C CNN
F 3 "" H 5400 4700 50  0001 C CNN
	1    5400 4700
	1    0    0    -1  
$EndComp
Wire Wire Line
	5550 4600 5400 4600
Wire Wire Line
	5400 4600 5400 4700
Wire Wire Line
	6100 4550 6550 4550
Wire Wire Line
	6550 4550 6550 3900
Wire Wire Line
	6550 3900 6900 3900
Wire Wire Line
	6550 3150 6550 3800
Wire Wire Line
	6550 3800 6900 3800
Text HLabel 3400 3850 0    50   Input ~ 0
In
Text HLabel 7750 3850 2    50   Output ~ 0
Out
Wire Wire Line
	3400 3850 3600 3850
Wire Wire Line
	5000 3150 5000 3200
Connection ~ 5000 3150
Wire Wire Line
	5000 3150 6550 3150
Text GLabel 5000 2800 1    50   Input ~ 0
Vdd
$Comp
L pspice:MNMOS M?
U 1 1 5FE6256D
P 4900 3400
AR Path="/5FDA8465/5FDA8800/5FDE08CF/5FE6256D" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FDFE785/5FE6256D" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FDFEA35/5FE6256D" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE2CC6E/5FE6256D" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE5FDC9/5FE6256D" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE6256D" Ref="M1"  Part="1" 
AR Path="/5FDC4A82/5FE6256D" Ref="M?"  Part="1" 
F 0 "M?" H 5188 3446 50  0000 L CNN
F 1 "MNMOS" H 5188 3355 50  0000 L CNN
F 2 "" H 4875 3400 50  0001 C CNN
F 3 "~" H 4875 3400 50  0001 C CNN
F 4 "M" H 4900 3400 50  0001 C CNN "Spice_Primitive"
F 5 "2N7002" H 4900 3400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4900 3400 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/lab/dev/tritium/simulation/spice/mos.lib" H 4900 3400 50  0001 C CNN "Spice_Lib_File"
	1    4900 3400
	1    0    0    -1  
$EndComp
$Comp
L Device:R R?
U 1 1 5FE62579
P 5000 2950
AR Path="/5FDA8465/5FDA8800/5FDE08CF/5FE62579" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FDFE785/5FE62579" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FDFEA35/5FE62579" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE2CC6E/5FE62579" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE5FDC9/5FE62579" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE62579" Ref="R1"  Part="1" 
AR Path="/5FDC4A82/5FE62579" Ref="R?"  Part="1" 
F 0 "R?" H 5070 2996 50  0000 L CNN
F 1 "12k" H 5070 2905 50  0000 L CNN
F 2 "" V 4930 2950 50  0001 C CNN
F 3 "~" H 5000 2950 50  0001 C CNN
	1    5000 2950
	1    0    0    -1  
$EndComp
Text GLabel 5000 3650 3    50   Input ~ 0
Vss
Wire Wire Line
	5000 3600 5000 3650
Wire Wire Line
	5100 3600 5100 3650
Wire Wire Line
	5100 3650 5000 3650
Wire Wire Line
	5000 3100 5000 3150
$Comp
L Device:R R?
U 1 1 5FE62573
P 5000 4700
AR Path="/5FDA8465/5FDA8800/5FDE08CF/5FE62573" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FDFE785/5FE62573" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FDFEA35/5FE62573" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE2CC6E/5FE62573" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE5FDC9/5FE62573" Ref="R?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE62573" Ref="R2"  Part="1" 
AR Path="/5FDC4A82/5FE62573" Ref="R?"  Part="1" 
F 0 "R?" H 5070 4746 50  0000 L CNN
F 1 "12k" H 5070 4655 50  0000 L CNN
F 2 "" V 4930 4700 50  0001 C CNN
F 3 "~" H 5000 4700 50  0001 C CNN
	1    5000 4700
	1    0    0    -1  
$EndComp
Text GLabel 5000 4000 1    50   Input ~ 0
Vdd
Wire Wire Line
	5000 4550 5000 4500
Wire Wire Line
	5000 4050 5000 4000
Wire Wire Line
	5000 4000 5100 4000
$Comp
L pspice:MPMOS M?
U 1 1 5FE62563
P 4900 4250
AR Path="/5FDA8465/5FDA8800/5FDE08CF/5FE62563" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FDFE785/5FE62563" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FDFEA35/5FE62563" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE2CC6E/5FE62563" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE5FDC9/5FE62563" Ref="M?"  Part="1" 
AR Path="/5FDA8465/5FDA8800/5FDFE52C/5FE62563" Ref="M2"  Part="1" 
AR Path="/5FDC4A82/5FE62563" Ref="M?"  Part="1" 
F 0 "M?" H 5188 4296 50  0000 L CNN
F 1 "MPMOS" H 5188 4205 50  0000 L CNN
F 2 "" H 4900 4250 50  0001 C CNN
F 3 "~" H 4900 4250 50  0001 C CNN
F 4 "M" H 4900 4250 50  0001 C CNN "Spice_Primitive"
F 5 "BSS84" H 4900 4250 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4900 4250 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/lab/dev/tritium/simulation/spice/mos.lib" H 4900 4250 50  0001 C CNN "Spice_Lib_File"
	1    4900 4250
	1    0    0    -1  
$EndComp
Text GLabel 5000 4850 3    50   Input ~ 0
Vss
Wire Wire Line
	5550 4500 5000 4500
Connection ~ 5000 4500
Wire Wire Line
	5000 4500 5000 4450
Wire Wire Line
	5100 4000 5100 4050
Wire Wire Line
	7450 3850 7750 3850
$Sheet
S 3600 3750 550  200 
U 5FDC732B
F0 "sheet5FDC7327" 50
F1 "inverter.sch" 50
F2 "In" I L 3600 3850 50 
F3 "Out" O R 4150 3850 50 
$EndSheet
$EndSCHEMATC
