// Seed: 4058513882
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 ();
  always disable id_1;
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
  assign id_1[1'b0] = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_8;
  module_0(
      id_8, id_6, id_5
  );
  assign id_8 = 1;
endmodule
