+================================+================================+===========================================================================================================================================================================================================================================================+
| Launch Setup Clock             | Launch Hold Clock              | Pin                                                                                                                                                                                                                                                       |
+================================+================================+===========================================================================================================================================================================================================================================================+
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native/D                                                                                                                 |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg/D                                                                                                                                                           |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native/D                                                                                                                 |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native/D                                                                                                            |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[26]/D                                                                                                 |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3] |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0] |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[25]/D                                                                                                                                                        |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[26]/D                                                                                                                                                        |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_MEM_Res_I_reg/D                                                                                                                                                           |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[12]                                             |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[14]                                             |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[13]                                             |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[11]                                             |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRBWRADDR[14]                                             |
+--------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
