$date
	Tue Oct 27 15:53:33 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # push $end
$var reg 1 $ pop $end
$var reg 2 % write_data [1:0] $end
$var reg 2 & read_data [1:0] $end

$scope module dut $end
$var parameter 32 ' DATA_WIDTH $end
$var parameter 32 ( PTR_WIDTH $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 1 + push $end
$var wire 1 , pop $end
$var wire 1 - write_data [1] $end
$var wire 1 . write_data [0] $end
$var reg 2 / read_data [1:0] $end
$var reg 2 0 pointer [1:0] $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
b0 %
b0 &
bx /
b0 0
b10 '
b10 (
0)
1*
0+
0,
0.
0-
$end
#5000
1!
1)
#10000
0"
1#
b1 %
0!
0*
1+
1.
0)
#15000
1!
1)
b1 0
b1 /
b1 &
#20000
0#
0!
0+
0)
#25000
1!
1)
#30000
1#
b0 %
0!
1+
0.
0)
#35000
1!
1)
b10 0
b0 /
b0 &
#40000
0#
0!
0+
0)
#45000
1!
1)
#50000
1#
b1 %
0!
1+
1.
0)
#55000
1!
1)
b11 0
b1 /
b1 &
#60000
0#
0!
0+
0)
#65000
1!
1)
#70000
1#
b0 %
0!
1+
0.
0)
#75000
1!
1)
b0 /
b0 &
#80000
0#
0!
0+
0)
#85000
1!
1)
#90000
1$
0!
1,
0)
#95000
1!
1)
b10 0
#100000
0$
0!
0,
0)
#105000
1!
1)
#110000
1$
0!
1,
0)
#115000
1!
1)
b1 0
#120000
0$
0!
0,
0)
#125000
1!
1)
b1 /
b1 &
#130000
1$
0!
1,
0)
#135000
1!
1)
b0 0
#140000
0$
0!
0,
0)
#145000
1!
1)
b0 /
b0 &
#150000
1$
0!
1,
0)
#155000
1!
1)
#160000
0$
0!
0,
0)
#165000
1!
1)
