// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2025-2026 Joel Bueno
 *   Author(s): Joel Bueno <buenocalvachejoel@gmail.com>
 *              Carlos López <carlos.lopezr4096@gmail.com>
 */

#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

#include "pciem.h"
#include "capabilities.h"
#include "dma.h"
#include "p2p.h"
#include "pool.h"
#include "userspace.h"
#include "iommu_stub.h"
#include "msi_domain.h"

#include <linux/pci.h>
#include <linux/pci_ids.h>

#include <asm/cacheflush.h>
#include <asm/io.h>
#include <asm/tlbflush.h>
#include <linux/aperture.h>
#include <linux/atomic.h>
#include <linux/cleanup.h>
#include <linux/delay.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/iommu.h>
#include <linux/ioport.h>
#include <linux/kernel.h>
#include <linux/kthread.h>
#include <linux/list.h>
#include <linux/module.h>
#include <linux/pci-acpi.h>
#include <linux/pci_regs.h>
#include <linux/resource.h>
#include <linux/sched.h>
#include <linux/sizes.h>
#include <linux/slab.h>
#include <linux/spinlock.h>
#include <linux/uaccess.h>
#include <linux/vmalloc.h>
#include <linux/idr.h>
#include <linux/workqueue.h>
#include <linux/irqdomain.h>

static char *pciem_phys_region = "";
module_param(pciem_phys_region, charp, 0444);
MODULE_PARM_DESC(pciem_phys_region,
    "Physical memory pool for BAR allocations: 0xADDR:0xSIZE");

static char *p2p_regions = "";
module_param(p2p_regions, charp, 0444);
MODULE_PARM_DESC(p2p_regions,
    "P2P whitelist: 0xADDR:0xSIZE,0xADDR:0xSIZE");

static struct miscdevice pciem_dev;
static const struct file_operations pciem_fops;
static struct pci_ops vph_pci_ops;

static struct pciem_host_bridge_priv *pciem_bus_bridge_priv(struct pci_bus *bus)
{
#ifdef CONFIG_X86
    struct pci_sysdata *sd = bus->sysdata;

    return container_of(sd, struct pciem_host_bridge_priv, sd);
#elif defined(PCIEM_ECAM_SYSDATA)
    struct pci_config_window *cfg = bus->sysdata;

    return container_of(cfg, struct pciem_host_bridge_priv, cfg);
#else
    return bus->sysdata;
#endif
}

static void pciem_fixup_bridge_domain(struct pci_host_bridge *bridge, 
                                      struct pciem_host_bridge_priv *priv, 
                                      int domain)
{
    bridge->domain_nr = domain;

#ifdef CONFIG_X86
    priv->sd.domain = domain;
    priv->sd.node = NUMA_NO_NODE;
    bridge->sysdata = &priv->sd;
#elif defined(PCIEM_ECAM_SYSDATA)
    memset(&priv->cfg, 0, sizeof(priv->cfg));
    /*
     * Synthetic roots have no firmware-described companion. Keep cfg->parent
     * NULL so the ACPI root-bridge path follows the same model used by
     * Hyper-V synthetic PCI on arm64.
     */
    priv->cfg.parent = NULL;
    bridge->sysdata = &priv->cfg;
#else
    bridge->sysdata = priv;
#endif
}

static void pciem_intx_noop(struct irq_data *d) {}

/*
 * A level-triggered line that is still asserted fires again when the
 * interrupt controller unmasks it, as it does when the host requests the
 * irq or enables it again after disable_irq(). Only INTA's virq has the
 * root complex as chip data; the others never carry an interrupt.
 */
static void pciem_intx_unmask(struct irq_data *d)
{
    struct pciem_root_complex *v = irq_data_get_irq_chip_data(d);

    if (v && READ_ONCE(v->intx_level))
        irq_work_queue(&v->intx_irq_work);
}

static struct irq_chip pciem_intx_chip = {
    .name        = "pciem-INTx",
    .irq_mask    = pciem_intx_noop,
    .irq_unmask  = pciem_intx_unmask,
};

static int pciem_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
{
    struct pci_host_bridge *bridge = pci_find_host_bridge(dev->bus);
    struct pciem_host_bridge_priv *priv = pci_host_bridge_priv(bridge);
    struct pciem_root_complex *v;
    unsigned int func = PCI_FUNC(dev->devfn);

    /* pin is 1-4 (INTA-INTD). Each function can have its own virtual INTx lines. */
    if (!priv || func >= PCIEM_MAX_FUNCTIONS)
        return 0;

    v = priv->funcs[func];
    if (!v)
        return 0;

    if (pin >= 1 && pin <= 4)
        return v->intx_virq[pin - 1];

    return 0;
}

/* The pciem_root_complex behind a virtual-root device, or NULL. */
struct pciem_root_complex *pciem_rc_from_pdev(struct pci_dev *pdev)
{
    unsigned int func = PCI_FUNC(pdev->devfn);
    struct pciem_host_bridge_priv *priv;

    if (pdev->bus->ops != &vph_pci_ops || func >= PCIEM_MAX_FUNCTIONS)
        return NULL;

    priv = pci_host_bridge_priv(pci_find_host_bridge(pdev->bus));
    return priv->funcs[func];
}

/*
 * INTx and the command/status registers.
 *
 * Config space is otherwise a byte store, but the host must see INTx as it
 * would on hardware: vfio-pci, for one, probes whether PCI_COMMAND_INTX_DISABLE
 * masks the device's interrupt and, finding that it sticks, masks and
 * unmasks with it and claims an interrupt only while PCI_STATUS_INTERRUPT is
 * set. So the line state lives in intx_*, PCI_STATUS_INTERRUPT reflects it,
 * INTX_DISABLE gates delivery, and the rest of PCI_STATUS is read-only apart
 * from the error bits, which are write-1-to-clear. All of it is under
 * intx_lock. Bytes are addressed individually, as config space is
 * little-endian whatever the CPU.
 */
#define PCIEM_STATUS_W1C (PCI_STATUS_PARITY | PCI_STATUS_SIG_TARGET_ABORT | \
                          PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_REC_MASTER_ABORT | \
                          PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_DETECTED_PARITY)

static bool pciem_intx_disabled(struct pciem_root_complex *v)
{
    return v->cfg[PCI_COMMAND + 1] & (PCI_COMMAND_INTX_DISABLE >> 8);
}

static bool pciem_intx_asserted(struct pciem_root_complex *v)
{
    lockdep_assert_held(&v->intx_lock);
    return v->intx_level || v->intx_pulse_active;
}

/*
 * A pulse is held until it can be delivered, then asserted for one run of
 * the host's handler. Pulses held while INTX_DISABLE is set coalesce, as
 * edges do. While held, a pulse does not show in PCI_STATUS_INTERRUPT: if
 * it did, vfio-pci's unmask would see an interrupt pending, re-signal its
 * user and stay masked, every time, since only the handler consumes it.
 */
static int pciem_intx_pulse(struct pciem_root_complex *v)
{
    scoped_guard(raw_spinlock_irqsave, &v->intx_lock) {
        v->intx_pulse_pending = true;
        if (pciem_intx_disabled(v))
            return 0;
    }

    irq_work_queue(&v->intx_irq_work);
    return 0;
}

/* Overlays the live PCI_STATUS_INTERRUPT on a read covering PCI_STATUS. */
static u32 pciem_read_status_intx(struct pciem_root_complex *v, int where, int size, u32 val)
{
    u32 bit;

    if (where > PCI_STATUS || where + size <= PCI_STATUS)
        return val;

    bit = (u32)PCI_STATUS_INTERRUPT << (8 * (PCI_STATUS - where));

    guard(raw_spinlock_irqsave)(&v->intx_lock);
    return pciem_intx_asserted(v) ? val | bit : val & ~bit;
}

/* A write that covers any byte of PCI_COMMAND or PCI_STATUS. */
static int pciem_write_command_status(struct pciem_root_complex *v, int where, int size, u32 value)
{
    bool was_disabled, raise;
    int i;

    guard(raw_spinlock_irqsave)(&v->intx_lock);

    was_disabled = pciem_intx_disabled(v);

    for (i = 0; i < size; i++) {
        int off = where + i;
        u8 byte = value >> (8 * i);

        if (off == PCI_STATUS)
            v->cfg[off] &= ~(byte & (PCIEM_STATUS_W1C & 0xff));
        else if (off == PCI_STATUS + 1)
            v->cfg[off] &= ~(byte & (PCIEM_STATUS_W1C >> 8));
        else
            v->cfg[off] = byte;
    }

    raise = was_disabled && !pciem_intx_disabled(v) &&
            (v->intx_level || v->intx_pulse_pending);
    /*
     * Called under pci_lock, which the host's INTx handler takes to read
     * PCI_STATUS, so the interrupt is raised from the irq_work.
     */
    if (raise)
        irq_work_queue(&v->intx_irq_work);

    return PCIBIOS_SUCCESSFUL;
}

int pciem_register_bar(struct pciem_root_complex *v, u32 bar_num, resource_size_t size, u32 flags)
{
    phys_addr_t phys;

    if (bar_num >= PCI_STD_NUM_BARS)
        return -EINVAL;

    guard(write_lock)(&v->bars_lock);

    if (size == 0)
    {
        v->bars[bar_num].size = 0;
        v->bars[bar_num].flags = 0;
        return 0;
    }

    if (size & (size - 1))
    {
        pr_err("pciem: BAR %u size 0x%llx is not a power of 2\n", bar_num, (u64)size);
        return -EINVAL;
    }

    phys = pciem_pool_alloc(size);
    if (!phys)
        return -ENOMEM;

    v->bars[bar_num].size = size;
    v->bars[bar_num].flags = flags;
    v->bars[bar_num].base_addr_val = 0;
    v->bars[bar_num].carved_start = phys;
    v->bars[bar_num].carved_end = phys + size - 1;

    pr_info("pciem: Registered BAR %u: size 0x%llx, flags 0x%x\n", bar_num, (u64)size, flags);

    return 0;
}
EXPORT_SYMBOL(pciem_register_bar);

int pciem_trigger_msi(struct pciem_root_complex *v, int vector)
{
    struct pci_dev *dev = v->pciem_pdev;
    int irq, ret;

    if (!dev) {
        pr_warn_ratelimited("Cannot trigger interrupt: no PCI device\n");
        return -ENODEV;
    }

    ret = pciem_msi_deliver(v, vector);
    if (ret != -ENOENT)
        return ret;

    if (dev->msix_enabled) {
        int max_vec = pci_msix_vec_count(dev);
        if (vector < 0 || vector >= max_vec) {
            pr_warn_ratelimited("pciem: vector %d out of range (max %d), using 0\n", vector, max_vec - 1);
            vector = 0;
        }
        irq = pci_irq_vector(dev, vector);
    }
    else {
        irq = dev->irq;
    }

    if (irq <= 0) {
        pr_warn_ratelimited("pciem: Cannot get IRQ for vector %d\n", vector);
        return -EINVAL;
    }

    if (!dev->msix_enabled && !dev->msi_enabled)
        return pciem_intx_pulse(v);

    atomic_set(&v->pending_msi_irq, irq);
    irq_work_queue(&v->msi_irq_work);
    return 0;
}
EXPORT_SYMBOL(pciem_trigger_msi);

/**
 * pciem_set_intx() - assert or deassert a function's INTx line and hold it
 * @v: the function
 * @asserted: the new line state
 *
 * The host is interrupted when the line becomes asserted while
 * PCI_COMMAND_INTX_DISABLE is clear, and later when that bit is cleared, or
 * the host irq unmasked, with the line still asserted. PCI_STATUS_INTERRUPT
 * reads the line meanwhile. Any context.
 */
void pciem_set_intx(struct pciem_root_complex *v, bool asserted)
{
    bool raise;

    scoped_guard(raw_spinlock_irqsave, &v->intx_lock) {
        raise = asserted && !v->intx_level && !pciem_intx_disabled(v);
        WRITE_ONCE(v->intx_level, asserted);
    }

    if (raise)
        irq_work_queue(&v->intx_irq_work);
}
EXPORT_SYMBOL(pciem_set_intx);

/*
 * Raises the host's INTx irq for whatever the line holds, in hardirq
 * context as a physical interrupt would. A held pulse is asserted only for
 * the duration of the handler, so a handler that checks
 * PCI_STATUS_INTERRUPT (vfio-pci's, through pci_check_and_mask_intx()) sees
 * it, and the next check does not. The irq is raised without intx_lock
 * held: the handler reads config space, which takes it.
 */
static void pciem_intx_irq_work_func(struct irq_work *work)
{
    struct pciem_root_complex *v = container_of(work, struct pciem_root_complex, intx_irq_work);
    struct pci_dev *dev = READ_ONCE(v->pciem_pdev);
    bool pulse = false, raise;

    if (!dev || dev->irq <= 0 || dev->msi_enabled || dev->msix_enabled)
        return;

    scoped_guard(raw_spinlock_irqsave, &v->intx_lock) {
        if (pciem_intx_disabled(v))
            return;
        if (v->intx_pulse_pending) {
            v->intx_pulse_pending = false;
            v->intx_pulse_active++;
            pulse = true;
        }
        raise = pulse || v->intx_level;
    }

    if (raise)
        generic_handle_irq(dev->irq);

    if (pulse) {
        guard(raw_spinlock_irqsave)(&v->intx_lock);
        v->intx_pulse_active--;
    }
}

static void pciem_msi_irq_work_func(struct irq_work *work)
{
    struct pciem_root_complex *v = container_of(work, struct pciem_root_complex, msi_irq_work);
    unsigned int irq = atomic_read(&v->pending_msi_irq);
    if (irq)
    {
        generic_handle_irq(irq);
    }
}

static void pciem_bus_init_resources(struct pciem_root_complex *v)
{
    u32 i;
    struct pciem_bar_info *bar;
    struct pci_dev *dev __free(pci_dev_put) = pci_get_slot(v->root_bus, 0);

    if (!dev)
        return;

    for (i = 0; i < PCI_STD_NUM_BARS; i++)
    {
        bar = &v->bars[i];
        if (bar->size > 0 && bar->allocated_res)
        {
            dev->resource[i].start = bar->phys_addr;
            dev->resource[i].end = bar->phys_addr + bar->size - 1;
            dev->resource[i].flags |= IORESOURCE_MEM | IORESOURCE_PCI_FIXED;
            bar->res = &dev->resource[i];

            bar->base_addr_val = (u32)(bar->phys_addr & 0xFFFFFFFF);
            if ((bar->flags & PCI_BASE_ADDRESS_MEM_TYPE_64) &&
                (i + 1 < PCI_STD_NUM_BARS)) {
                v->bars[i + 1].base_addr_val = (u32)(bar->phys_addr >> 32);
            }
        }
    }

    pci_bus_assign_resources(v->root_bus);
    pr_info("init: found pci_dev vendor=%04x device=%04x", dev->vendor, dev->device);
}

static int pciem_reserve_bar_res(struct pciem_bar_info *bar, u32 i, struct list_head *resources)
{
    struct resource_entry *entry;

    if (!bar->allocated_res)
        return 0;

    entry = resource_list_create_entry(bar->allocated_res, i);
    if (!entry)
        return -ENOMEM;

    resource_list_add_tail(entry, resources);
    pr_info("init: Added BAR%u to resource list", i);
    return 0;
}

static int pciem_reserve_bars_res(struct pciem_root_complex *v, struct list_head *resources)
{
    int i, rc;
    struct pciem_bar_info *bar, *prev = NULL;

    for (i = 0; i < PCI_STD_NUM_BARS; i++)
    {
        bar = &v->bars[i];
        if (i > 0)
            prev = &v->bars[i - 1];

        if (!bar->size)
            continue;

        if (i & 1 && prev && prev->flags & PCI_BASE_ADDRESS_MEM_TYPE_64)
            continue;

        rc = pciem_reserve_bar_res(bar, i, resources);
        if (rc)
            return rc;
    }

    return 0;
}

static void pciem_cleanup_bar(struct pciem_bar_info *bar)
{
    if (bar->allocated_res && bar->mem_owned_by_framework)
    {
        if (bar->allocated_res->parent) {
            release_resource(bar->allocated_res);
        }
        kfree(bar->allocated_res->name);
        kfree(bar->allocated_res);
        bar->allocated_res = NULL;
    }
    if (bar->carved_start) {
        pciem_pool_free(bar->carved_start, bar->carved_end - bar->carved_start + 1);
        bar->carved_start = 0;
        bar->carved_end = 0;
    }
    if (bar->pages) {
        __free_pages(bar->pages, bar->order);
        bar->pages = NULL;
    }
}

static void pciem_cleanup_bars(struct pciem_root_complex *v)
{
    for (int i = 0; i < PCI_STD_NUM_BARS; i++)
        pciem_cleanup_bar(&v->bars[i]);
}

static u32 pciem_read_bar_address(const struct pciem_root_complex *v, u32 idx)
{
    u32 val;
    const struct pciem_bar_info *bar = &v->bars[idx];
    const struct pciem_bar_info *prev = idx > 0 && (idx % 2) == 1
        ? &v->bars[idx - 1]
        : NULL;

    if (bar->size != 0)
    {
        u32 probe_val = (u32)(~(bar->size - 1));

        if (bar->base_addr_val == probe_val)
            val = probe_val | (bar->flags & ~PCI_BASE_ADDRESS_MEM_MASK);
        else
            val = bar->base_addr_val | (bar->flags & ~PCI_BASE_ADDRESS_MEM_MASK);

        return val;
    }

    if (prev && (prev->flags & PCI_BASE_ADDRESS_MEM_TYPE_64))
    {
        u32 probe_val_high = 0xffffffff;

        if (prev->size >= (1ULL << 32))
            probe_val_high = (u32)(~(prev->size - 1) >> 32);

        if (bar->base_addr_val == probe_val_high)
            val = probe_val_high;
        else
            val = bar->base_addr_val;

        return val;
    }

    return 0;
}

static int pciem_conf_read_impl(struct pciem_root_complex *v, int where, int size, u32 *value)
{
    u32 val = ~0U;

    if (!v)
    {
        *value = ~0U;
        return PCIBIOS_DEVICE_NOT_FOUND;
    }
    if (unlikely(v->detaching)) {
        *value = ~0U;
        return PCIBIOS_DEVICE_NOT_FOUND;
    }

    if (where >= PCI_CFG_SPACE_SIZE)
    {
        int ext_where = where - PCI_CFG_SPACE_SIZE;

        if ((where + size) > PCI_CFG_SPACE_EXP_SIZE)
        {
            *value = ~0U;
            return PCIBIOS_DEVICE_NOT_FOUND;
        }
        if (pciem_handle_cap_read(v, where, size, &val))
        {
            *value = val;
            return PCIBIOS_SUCCESSFUL;
        }
        switch (size)
        {
        case 1:
            val = v->ext_cfg[ext_where];
            break;
        case 2:
            val = *(u16 *)&v->ext_cfg[ext_where];
            break;
        case 4:
            val = *(u32 *)&v->ext_cfg[ext_where];
            break;
        default:
            val = ~0U;
        }
        *value = val;
        return PCIBIOS_SUCCESSFUL;
    }

    if (where < 0 || (where + size) > PCI_CFG_SPACE_SIZE)
    {
        *value = ~0U;
        return PCIBIOS_DEVICE_NOT_FOUND;
    }
    if (pciem_handle_cap_read(v, where, size, &val))
    {
        *value = val;
        return PCIBIOS_SUCCESSFUL;
    }
    if (where >= PCI_BASE_ADDRESS_0 &&
        where < PCI_BASE_ADDRESS_0 + (4 * PCI_STD_NUM_BARS) &&
        (where % 4 == 0) &&
        size == 4)
    {
        int idx = (where - PCI_BASE_ADDRESS_0) / 4;
        *value = pciem_read_bar_address(v, idx);
        return PCIBIOS_SUCCESSFUL;
    }

    if (where == PCI_ROM_ADDRESS && size == 4)
    {
        val = 0;
    }
    else
    {
        switch (size)
        {
        case 1:
            val = v->cfg[where];
            break;
        case 2:
            val = *(u16 *)&v->cfg[where];
            break;
        case 4:
            val = *(u32 *)&v->cfg[where];
            break;
        default:
            val = ~0U;
        }
        val = pciem_read_status_intx(v, where, size, val);
    }
    *value = val;
    return PCIBIOS_SUCCESSFUL;
}

static int pciem_write_bar_address(struct pciem_root_complex *v, u32 idx, u32 value)
{
    struct pciem_bar_info *bar = &v->bars[idx];
    struct pciem_bar_info *prev = idx > 0 && (idx % 2) == 1
        ? &v->bars[idx - 1]
        : NULL;

    if (bar->size != 0)
    {
        u32 mask = (u32)(~(bar->size - 1));
        if (bar->flags & PCI_BASE_ADDRESS_SPACE_IO)
            mask &= PCI_BASE_ADDRESS_IO_MASK;
        else
            mask &= PCI_BASE_ADDRESS_MEM_MASK;

        bar->base_addr_val = value & mask;
        return PCIBIOS_SUCCESSFUL;
    }

    if (prev && (prev->flags & PCI_BASE_ADDRESS_MEM_TYPE_64))
    {
        /*
         * Every address bit of the upper half is writable unless the BAR
         * is 4 GiB or more, when its low bits are size bits.
         */
        u32 mask_high = 0xffffffff;

        if (prev->size >= (1ULL << 32))
            mask_high = (u32)(~(prev->size - 1) >> 32);

        bar->base_addr_val = value & mask_high;
        return PCIBIOS_SUCCESSFUL;
    }

    return PCIBIOS_FUNC_NOT_SUPPORTED;
}

static int pciem_conf_write_impl(struct pciem_root_complex *v, int where, int size, u32 value)
{
    if (!v)
    {
        return PCIBIOS_DEVICE_NOT_FOUND;
    }
    if (unlikely(v->detaching)) {
        return PCIBIOS_SUCCESSFUL;
    }

    if (where >= PCI_CFG_SPACE_SIZE)
    {
        int ext_where = where - PCI_CFG_SPACE_SIZE;

        if ((where + size) > PCI_CFG_SPACE_EXP_SIZE)
            return PCIBIOS_DEVICE_NOT_FOUND;
        if (pciem_handle_cap_write(v, where, size, value))
            return PCIBIOS_SUCCESSFUL;
        switch (size)
        {
        case 1:
            v->ext_cfg[ext_where] = (u8)value;
            break;
        case 2:
            *(u16 *)&v->ext_cfg[ext_where] = (u16)value;
            break;
        case 4:
            *(u32 *)&v->ext_cfg[ext_where] = (u32)value;
            break;
        default:
            return PCIBIOS_FUNC_NOT_SUPPORTED;
        }
        return PCIBIOS_SUCCESSFUL;
    }

    if (where < 0 || (where + size) > PCI_CFG_SPACE_SIZE)
        return PCIBIOS_DEVICE_NOT_FOUND;
    if (pciem_handle_cap_write(v, where, size, value))
        return PCIBIOS_SUCCESSFUL;
    if (where >= PCI_BASE_ADDRESS_0 &&
        where < PCI_BASE_ADDRESS_0 + (4 * PCI_STD_NUM_BARS) &&
        (where % 4 == 0) &&
        size == 4)
    {
        int idx = (where - PCI_BASE_ADDRESS_0) / 4;
        return pciem_write_bar_address(v, idx, value);
    }

    if (where == PCI_ROM_ADDRESS)
        return PCIBIOS_SUCCESSFUL;

    if (where < PCI_STATUS + 2 && where + size > PCI_COMMAND &&
        (size == 1 || size == 2 || size == 4))
        return pciem_write_command_status(v, where, size, value);

    switch (size)
    {
    case 1:
        v->cfg[where] = (u8)value;
        break;
    case 2:
        *(u16 *)&v->cfg[where] = (u16)value;
        break;
    case 4:
        *(u32 *)&v->cfg[where] = (u32)value;
        break;
    default:
        return PCIBIOS_FUNC_NOT_SUPPORTED;
    }
    return PCIBIOS_SUCCESSFUL;
}

static struct pciem_root_complex *
vph_get_rc_for_devfn(struct pciem_host_bridge_priv *priv, unsigned int devfn)
{
    unsigned int func = PCI_FUNC(devfn);
 
    if (PCI_SLOT(devfn) != 0)
        return NULL;
    if (func >= PCIEM_MAX_FUNCTIONS)
        return NULL;
    return priv->funcs[func];
}
 
static int vph_read_config(struct pci_bus *bus, unsigned int devfn,
                           int where, int size, u32 *value)
{
    struct pciem_host_bridge_priv *priv = pciem_bus_bridge_priv(bus);
    struct pciem_root_complex *v;
 
    v = vph_get_rc_for_devfn(priv, devfn);
    if (!v) {
        *value = ~0U;
        return PCIBIOS_DEVICE_NOT_FOUND;
    }

    return pciem_conf_read_impl(v, where, size, value);
}

static int vph_write_config(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 value)
{
    struct pciem_host_bridge_priv *priv = pciem_bus_bridge_priv(bus);
    struct pciem_root_complex *v;
 
    v = vph_get_rc_for_devfn(priv, devfn);
    if (!v)
        return PCIBIOS_DEVICE_NOT_FOUND;
 
    return pciem_conf_write_impl(v, where, size, value);
}

static struct pci_ops vph_pci_ops = {
    .read = vph_read_config,
    .write = vph_write_config,
};

static int proxy_read_config(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *value)
{
    struct pciem_root_complex *func0;
    struct pciem_root_complex *fn;
    unsigned int func;
 
    if (!bus || !bus->ops)
        return PCIBIOS_DEVICE_NOT_FOUND;
 
    func0 = container_of(bus->ops, struct pciem_root_complex,
                         mode_state.hijack.proxy_ops);
 
    if (unlikely(bus->ops != &func0->mode_state.hijack.proxy_ops)) {
        pr_warn_once("proxy_read_config: unexpected ops pointer\n");
        return func0->mode_state.hijack.original_ops->read(bus, devfn,
                                                            where, size, value);
    }
 
    if (bus->number != func0->mode_state.hijack.target_bus->number ||
        PCI_SLOT(devfn) != func0->mode_state.hijack.hijacked_slot)
        return func0->mode_state.hijack.original_ops->read(bus, devfn,
                                                            where, size, value);
 
    func = PCI_FUNC(devfn);
    if (func >= PCIEM_MAX_FUNCTIONS) {
        *value = ~0U;
        return PCIBIOS_DEVICE_NOT_FOUND;
    }
 
    fn = func0->sibling_funcs[func];
    if (!fn) {
        *value = ~0U;
        return PCIBIOS_DEVICE_NOT_FOUND;
    }
 
    return pciem_conf_read_impl(fn, where, size, value);
}

static int proxy_write_config(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 value)
{
    struct pciem_root_complex *func0;
    struct pciem_root_complex *fn;
    unsigned int func;
 
    if (!bus || !bus->ops)
        return PCIBIOS_DEVICE_NOT_FOUND;
 
    func0 = container_of(bus->ops, struct pciem_root_complex,
                         mode_state.hijack.proxy_ops);
 
    if (unlikely(bus->ops != &func0->mode_state.hijack.proxy_ops)) {
        pr_warn_once("proxy_write_config: unexpected ops pointer\n");
        return func0->mode_state.hijack.original_ops->write(bus, devfn,
                                                             where, size, value);
    }
 
    if (bus->number != func0->mode_state.hijack.target_bus->number ||
        PCI_SLOT(devfn) != func0->mode_state.hijack.hijacked_slot)
        return func0->mode_state.hijack.original_ops->write(bus, devfn,
                                                             where, size, value);
 
    func = PCI_FUNC(devfn);
    if (func >= PCIEM_MAX_FUNCTIONS)
        return PCIBIOS_DEVICE_NOT_FOUND;
 
    fn = func0->sibling_funcs[func];
    if (!fn)
        return PCIBIOS_DEVICE_NOT_FOUND;
 
    return pciem_conf_write_impl(fn, where, size, value);
}

static struct pci_bus *pciem_find_suitable_root_bus(void)
{
    struct pci_bus *bus = NULL;
    struct pci_dev *pdev = NULL;

    bus = pci_find_bus(0, 0);
    if (bus) return bus;

    while ((pdev = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, pdev)) != NULL) {
        if (pdev->bus && !pdev->bus->parent) {
            bus = pdev->bus;
            pci_dev_put(pdev);
            return bus;
        }
    }
    return NULL;
}

static int pciem_find_free_slot(struct pci_bus *bus)
{
    int slot;
    u32 vendor, class;

    if (!bus) return -ENODEV;

    for (slot = 1; slot < 32; slot++) {
        if (pci_bus_read_config_dword(bus, PCI_DEVFN(slot, 0), PCI_VENDOR_ID, &vendor))
            continue;

        if (vendor == 0xffffffff || vendor == 0x00000000) {
            if (pci_bus_read_config_dword(bus, PCI_DEVFN(slot, 0), PCI_CLASS_REVISION, &class) == 0) {
                class >>= 8;

                if ((class >> 8) == PCI_BASE_CLASS_BRIDGE)
                    continue;
            }

            pci_bus_read_config_dword(bus, PCI_DEVFN(slot, 1), PCI_VENDOR_ID, &vendor);

            if (vendor == 0xffffffff || vendor == 0x00000000)
                return slot;
        }
    }
    return -ENOSPC;
}

static void pciem_activation_work_func(struct work_struct *work)
{
    struct pciem_root_complex *v = 
        container_of(work, struct pciem_root_complex, activation_work);
    int f;

    pr_info("activate: adding device to subsystem now\n");

    if (v->bus_mode == PCIEM_BUS_MODE_VIRTUAL_ROOT) {
        if (v->root_bus)
            pci_bus_add_devices(v->root_bus);
    } else if (v->bus_mode == PCIEM_BUS_MODE_ATTACH_TO_HOST) {
        for (f = 0; f < PCIEM_MAX_FUNCTIONS; f++) {
            struct pciem_root_complex *fn = v->sibling_funcs[f];
            if (fn && fn->pciem_pdev)
                pci_bus_add_device(fn->pciem_pdev);
        }
    }

    /*
     * Stub IOMMU hookup is automatic: pciem_iommu_stub_register_bridge
     * was called when the host_bridge was allocated, and the iommu core
     * probes each device added on our bus through the stub's
     * ->probe_device(), which claims it. ATTACH_TO_HOST devices live on a real
     * bus with a real platform IOMMU and intentionally take no part in
     * this — their iommu_group comes from intel-iommu / amd-iommu / smmu.
     */

    v->activated = true;
}

void pciem_set_multifunction(struct pciem_root_complex *func0,
                             unsigned int num_funcs)
{
    if (!func0 || num_funcs <= 1)
        return;
 
    func0->cfg[PCI_HEADER_TYPE] |= PCI_HEADER_TYPE_MFD;
    pr_info("init: slot marked as multi-function (%u PFs)\n", num_funcs);
}
EXPORT_SYMBOL(pciem_set_multifunction);

static int pciem_init_virtual_root_mode(struct pciem_root_complex *v,
                                        struct list_head *resources)
{
    int rc, busnr = 1, domain = 0;
    struct pci_host_bridge *bridge;
    struct pciem_host_bridge_priv *priv;

    bridge = pci_alloc_host_bridge(sizeof(*priv));
    if (!bridge)
        return -ENOMEM;

    priv = pci_host_bridge_priv(bridge);

    memset(priv->funcs, 0, sizeof(priv->funcs));
    priv->funcs[v->func_index] = v;
    v->bridge_priv = priv;

    pciem_fixup_bridge_domain(bridge, priv, domain);

    bridge->dev.parent = &v->shared_bridge_pdev->dev;
    bridge->ops = &vph_pci_ops;
    list_splice_init(resources, &bridge->windows);

    /*
     * Mark this bridge as pciem-owned BEFORE the bus is scanned — the
     * scan fires BUS_NOTIFY_ADD_DEVICE for every synthetic pci_dev, and
     * the stub IOMMU's ->probe_device() looks up pdev->bus->bridge in its
     * bridge list to decide whether to claim the device. Doing this
     * after the scan would leave the very first cohort of devices
     * unbound to the stub.
     */
    (void)pciem_iommu_stub_register_bridge(&bridge->dev);
    /*
     * Virtual-root instances are synthetic and have no firmware-described
     * MSI routing. Give the bridge pciem's own MSI domain before
     * registration: the root bus takes its MSI domain from the bridge's, so
     * the PCI core does not walk the ACPI/IORT MSI path, and on x86
     * pcibios_device_add() hands the bus's domain to each device.
     */
    dev_set_msi_domain(&bridge->dev, pciem_msi_domain());

    v->intx_domain = irq_domain_add_linear(NULL, 4, &irq_domain_simple_ops, v);
    if (!v->intx_domain) {
        pr_err("init: failed to create INTx irq_domain\n");
        dev_set_msi_domain(&bridge->dev, NULL);
        pciem_iommu_stub_unregister_bridge(&bridge->dev);
        pci_free_host_bridge(bridge);
        return -ENOMEM;
    }
 
    for (int i = 0; i < 4; i++) {
        v->intx_virq[i] = irq_create_mapping(v->intx_domain, i);
        irq_set_chip_and_handler(v->intx_virq[i], &pciem_intx_chip,
                                 handle_simple_irq);
    }
    irq_set_chip_data(v->intx_virq[0], v);
 
    bridge->map_irq     = pciem_map_irq;
    bridge->swizzle_irq = pci_common_swizzle;

    /*
     * The bus number is only taken once pci_register_host_bridge() puts the
     * new bus on pci_root_buses, so a free number found here stays free only
     * if nothing else can register a root bus in between. Another REGISTER
     * would pick the same number and then fail, or worse, part way through
     * pci_register_host_bridge(). Hold the rescan/remove lock, as
     * pci_host_probe() does for its scan, from the search until the device is
     * set up; pciem's teardown removes the bus under the same lock.
     */
    pci_lock_rescan_remove();
    while (pci_find_bus(domain, busnr)) {
        busnr++;
        if (busnr > 255) {
            pci_unlock_rescan_remove();
            pr_err("init: No free bus number available\n");
            dev_set_msi_domain(&bridge->dev, NULL);
            pciem_iommu_stub_unregister_bridge(&bridge->dev);
            pci_free_host_bridge(bridge);
            return -EBUSY;
        }
    }
    bridge->busnr = busnr;

    /*
     * The root bus has this one number and no children, so say so with a
     * bus window. Without one, pci_scan_root_bus_bridge() gives the bus
     * [busnr-ff], then shrinks it to [busnr] after the scan, and tries to
     * claim both in the domain's bus number space. A host root bus that
     * claims the domain's whole range (bus 00 is [bus 00-ff] on x86 ACPI
     * hosts) makes each claim fail with a "busn_res: can not insert" line;
     * with the window there is one claim, of the right range. The window
     * lives in the bridge's private data, as long as the bridge's list
     * entry for it.
     */
    priv->busn = (struct resource)DEFINE_RES_NAMED(busnr, 1, "pciem bus",
                                                   IORESOURCE_BUS);
    pci_add_resource(&bridge->windows, &priv->busn);

    /*
     * pci_scan_root_bus_bridge() fails only in pci_register_host_bridge(),
     * and what a failure leaves of the bridge depends on where. Up to and
     * including device_add(&bridge->dev), the reference from
     * pci_alloc_host_bridge() is still ours to drop. Once the bridge is
     * added, the bus takes a reference of its own (bus->bridge); if the
     * bus's device_register() then fails, the core puts that reference
     * explicitly and again when it drops the bus (release_pcibus_dev()), so
     * ours is gone too and the bridge is freed. The error code does not
     * tell the two apart. Hold a reference across the call so the bridge
     * outlives either case, then drop the one from the allocation only if
     * the core has not.
     */
    get_device(&bridge->dev);
    rc = pci_scan_root_bus_bridge(bridge);
    if (rc < 0) {
        pci_unlock_rescan_remove();
        pr_err("init: pci_scan_root_bus_bridge failed: %d\n", rc);
        dev_set_msi_domain(&bridge->dev, NULL);
        pciem_iommu_stub_unregister_bridge(&bridge->dev);
        if (kref_read(&bridge->dev.kobj.kref) > 1)
            pci_free_host_bridge(bridge);
        put_device(&bridge->dev);
        return -ENODEV;
    }
    put_device(&bridge->dev);

    v->root_bus = bridge->bus;
    if (!v->root_bus) {
        pci_unlock_rescan_remove();
        pr_err("init: Failed to create root bus\n");
        return -ENODEV;
    }

    /*
     * Other architectures look a device's MSI domain up per device first
     * (pci_msi_get_device_domain(): IORT, OF msi-map), so a synthetic RID
     * could be given the platform's. Set pciem's on every scanned device
     * before any driver can bind.
     */
    {
        struct pci_dev *pdev;

        list_for_each_entry(pdev, &v->root_bus->devices, bus_list)
            dev_set_msi_domain(&pdev->dev, pciem_msi_domain());
    }

    pciem_bus_init_resources(v);
    pci_bus_assign_resources(v->root_bus);

    v->pciem_pdev = pci_get_domain_bus_and_slot(domain, v->root_bus->number, PCI_DEVFN(0, v->func_index));
    pci_unlock_rescan_remove();
    if (!v->pciem_pdev) {
        pr_err("init: Failed to find emulated device (func %u)\n", v->func_index);
        return -ENODEV;
    }

    v->mode_state.virtual_root.bridge = bridge;
    v->mode_state.virtual_root.assigned_domain = domain;
    v->mode_state.virtual_root.assigned_busnr = busnr;

    pr_info("init: Virtual root mode - domain %d, bus %d, func %u\n", domain, busnr, v->func_index);
    return 0;
}

static int pciem_init_attach_to_host_mode(struct pciem_root_complex *v)
{
    struct pci_bus *target_bus;
    struct pci_dev *dev;
    int slot, i;

    /*
     * A slot found free here stays free only until something scans a
     * device into it: another ATTACH_TO_HOST REGISTER, or a rescan or
     * hotplug of the host bus. Hold the rescan/remove lock, as the
     * virtual-root path does for its bus number, from the search until the
     * device is on the bus.
     */
    pci_lock_rescan_remove();

    target_bus = pciem_find_suitable_root_bus();
    if (!target_bus) {
        pci_unlock_rescan_remove();
        pr_err("init: No suitable root bus found (paravirt environment?)\n");
        pr_err("init: Try using PCIEM_CREATE_FLAG_BUS_MODE_VIRTUAL instead\n");
        return -ENODEV;
    }

    pr_info("init: Targeting bus %04x:%02x for device injection\n",
            pci_domain_nr(target_bus), target_bus->number);
 
    if (v->func_index == 0) {
        slot = pciem_find_free_slot(target_bus);
        if (slot < 0) {
            pci_unlock_rescan_remove();
            pr_err("init: No free slots on target bus\n");
            return -ENOSPC;
        }
 
        pr_info("init: Injecting device at slot %02x on bus %04x:%02x\n",
                slot, pci_domain_nr(target_bus), target_bus->number);
 
        v->mode_state.hijack.target_bus = target_bus;
        v->mode_state.hijack.hijacked_slot = slot;
        v->mode_state.hijack.original_ops = target_bus->ops;
 
        v->mode_state.hijack.proxy_ops = *target_bus->ops;
        v->mode_state.hijack.proxy_ops.read = proxy_read_config;
        v->mode_state.hijack.proxy_ops.write = proxy_write_config;
 
        v->sibling_funcs[0] = v;
    } else {
        pci_unlock_rescan_remove();
        pr_err("init: attach_to_host called for func %u; use pciem_attach_function instead\n",
               v->func_index);
        return -EINVAL;
    }
 
    for (i = 0; i < PCI_STD_NUM_BARS; i++) {
        struct pciem_bar_info *bar = &v->bars[i];
        if (bar->size == 0) continue;
        if (i > 0 && (i % 2 == 1) && (v->bars[i - 1].flags & PCI_BASE_ADDRESS_MEM_TYPE_64))
            continue;

        bar->base_addr_val = (u32)(bar->phys_addr & 0xFFFFFFFF);
        if (bar->flags & PCI_BASE_ADDRESS_MEM_TYPE_64 && i+1 < PCI_STD_NUM_BARS) {
            v->bars[i+1].base_addr_val = (u32)(bar->phys_addr >> 32);
        }
    }

    /* FIXME: How usual would be for config space changes after system is booted? */
    WRITE_ONCE(target_bus->ops, &v->mode_state.hijack.proxy_ops);
    /* FIXME: Are memory barriers needed here? */
    smp_mb();
    dev = pci_scan_single_device(target_bus, PCI_DEVFN(slot, 0));
    if (!dev)
        WRITE_ONCE(target_bus->ops, v->mode_state.hijack.original_ops);
    pci_unlock_rescan_remove();

    if (!dev) {
        pr_err("init: Scan failed to create device\n");
        return -ENODEV;
    }

    pr_info("init: Setting up device resources\n");
    for (i = 0; i < PCI_STD_NUM_BARS; i++) {
        struct pciem_bar_info *bar = &v->bars[i];

        if (bar->size == 0)
            continue;

        if (i > 0 && (i % 2 == 1) &&
            (v->bars[i - 1].flags & PCI_BASE_ADDRESS_MEM_TYPE_64))
            continue;

        if (bar->allocated_res) {
            dev->resource[i] = *bar->allocated_res;
            dev->resource[i].name = pci_name(dev);
            dev->resource[i].flags |= IORESOURCE_PCI_FIXED | IORESOURCE_BUSY;
            bar->res = &dev->resource[i];

            pr_info("init: BAR%d assigned: %pR\n", i, &dev->resource[i]);
        }
    }


    v->pciem_pdev = dev;
    v->root_bus = target_bus;

    pr_info("init: Attach-to-host mode active: %s\n", pci_name(dev));
    return 0;
}

int pciem_complete_init(struct pciem_root_complex *v)
{
    int rc = 0;
    struct resource *mem_res = NULL;
    LIST_HEAD(resources);
    u32 i;

    struct platform_device_info pdevinfo = {
        .name = "pciem",
        .id = PLATFORM_DEVID_AUTO,
        .res = NULL,
        .num_res = 0,
    };
    
    v->shared_bridge_pdev = platform_device_register_full(&pdevinfo);

    if (IS_ERR(v->shared_bridge_pdev))
    {
        rc = PTR_ERR(v->shared_bridge_pdev);
        goto fail_pdev_null;
    }

    rc = pciem_p2p_init(v, p2p_regions);
    if (rc) {
        pr_warn("pciem: P2P init failed: %d (non-fatal)\n", rc);
    }

    for (i = 0; i < PCI_STD_NUM_BARS; i++)
    {
        struct pciem_bar_info *bar = &v->bars[i];
        struct pciem_bar_info *prev = i > 0 && (i % 2) == 1
            ? &v->bars[i - 1]
            : NULL;

        if (bar->size == 0)
            continue;

        if (prev && (prev->flags & PCI_BASE_ADDRESS_MEM_TYPE_64))
            continue;

        bar->order = get_order(bar->size);
        pr_info("init: preparing BAR%u physical memory (%llu KB, order %u)", i, (u64)bar->size / 1024, bar->order);

        if (!bar->carved_start) {
            pr_err("init: BAR%u has no physical address assigned.\n", i);
            rc = -ENOMEM;
            goto fail_bars;
        }

        mem_res = kzalloc(sizeof(*mem_res), GFP_KERNEL);
        if (!mem_res) {
            rc = -ENOMEM;
            goto fail_bars;
        }

        mem_res->name = kasprintf(GFP_KERNEL, "PCI BAR%u", i);
        if (!mem_res->name) {
            kfree(mem_res);
            rc = -ENOMEM;
            goto fail_bars;
        }

        mem_res->start = bar->carved_start;
        mem_res->end = bar->carved_end;
        mem_res->flags = IORESOURCE_MEM;

        if (pciem_pool_insert(mem_res)) {
            kfree(mem_res->name);
            kfree(mem_res);
            rc = -EBUSY;
            goto fail_bars;
        }

        bar->allocated_res = mem_res;
        bar->mem_owned_by_framework = true;
        bar->phys_addr = bar->carved_start;
        bar->pages = NULL;
        bar->base_addr_val = (u32)(bar->phys_addr & 0xFFFFFFFF);
        if ((bar->flags & PCI_BASE_ADDRESS_MEM_TYPE_64) &&
            (i + 1 < PCI_STD_NUM_BARS)) {
            v->bars[i + 1].base_addr_val = (u32)(bar->phys_addr >> 32);
        }
    }

    rc = pciem_reserve_bars_res(v, &resources);
    if (rc)
        goto fail_res_list;

    switch (v->bus_mode) {
    case PCIEM_BUS_MODE_VIRTUAL_ROOT:
        pr_info("init: Initializing in VIRTUAL_ROOT mode\n");
        rc = pciem_init_virtual_root_mode(v, &resources);
        break;

    case PCIEM_BUS_MODE_ATTACH_TO_HOST:
        pr_info("init: Initializing in ATTACH_TO_HOST mode\n");
        rc = pciem_init_attach_to_host_mode(v);
        resource_list_free(&resources);
        break;

    default:
        pr_err("init: Unknown bus mode %d\n", v->bus_mode);
        rc = -EINVAL;
        goto fail_res_list;
    }

    if (rc)
        goto fail_device;

    pr_info("init: Device ready (mode: %s)\n",
            v->bus_mode == PCIEM_BUS_MODE_VIRTUAL_ROOT ? "virtual-root" : "attach-to-host");

    return 0;

fail_device:
    if (v->pciem_pdev) {
        if (v->bus_mode == PCIEM_BUS_MODE_ATTACH_TO_HOST) {
            pci_stop_and_remove_bus_device_locked(v->pciem_pdev);
        } else {
            pci_dev_put(v->pciem_pdev);
        }
        v->pciem_pdev = NULL;
    }
    if (v->bus_mode == PCIEM_BUS_MODE_VIRTUAL_ROOT && v->root_bus) {
        if (v->root_bus->bridge)
            pciem_iommu_stub_unregister_bridge(v->root_bus->bridge);
        pci_lock_rescan_remove();
        pci_stop_root_bus(v->root_bus);
        pci_remove_root_bus(v->root_bus);
        pci_unlock_rescan_remove();
        v->root_bus = NULL;
    } else if (v->bus_mode == PCIEM_BUS_MODE_ATTACH_TO_HOST) {
        if (v->mode_state.hijack.target_bus && v->mode_state.hijack.original_ops) {
            pci_lock_rescan_remove();
            WRITE_ONCE(v->mode_state.hijack.target_bus->ops,
                      v->mode_state.hijack.original_ops);
            smp_mb();
            pci_unlock_rescan_remove();
        }
    }
fail_res_list:
    resource_list_free(&resources);
fail_bars:
    pciem_cleanup_bars(v);
    platform_device_unregister(v->shared_bridge_pdev);
fail_pdev_null:
    v->shared_bridge_pdev = NULL;
    return rc;
}
EXPORT_SYMBOL(pciem_complete_init);

int pciem_start_device(struct pciem_root_complex *v)
{
    if (v->activated)
        return -EALREADY;

    schedule_work(&v->activation_work);
    return 0;
}
EXPORT_SYMBOL(pciem_start_device);

static void pciem_teardown_device(struct pciem_root_complex *v)
{
    pr_info("exit: tearing down pciem device\n");

    cancel_work_sync(&v->activation_work);

    irq_work_sync(&v->msi_irq_work);

    if (v->pciem_pdev) {
        struct device_driver *drv = v->pciem_pdev->dev.driver;

        if (drv) {
            pr_info("exit: Device %s bound to driver '%s' - initiating removal\n",
                    pci_name(v->pciem_pdev), drv->name);
            v->detaching = true;
        }

        pci_stop_and_remove_bus_device_locked(v->pciem_pdev);
        WRITE_ONCE(v->pciem_pdev, NULL);
    }

    /* Config writes during the removal may have queued an INTx. */
    irq_work_sync(&v->intx_irq_work);

    if (v->root_bus)
    {
        if (v->bus_mode == PCIEM_BUS_MODE_VIRTUAL_ROOT) {
            if (v->root_bus->bridge)
                pciem_iommu_stub_unregister_bridge(v->root_bus->bridge);
            /*
             * Stop before remove, as every host bridge driver does:
             * pci_stop_root_bus() is what reverts the host bridge's
             * dynamic OF node (of_pci_remove_host_bridge_node(), with
             * PCI_DYNAMIC_OF_NODES) and releases the bridge's driver.
             * pci_remove_root_bus() alone leaves the pci@D,B node in
             * the live tree, and the next load's node is renamed
             * "pci@D,B#N" with a duplicate-sysfs-name splat.
             */
            pci_lock_rescan_remove();
            pci_stop_root_bus(v->root_bus);
            pci_remove_root_bus(v->root_bus);
            pci_unlock_rescan_remove();
        } else if (v->bus_mode == PCIEM_BUS_MODE_ATTACH_TO_HOST) {
            if (v->mode_state.hijack.original_ops) {
                pci_lock_rescan_remove();
                WRITE_ONCE(v->mode_state.hijack.target_bus->ops,
                        v->mode_state.hijack.original_ops);
                smp_mb();
                pci_unlock_rescan_remove();
                synchronize_rcu();
                pr_info("exit: Restored original bus ops\n");
            }
        }
        v->root_bus = NULL;
    }

    pciem_cleanup_bars(v);

    for (int i = 0; i < 4; i++) {
        if (v->intx_virq[i]) {
            irq_dispose_mapping(v->intx_virq[i]);
            v->intx_virq[i] = 0;
        }
    }

    if (v->intx_domain) {
        irq_domain_remove(v->intx_domain);
        v->intx_domain = NULL;
    }

    if (v->shared_bridge_pdev)
    {
        platform_device_unregister(v->shared_bridge_pdev);
        v->shared_bridge_pdev = NULL;
    }

    pciem_cleanup_cap_manager(v);
    pciem_p2p_cleanup(v);
    pciem_msi_rc_destroy(v);
}

static int __init pciem_init(void)
{
    int ret;
    pr_info("init: pciem framework loading\n");

    ret = pciem_pool_init(pciem_phys_region);
    if (ret) return ret;

    ret = pciem_msi_domain_init();
    if (ret)
        goto fail_msi_domain;

    ret = pciem_userspace_init();
    if (ret) {
        pr_err("init: Failed to initialize userspace support: %d\n", ret);
        goto fail_userspace;
    }

    pciem_dev.minor = MISC_DYNAMIC_MINOR;
    pciem_dev.name = "pciem";
    pciem_dev.fops = &pciem_fops;
    pciem_dev.mode = 0666;

    ret = misc_register(&pciem_dev);
    if (ret) {
        pr_err("init: Failed to register main device: %d\n", ret);
        goto fail_misc;
    }

    /* Register the stub IOMMU so synthetic devices can be vfio-pci'd
     * without enable_unsafe_noiommu_mode. Failure here is non-fatal —
     * pciem still works, just without VFIO-without-noiommu. */
    ret = pciem_iommu_stub_init();
    if (ret)
        pr_warn("init: stub IOMMU registration failed: %d (vfio-pci bind will need noiommu)\n", ret);

    smptrace_vfio_init();
    smptrace_sysfs_init();

    pr_info("init: Created /dev/pciem for userspace device creation\n");
    pr_info("init: pciem framework loaded\n");
    return 0;

fail_misc:
    pciem_userspace_cleanup();
fail_userspace:
    pciem_msi_domain_exit();
fail_msi_domain:
    pciem_pool_exit();
    return ret;
}

static void __exit pciem_exit(void)
{
    pr_info("exit: unloading pciem framework\n");

    smptrace_sysfs_exit();
    smptrace_vfio_exit();
    pciem_iommu_stub_exit();
    misc_deregister(&pciem_dev);
    pciem_userspace_cleanup();
    pciem_msi_domain_exit();
    pciem_pool_exit();
    pr_info("exit: Unregistered /dev/pciem\n");
    pr_info("exit: pciem framework done");
}

int pciem_attach_function(struct pciem_root_complex *func0,
                          struct pciem_root_complex *fn)
{
    unsigned int fidx = fn->func_index;
    int i;
 
    if (WARN_ON(fidx == 0 || fidx >= PCIEM_MAX_FUNCTIONS))
        return -EINVAL;
    if (WARN_ON(!func0 || func0->func_index != 0))
        return -EINVAL;
 
    if (func0->bus_mode == PCIEM_BUS_MODE_VIRTUAL_ROOT) {
        struct pciem_host_bridge_priv *priv = func0->bridge_priv;
 
        if (!priv || !func0->root_bus)
            return -ENODEV;
 
        priv->funcs[fidx] = fn;
        fn->root_bus = func0->root_bus;
 
        fn->pciem_pdev = pci_get_domain_bus_and_slot(
            func0->mode_state.virtual_root.assigned_domain,
            func0->root_bus->number,
            PCI_DEVFN(0, fidx));
        if (!fn->pciem_pdev) {
            priv->funcs[fidx] = NULL;
            pr_err("attach_function: PCI core did not enumerate func %u — "
                   "is PCI_HEADER_TYPE_MFD set on func 0?\n", fidx);
            return -ENODEV;
        }
 
        pr_info("attach_function: func %u attached (virtual-root)\n", fidx);
 
    } else if (func0->bus_mode == PCIEM_BUS_MODE_ATTACH_TO_HOST) {
        struct pci_bus *bus  = func0->root_bus;
        int slot             = func0->mode_state.hijack.hijacked_slot;
        struct pci_dev *dev;
 
        fn->mode_state.hijack = func0->mode_state.hijack;
        fn->root_bus          = bus;
        func0->sibling_funcs[fidx] = fn;
 
        for (i = 0; i < PCI_STD_NUM_BARS; i++) {
            struct pciem_bar_info *bar = &fn->bars[i];
            if (bar->size == 0) continue;
            if (i > 0 && (i % 2 == 1) &&
                (fn->bars[i-1].flags & PCI_BASE_ADDRESS_MEM_TYPE_64))
                continue;
            bar->base_addr_val = (u32)(bar->phys_addr & 0xFFFFFFFF);
            if (bar->flags & PCI_BASE_ADDRESS_MEM_TYPE_64 && i+1 < PCI_STD_NUM_BARS)
                fn->bars[i+1].base_addr_val = (u32)(bar->phys_addr >> 32);
        }
 
        pci_lock_rescan_remove();
        dev = pci_scan_single_device(bus, PCI_DEVFN(slot, fidx));
        pci_unlock_rescan_remove();
 
        if (!dev) {
            func0->sibling_funcs[fidx] = NULL;
            pr_err("attach_function: scan failed for func %u\n", fidx);
            return -ENODEV;
        }
 
        for (i = 0; i < PCI_STD_NUM_BARS; i++) {
            struct pciem_bar_info *bar = &fn->bars[i];
            if (bar->size == 0) continue;
            if (i > 0 && (i % 2 == 1) &&
                (fn->bars[i-1].flags & PCI_BASE_ADDRESS_MEM_TYPE_64))
                continue;
            if (bar->allocated_res) {
                dev->resource[i] = *bar->allocated_res;
                dev->resource[i].name  = pci_name(dev);
                dev->resource[i].flags |= IORESOURCE_PCI_FIXED | IORESOURCE_BUSY;
                bar->res = &dev->resource[i];
            }
        }
 
        fn->pciem_pdev = dev;
        pr_info("attach_function: func %u attached (attach-to-host): %s\n",
                fidx, pci_name(dev));
 
    } else {
        return -EINVAL;
    }
 
    return 0;
}
EXPORT_SYMBOL(pciem_attach_function);

struct pciem_root_complex *pciem_alloc_root_complex(void)
{
    struct pciem_root_complex *v;

    v = kzalloc(sizeof(*v), GFP_KERNEL);
    if (!v)
        return ERR_PTR(-ENOMEM);

    rwlock_init(&v->bars_lock);
    raw_spin_lock_init(&v->cap_lock);

    /* Essential initialization that must happen */
    init_irq_work(&v->msi_irq_work, pciem_msi_irq_work_func);
    pciem_msi_rc_init(v);
    raw_spin_lock_init(&v->intx_lock);
    init_irq_work(&v->intx_irq_work, pciem_intx_irq_work_func);
    INIT_WORK(&v->activation_work, pciem_activation_work_func);
    atomic_set(&v->pending_msi_irq, 0);
    memset(v->bars, 0, sizeof(v->bars));

    // Can be overriden by userspace
    v->func_index  = 0;
    v->bridge_priv = NULL;
    memset(v->sibling_funcs, 0, sizeof(v->sibling_funcs));
 
    pr_info("Allocated pciem root complex\n");
    return v;
}
EXPORT_SYMBOL(pciem_alloc_root_complex);

void pciem_free_root_complex(struct pciem_root_complex *v)
{
    if (!v)
        return;

    pr_info("Freeing pciem root complex\n");
    pciem_teardown_device(v);
    kfree(v);
}
EXPORT_SYMBOL(pciem_free_root_complex);

static int pciem_open(struct inode *inode, struct file *file)
{
    struct pciem_userspace_state *us;

    us = pciem_userspace_create();
    if (IS_ERR(us))
        return PTR_ERR(us);

    file->private_data = us;
    return 0;
}

static long pciem_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
{
    return pciem_device_fops.unlocked_ioctl(file, cmd, arg);
}

static int pciem_release(struct inode *inode, struct file *file)
{
    if (pciem_device_fops.release)
        return pciem_device_fops.release(inode, file);
    return 0;
}

static ssize_t pciem_read(struct file *file, char __user *buf, size_t count, loff_t *ppos)
{
    if (pciem_device_fops.read)
        return pciem_device_fops.read(file, buf, count, ppos);
    return -EINVAL;
}

static ssize_t pciem_write(struct file *file, const char __user *buf, size_t count, loff_t *ppos)
{
    if (pciem_device_fops.write)
        return pciem_device_fops.write(file, buf, count, ppos);
    return -EINVAL;
}

static __poll_t pciem_poll(struct file *file, struct poll_table_struct *wait)
{
    if (pciem_device_fops.poll)
        return pciem_device_fops.poll(file, wait);
    return 0;
}

static int pciem_mmap(struct file *file, struct vm_area_struct *vma)
{
    if (pciem_device_fops.mmap)
        return pciem_device_fops.mmap(file, vma);
    return -EINVAL;
}

static const struct file_operations pciem_fops = {
    .owner = THIS_MODULE,
    .open = pciem_open,
    .release = pciem_release,
    .read = pciem_read,
    .write = pciem_write,
    .poll = pciem_poll,
    .unlocked_ioctl = pciem_ioctl,
    .compat_ioctl = pciem_ioctl,
    .mmap = pciem_mmap,
};

module_init(pciem_init);
module_exit(pciem_exit);

MODULE_LICENSE("GPL v2");
MODULE_AUTHOR("cakehonolulu (cakehonolulu@protonmail.com)");
MODULE_DESCRIPTION("Synthetic PCIe device framework");
