{
  "Top": "pad1",
  "RtlTop": "pad1",
  "RtlPrefix": "",
  "RtlSubPrefix": "pad1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inp_img": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "inp_img_address0",
          "name": "inp_img_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inp_img_ce0",
          "name": "inp_img_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "inp_img_q0",
          "name": "inp_img_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_img_address0",
          "name": "out_img_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_img_ce0",
          "name": "out_img_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_img_we0",
          "name": "out_img_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_img_d0",
          "name": "out_img_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "pad": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "pad",
          "name": "pad",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pad1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "92263",
    "Latency": "92262"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pad1",
    "Version": "1.0",
    "DisplayName": "Pad1",
    "Revision": "2113926553",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pad1_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/AlexNet-FPGA-implementation\/Pad1\/src\/pad1.cpp",
      "..\/..\/AlexNet-FPGA-implementation\/Pad1\/src\/pad1.h"
    ],
    "TestBench": ["..\/..\/AlexNet-FPGA-implementation\/Pad1\/src\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1.vhd",
      "impl\/vhdl\/pad1_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1.vhd",
      "impl\/vhdl\/pad1_mac_muladd_10ns_7ns_5ns_17_4_1.vhd",
      "impl\/vhdl\/pad1_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.vhd",
      "impl\/vhdl\/pad1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pad1_ama_submuladd_5ns_17ns_5ns_5ns_17_4_1.v",
      "impl\/verilog\/pad1_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pad1_mac_mul_sub_10ns_7ns_17ns_17_4_1.v",
      "impl\/verilog\/pad1_mac_muladd_10ns_7ns_5ns_17_4_1.v",
      "impl\/verilog\/pad1_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3.v",
      "impl\/verilog\/pad1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pad1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "inp_img_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"inp_img_address0": "DATA"},
      "ports": ["inp_img_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inp_img"
        }]
    },
    "inp_img_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"inp_img_q0": "DATA"},
      "ports": ["inp_img_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "inp_img"
        }]
    },
    "out_img_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "17",
      "portMap": {"out_img_address0": "DATA"},
      "ports": ["out_img_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_img"
        }]
    },
    "out_img_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_img_d0": "DATA"},
      "ports": ["out_img_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_img"
        }]
    },
    "pad": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"pad": "DATA"},
      "ports": ["pad"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "pad"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "inp_img_address0": {
      "dir": "out",
      "width": "17"
    },
    "inp_img_ce0": {
      "dir": "out",
      "width": "1"
    },
    "inp_img_q0": {
      "dir": "in",
      "width": "32"
    },
    "out_img_address0": {
      "dir": "out",
      "width": "17"
    },
    "out_img_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_img_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_img_d0": {
      "dir": "out",
      "width": "32"
    },
    "pad": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pad1",
      "BindInstances": "sub_fu_48_p2",
      "Instances": [{
          "ModuleName": "pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3",
          "InstanceName": "grp_pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3_fu_36",
          "BindInstances": "select_ln34_fu_210_p3 xor_ln34_fu_218_p2 and_ln34_fu_224_p2 c_fu_230_p3 add_ln35_fu_238_p2 empty_5_fu_244_p2 j_mid2_fu_250_p3 i_fu_258_p3 mac_muladd_10ns_7ns_5ns_17_4_1_U1 mac_mul_sub_10ns_7ns_17ns_17_4_1_U2 cmp9_fu_278_p2 empty_8_fu_425_p2 slt_fu_283_p2 rev_fu_288_p2 ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3 ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3 icmp_ln39_fu_298_p2 icmp_ln39_1_fu_303_p2 xor_ln39_fu_308_p2 or_ln39_fu_314_p2 or_ln39_2_fu_320_p2 or_ln39_1_fu_326_p2 mac_muladd_10ns_7ns_5ns_17_4_1_U1 add_ln45_fu_435_p2 mac_mul_sub_10ns_7ns_17ns_17_4_1_U2 ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3 add_ln45_1_fu_440_p2 empty_11_fu_453_p3 j_fu_332_p2 add_ln35_1_fu_338_p2 select_ln35_1_fu_344_p3 add_ln34_1_fu_352_p2 icmp_ln36_fu_358_p2 icmp_ln35_fu_364_p2 add_ln34_fu_370_p2 icmp_ln34_fu_376_p2"
        }]
    },
    "Info": {
      "pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pad1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3": {
        "Latency": {
          "LatencyBest": "92261",
          "LatencyAvg": "92261",
          "LatencyWorst": "92261",
          "PipelineII": "92256",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.309"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3",
            "TripCount": "92256",
            "Latency": "92259",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "228",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "616",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pad1": {
        "Latency": {
          "LatencyBest": "92262",
          "LatencyAvg": "92262",
          "LatencyWorst": "92262",
          "PipelineII": "92263",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.309"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "312",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "669",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-25 23:13:12 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
