Timing Analyzer report for quartus_compile
Wed Apr  5 15:39:03 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -2.982 (VIOLATED)
           28. Path #2: Setup slack is -2.959 (VIOLATED)
           29. Path #3: Setup slack is -2.958 (VIOLATED)
           30. Path #4: Setup slack is -2.950 (VIOLATED)
           31. Path #5: Setup slack is -2.942 (VIOLATED)
           32. Path #6: Setup slack is -2.942 (VIOLATED)
           33. Path #7: Setup slack is -2.940 (VIOLATED)
           34. Path #8: Setup slack is -2.939 (VIOLATED)
           35. Path #9: Setup slack is -2.939 (VIOLATED)
           36. Path #10: Setup slack is -2.935 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.020 
           40. Path #2: Hold slack is 0.021 
           41. Path #3: Hold slack is 0.021 
           42. Path #4: Hold slack is 0.022 
           43. Path #5: Hold slack is 0.022 
           44. Path #6: Hold slack is 0.022 
           45. Path #7: Hold slack is 0.022 
           46. Path #8: Hold slack is 0.022 
           47. Path #9: Hold slack is 0.023 
           48. Path #10: Hold slack is 0.023 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.297 (VIOLATED)
           52. Path #2: Recovery slack is -0.294 (VIOLATED)
           53. Path #3: Recovery slack is -0.294 (VIOLATED)
           54. Path #4: Recovery slack is -0.274 (VIOLATED)
           55. Path #5: Recovery slack is -0.271 (VIOLATED)
           56. Path #6: Recovery slack is -0.271 (VIOLATED)
           57. Path #7: Recovery slack is -0.270 (VIOLATED)
           58. Path #8: Recovery slack is -0.269 (VIOLATED)
           59. Path #9: Recovery slack is -0.269 (VIOLATED)
           60. Path #10: Recovery slack is -0.269 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.127 
           64. Path #2: Removal slack is 0.128 
           65. Path #3: Removal slack is 0.129 
           66. Path #4: Removal slack is 0.129 
           67. Path #5: Removal slack is 0.130 
           68. Path #6: Removal slack is 0.130 
           69. Path #7: Removal slack is 0.131 
           70. Path #8: Removal slack is 0.131 
           71. Path #9: Removal slack is 0.131 
           72. Path #10: Removal slack is 0.133 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 15:39:02 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/matvec/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 251.13 MHz ; 251.13 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -2.982 ; -2911.587     ; 3653               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.020 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.297 ; -78.497       ; 868                ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.127 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -333.964      ; 673                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 57
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 10, or 17.5%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 57
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 5.3%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 57
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 1.8%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.00533 years or 1.68e+05 seconds.
Typical MTBF of Design is 3.57e+06 years or 1.12e+14 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 57
Number of Synchronizer Chains Found With Unsafe MTBF: 52
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.574 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 16032    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -2.982           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 15404    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.020            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 2039     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.297           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 2039     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.127            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.982 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -2.982 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.961      ; Slow 900mV -40C Model           ;
; -2.959 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.911      ; Slow 900mV -40C Model           ;
; -2.958 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.937      ; Slow 900mV -40C Model           ;
; -2.950 ; matvec_M_reg[4]                                                                                                                                                                                                                                                                                                        ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.930      ; Slow 900mV -40C Model           ;
; -2.942 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.921      ; Slow 900mV -40C Model           ;
; -2.942 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                          ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.921      ; Slow 900mV -40C Model           ;
; -2.940 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.919      ; Slow 900mV -40C Model           ;
; -2.939 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.918      ; Slow 900mV -40C Model           ;
; -2.939 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.907      ; Slow 900mV -40C Model           ;
; -2.935 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ; clock        ; clock       ; 1.000        ; -0.047     ; 3.887      ; Slow 900mV -40C Model           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -2.982 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.081                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.099                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.982 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.961  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 1.398       ; 35         ; 0.008 ; 0.459 ;
;    Cell                ;        ; 29    ; 2.343       ; 59         ; 0.000 ; 0.596 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                         ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                             ;
; 8.081   ; 3.961   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X98_Y123_N25       ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|q                                                                           ;
;   4.515 ;   0.175 ; RR ; CELL   ; 11     ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[16]                                                         ;
;   4.795 ;   0.280 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|datac                                                                                                                   ;
;   4.976 ;   0.181 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|combout                                                                                                                 ;
;   4.981 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6~la_mlab/laboutb[7]                                                                                                      ;
;   5.139 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|dataf              ;
;   5.181 ;   0.042 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|combout            ;
;   5.185 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2~la_lab/laboutb[15] ;
;   5.422 ;   0.237 ; FF ; IC     ; 3      ; MLABCELL_X96_Y125_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~21|dataf                                                                                                                         ;
;   5.973 ;   0.551 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.981 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.109 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X96_Y124_N30 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~81|cin                                                                                                                           ;
;   6.139 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N33 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~85|cout                                                                                                                          ;
;   6.139 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N36 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~89|cin                                                                                                                           ;
;   6.172 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93|cout                                                                                                                          ;
;   6.172 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~97|cin                                                                                                                           ;
;   6.197 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N45 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~101|cout                                                                                                                         ;
;   6.197 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N48 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~105|cin                                                                                                                          ;
;   6.231 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N51 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~109|cout                                                                                                                         ;
;   6.231 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X96_Y124_N54 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~113|cin                                                                                                                          ;
;   6.467 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117|sumout                                                                                                                       ;
;   6.472 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117~la_mlab/laboutb[19]                                                                                                          ;
;   6.728 ;   0.256 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|dataf                                                                                                                        ;
;   7.324 ;   0.596 ; FR ; CELL   ; 3      ; LABCELL_X95_Y123_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~157|cin                                                                                                                          ;
;   7.350 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N33  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~161|cout                                                                                                                         ;
;   7.350 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|cin                                                                                                                          ;
;   7.382 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N39  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~169|cout                                                                                                                         ;
;   7.382 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y123_N42  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~173|cin                                                                                                                          ;
;   7.405 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~177|cout                                                                                                                         ;
;   7.405 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N48  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~181|cin                                                                                                                          ;
;   7.437 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~185|cout                                                                                                                         ;
;   7.437 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|cin                                                                                                                          ;
;   7.619 ;   0.182 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|sumout                                                                                                                       ;
;   7.622 ;   0.003 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189~la_lab/laboutb[16]                                                                                                           ;
;   8.081 ;   0.459 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|portadatain[0]                                                            ;
;   8.081 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.099   ; 0.026   ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N42 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -2.959 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.031                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.072                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.959 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.911  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.193       ; 31         ; 0.008 ; 0.280 ;
;    Cell                ;        ; 27    ; 2.498       ; 64         ; 0.000 ; 0.639 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                         ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                             ;
; 8.031   ; 3.911   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X98_Y123_N25       ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|q                                                                           ;
;   4.515 ;   0.175 ; RR ; CELL   ; 11     ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[16]                                                         ;
;   4.795 ;   0.280 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|datac                                                                                                                   ;
;   4.976 ;   0.181 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|combout                                                                                                                 ;
;   4.981 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6~la_mlab/laboutb[7]                                                                                                      ;
;   5.139 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|dataf              ;
;   5.181 ;   0.042 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|combout            ;
;   5.185 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2~la_lab/laboutb[15] ;
;   5.422 ;   0.237 ; FF ; IC     ; 3      ; MLABCELL_X96_Y125_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~21|dataf                                                                                                                         ;
;   5.973 ;   0.551 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.981 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.109 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X96_Y124_N30 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~81|cin                                                                                                                           ;
;   6.139 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N33 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~85|cout                                                                                                                          ;
;   6.139 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N36 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~89|cin                                                                                                                           ;
;   6.172 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93|cout                                                                                                                          ;
;   6.172 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~97|cin                                                                                                                           ;
;   6.197 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N45 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~101|cout                                                                                                                         ;
;   6.197 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N48 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~105|cin                                                                                                                          ;
;   6.231 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N51 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~109|cout                                                                                                                         ;
;   6.231 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X96_Y124_N54 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~113|cin                                                                                                                          ;
;   6.467 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117|sumout                                                                                                                       ;
;   6.472 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117~la_mlab/laboutb[19]                                                                                                          ;
;   6.728 ;   0.256 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|dataf                                                                                                                        ;
;   7.367 ;   0.639 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N57  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~193|cout                                                                                                                         ;
;   7.382 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X95_Y122_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~197|cin                                                                                                                          ;
;   7.500 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X95_Y122_N3   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~201|cout                                                                                                                         ;
;   7.500 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y122_N6   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~205|cin                                                                                                                          ;
;   7.532 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y122_N9   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~209|cout                                                                                                                         ;
;   7.532 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y122_N12  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~213|cin                                                                                                                          ;
;   7.555 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y122_N15  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~217|cout                                                                                                                         ;
;   7.555 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y122_N18  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~221|cin                                                                                                                          ;
;   7.788 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X95_Y122_N21  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~225|sumout                                                                                                                       ;
;   7.792 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y122_N21  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~225~la_lab/laboutt[15]                                                                                                           ;
;   8.031 ;   0.239 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                            ;
;   8.031 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.072   ; -0.001  ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N39 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -2.958 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.057                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.099                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.958 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.937  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.308       ; 33         ; 0.008 ; 0.459 ;
;    Cell                ;        ; 29    ; 2.409       ; 61         ; 0.000 ; 0.553 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                         ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                             ;
; 8.057   ; 3.937   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X98_Y123_N25       ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|q                                                                           ;
;   4.515 ;   0.175 ; RR ; CELL   ; 11     ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[16]                                                         ;
;   4.795 ;   0.280 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|datac                                                                                                                   ;
;   4.976 ;   0.181 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|combout                                                                                                                 ;
;   4.981 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6~la_mlab/laboutb[7]                                                                                                      ;
;   5.139 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|dataf              ;
;   5.181 ;   0.042 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|combout            ;
;   5.185 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2~la_lab/laboutb[15] ;
;   5.422 ;   0.237 ; FF ; IC     ; 3      ; MLABCELL_X96_Y125_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~21|dataf                                                                                                                         ;
;   5.973 ;   0.551 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.981 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.095 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N3  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~45|cout                                                                                                                          ;
;   6.095 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N6  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~49|cin                                                                                                                           ;
;   6.128 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N9  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~53|cout                                                                                                                          ;
;   6.128 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N12 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~57|cin                                                                                                                           ;
;   6.153 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~61|cout                                                                                                                          ;
;   6.153 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N18 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~65|cin                                                                                                                           ;
;   6.187 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N21 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~69|cout                                                                                                                          ;
;   6.187 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N24 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~73|cin                                                                                                                           ;
;   6.423 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~77|sumout                                                                                                                        ;
;   6.428 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~77~la_mlab/laboutt[19]                                                                                                           ;
;   6.579 ;   0.151 ; FF ; IC     ; 4      ; LABCELL_X95_Y124_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~77|datad                                                                                                                         ;
;   7.132 ;   0.553 ; FF ; CELL   ; 1      ; LABCELL_X95_Y124_N57  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~113|cout                                                                                                                         ;
;   7.147 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|cin                                                                                                                          ;
;   7.300 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X95_Y123_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~157|cin                                                                                                                          ;
;   7.326 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N33  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~161|cout                                                                                                                         ;
;   7.326 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|cin                                                                                                                          ;
;   7.358 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N39  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~169|cout                                                                                                                         ;
;   7.358 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y123_N42  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~173|cin                                                                                                                          ;
;   7.381 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~177|cout                                                                                                                         ;
;   7.381 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N48  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~181|cin                                                                                                                          ;
;   7.413 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~185|cout                                                                                                                         ;
;   7.413 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|cin                                                                                                                          ;
;   7.595 ;   0.182 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|sumout                                                                                                                       ;
;   7.598 ;   0.003 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189~la_lab/laboutb[16]                                                                                                           ;
;   8.057 ;   0.459 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|portadatain[0]                                                            ;
;   8.057 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.099   ; 0.026   ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N42 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -2.950 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_M_reg[4]                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.049                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.099                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.950 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.930  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.649       ; 89         ; 0.511 ; 3.138 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.397       ; 36         ; 0.000 ; 0.459 ;
;    Cell                ;        ; 30    ; 2.323       ; 59         ; 0.000 ; 0.596 ;
;    uTco                ;        ; 1     ; 0.210       ; 5          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.119   ; 4.119   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.119 ;   3.138 ; RR ; IC     ; 1      ; FF_X99_Y125_N44       ; High Speed ; matvec_M_reg[4]|clk                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.119 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y125_N44       ; High Speed ; matvec_M_reg[4]                                                                                                                                                                                                                                                                                                                                                                                    ;
; 8.049   ; 3.930   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.329 ;   0.210 ; RR ; uTco   ; 1      ; FF_X99_Y125_N44       ;            ; matvec_M_reg[4]|q                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.439 ;   0.110 ; RR ; CELL   ; 1      ; FF_X99_Y125_N44       ; High Speed ; matvec_M_reg[4]~la_lab/laboutb[9]                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.439 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|M[4]|input                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.439 ;   0.000 ; RR ; CELL   ; 2      ; Boundary Port         ;            ; matvec_inst|M[4]                                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.677 ;   0.238 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N18 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~2|datab                                                                                                                   ;
;   4.923 ;   0.246 ; RR ; CELL   ; 1      ; MLABCELL_X98_Y124_N18 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~2|combout                                                                                                                 ;
;   4.928 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X98_Y124_N18 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~2~la_mlab/laboutt[13]                                                                                                     ;
;   5.094 ;   0.166 ; RR ; IC     ; 1      ; LABCELL_X97_Y124_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~0|dataf              ;
;   5.136 ;   0.042 ; RR ; CELL   ; 1      ; LABCELL_X97_Y124_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~0|combout            ;
;   5.140 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y124_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~0~la_lab/laboutb[11] ;
;   5.410 ;   0.270 ; RR ; IC     ; 3      ; MLABCELL_X96_Y125_N3  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~5|datad                                                                                                                          ;
;   5.941 ;   0.531 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.949 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.077 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X96_Y124_N30 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~81|cin                                                                                                                           ;
;   6.107 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N33 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~85|cout                                                                                                                          ;
;   6.107 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N36 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~89|cin                                                                                                                           ;
;   6.140 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93|cout                                                                                                                          ;
;   6.140 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~97|cin                                                                                                                           ;
;   6.165 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N45 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~101|cout                                                                                                                         ;
;   6.165 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N48 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~105|cin                                                                                                                          ;
;   6.199 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N51 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~109|cout                                                                                                                         ;
;   6.199 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X96_Y124_N54 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~113|cin                                                                                                                          ;
;   6.435 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117|sumout                                                                                                                       ;
;   6.440 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117~la_mlab/laboutb[19]                                                                                                          ;
;   6.696 ;   0.256 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|dataf                                                                                                                        ;
;   7.292 ;   0.596 ; FR ; CELL   ; 3      ; LABCELL_X95_Y123_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~157|cin                                                                                                                          ;
;   7.318 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N33  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~161|cout                                                                                                                         ;
;   7.318 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|cin                                                                                                                          ;
;   7.350 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N39  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~169|cout                                                                                                                         ;
;   7.350 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y123_N42  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~173|cin                                                                                                                          ;
;   7.373 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~177|cout                                                                                                                         ;
;   7.373 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N48  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~181|cin                                                                                                                          ;
;   7.405 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~185|cout                                                                                                                         ;
;   7.405 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|cin                                                                                                                          ;
;   7.587 ;   0.182 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|sumout                                                                                                                       ;
;   7.590 ;   0.003 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189~la_lab/laboutb[16]                                                                                                           ;
;   8.049 ;   0.459 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|portadatain[0]                                                            ;
;   8.049 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.099   ; 0.026   ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N42 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -2.942 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.041                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.099                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.942 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.921  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 1.402       ; 36         ; 0.008 ; 0.459 ;
;    Cell                ;        ; 29    ; 2.299       ; 59         ; 0.000 ; 0.596 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                         ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                             ;
; 8.041   ; 3.921   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X98_Y123_N25       ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|q                                                                           ;
;   4.515 ;   0.175 ; RR ; CELL   ; 11     ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[16]                                                         ;
;   4.793 ;   0.278 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~10|datad                                                                                                                  ;
;   4.973 ;   0.180 ; RF ; CELL   ; 2      ; MLABCELL_X98_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~10|combout                                                                                                                ;
;   4.978 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X98_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~10~la_mlab/laboutb[9]                                                                                                     ;
;   5.150 ;   0.172 ; FF ; IC     ; 1      ; LABCELL_X97_Y124_N18  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~4|dataf              ;
;   5.193 ;   0.043 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N18  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~4|combout            ;
;   5.197 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N18  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~4~la_lab/laboutt[13] ;
;   5.426 ;   0.229 ; FF ; IC     ; 2      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|dataf                                                                                                                         ;
;   5.933 ;   0.507 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.941 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.069 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X96_Y124_N30 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~81|cin                                                                                                                           ;
;   6.099 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N33 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~85|cout                                                                                                                          ;
;   6.099 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N36 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~89|cin                                                                                                                           ;
;   6.132 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93|cout                                                                                                                          ;
;   6.132 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~97|cin                                                                                                                           ;
;   6.157 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N45 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~101|cout                                                                                                                         ;
;   6.157 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N48 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~105|cin                                                                                                                          ;
;   6.191 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N51 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~109|cout                                                                                                                         ;
;   6.191 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X96_Y124_N54 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~113|cin                                                                                                                          ;
;   6.427 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117|sumout                                                                                                                       ;
;   6.432 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117~la_mlab/laboutb[19]                                                                                                          ;
;   6.688 ;   0.256 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|dataf                                                                                                                        ;
;   7.284 ;   0.596 ; FR ; CELL   ; 3      ; LABCELL_X95_Y123_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~157|cin                                                                                                                          ;
;   7.310 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N33  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~161|cout                                                                                                                         ;
;   7.310 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|cin                                                                                                                          ;
;   7.342 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N39  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~169|cout                                                                                                                         ;
;   7.342 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y123_N42  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~173|cin                                                                                                                          ;
;   7.365 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~177|cout                                                                                                                         ;
;   7.365 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N48  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~181|cin                                                                                                                          ;
;   7.397 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~185|cout                                                                                                                         ;
;   7.397 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|cin                                                                                                                          ;
;   7.579 ;   0.182 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|sumout                                                                                                                       ;
;   7.582 ;   0.003 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189~la_lab/laboutb[16]                                                                                                           ;
;   8.041 ;   0.459 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|portadatain[0]                                                            ;
;   8.041 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.099   ; 0.026   ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N42 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -2.942 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                 ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.041                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.099                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.942 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.921  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 1.428       ; 36         ; 0.008 ; 0.459 ;
;    Cell                ;        ; 29    ; 2.273       ; 58         ; 0.000 ; 0.596 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X97_Y124_N2        ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk                                                                                                  ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y124_N2        ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                      ;
; 8.041   ; 3.921   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X97_Y124_N2        ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|q                                                                                                    ;
;   4.467 ;   0.127 ; RR ; CELL   ; 380    ; FF_X97_Y124_N2        ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid~la_lab/laboutt[1]                                                                                    ;
;   4.736 ;   0.269 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N18 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~2|datad                                                                                                                   ;
;   4.915 ;   0.179 ; RR ; CELL   ; 1      ; MLABCELL_X98_Y124_N18 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~2|combout                                                                                                                 ;
;   4.920 ;   0.005 ; RR ; CELL   ; 3      ; MLABCELL_X98_Y124_N18 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~2~la_mlab/laboutt[13]                                                                                                     ;
;   5.086 ;   0.166 ; RR ; IC     ; 1      ; LABCELL_X97_Y124_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~0|dataf              ;
;   5.128 ;   0.042 ; RR ; CELL   ; 1      ; LABCELL_X97_Y124_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~0|combout            ;
;   5.132 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y124_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~0~la_lab/laboutb[11] ;
;   5.402 ;   0.270 ; RR ; IC     ; 3      ; MLABCELL_X96_Y125_N3  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~5|datad                                                                                                                          ;
;   5.933 ;   0.531 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.941 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.069 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X96_Y124_N30 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~81|cin                                                                                                                           ;
;   6.099 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N33 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~85|cout                                                                                                                          ;
;   6.099 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N36 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~89|cin                                                                                                                           ;
;   6.132 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93|cout                                                                                                                          ;
;   6.132 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~97|cin                                                                                                                           ;
;   6.157 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N45 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~101|cout                                                                                                                         ;
;   6.157 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N48 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~105|cin                                                                                                                          ;
;   6.191 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N51 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~109|cout                                                                                                                         ;
;   6.191 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X96_Y124_N54 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~113|cin                                                                                                                          ;
;   6.427 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117|sumout                                                                                                                       ;
;   6.432 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117~la_mlab/laboutb[19]                                                                                                          ;
;   6.688 ;   0.256 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|dataf                                                                                                                        ;
;   7.284 ;   0.596 ; FR ; CELL   ; 3      ; LABCELL_X95_Y123_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~157|cin                                                                                                                          ;
;   7.310 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N33  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~161|cout                                                                                                                         ;
;   7.310 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|cin                                                                                                                          ;
;   7.342 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N39  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~169|cout                                                                                                                         ;
;   7.342 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y123_N42  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~173|cin                                                                                                                          ;
;   7.365 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~177|cout                                                                                                                         ;
;   7.365 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N48  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~181|cin                                                                                                                          ;
;   7.397 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~185|cout                                                                                                                         ;
;   7.397 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|cin                                                                                                                          ;
;   7.579 ;   0.182 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|sumout                                                                                                                       ;
;   7.582 ;   0.003 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189~la_lab/laboutb[16]                                                                                                           ;
;   8.041 ;   0.459 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|portadatain[0]                                                            ;
;   8.041 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.099   ; 0.026   ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N42 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -2.940 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.039                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.099                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.940 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.919  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.303       ; 33         ; 0.008 ; 0.459 ;
;    Cell                ;        ; 28    ; 2.396       ; 61         ; 0.000 ; 0.551 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                         ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                             ;
; 8.039   ; 3.919   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X98_Y123_N25       ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|q                                                                           ;
;   4.515 ;   0.175 ; RR ; CELL   ; 11     ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[16]                                                         ;
;   4.795 ;   0.280 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|datac                                                                                                                   ;
;   4.976 ;   0.181 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|combout                                                                                                                 ;
;   4.981 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6~la_mlab/laboutb[7]                                                                                                      ;
;   5.139 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|dataf              ;
;   5.181 ;   0.042 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|combout            ;
;   5.185 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2~la_lab/laboutb[15] ;
;   5.422 ;   0.237 ; FF ; IC     ; 3      ; MLABCELL_X96_Y125_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~21|dataf                                                                                                                         ;
;   5.973 ;   0.551 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.981 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.109 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X96_Y124_N30 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~81|cin                                                                                                                           ;
;   6.139 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N33 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~85|cout                                                                                                                          ;
;   6.139 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N36 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~89|cin                                                                                                                           ;
;   6.172 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93|cout                                                                                                                          ;
;   6.172 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~97|cin                                                                                                                           ;
;   6.197 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N45 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~101|cout                                                                                                                         ;
;   6.197 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N48 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~105|cin                                                                                                                          ;
;   6.449 ;   0.252 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N51 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~109|sumout                                                                                                                       ;
;   6.454 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N51 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~109~la_mlab/laboutb[15]                                                                                                          ;
;   6.600 ;   0.146 ; FF ; IC     ; 3      ; LABCELL_X95_Y124_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~109|dataf                                                                                                                        ;
;   7.114 ;   0.514 ; FF ; CELL   ; 1      ; LABCELL_X95_Y124_N57  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~113|cout                                                                                                                         ;
;   7.129 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|cin                                                                                                                          ;
;   7.282 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X95_Y123_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~157|cin                                                                                                                          ;
;   7.308 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N33  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~161|cout                                                                                                                         ;
;   7.308 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|cin                                                                                                                          ;
;   7.340 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N39  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~169|cout                                                                                                                         ;
;   7.340 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y123_N42  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~173|cin                                                                                                                          ;
;   7.363 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~177|cout                                                                                                                         ;
;   7.363 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N48  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~181|cin                                                                                                                          ;
;   7.395 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~185|cout                                                                                                                         ;
;   7.395 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|cin                                                                                                                          ;
;   7.577 ;   0.182 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|sumout                                                                                                                       ;
;   7.580 ;   0.003 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189~la_lab/laboutb[16]                                                                                                           ;
;   8.039 ;   0.459 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|portadatain[0]                                                            ;
;   8.039 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.099   ; 0.026   ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N42 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -2.939 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.038                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.099                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.939 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.918  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 1.307       ; 33         ; 0.008 ; 0.459 ;
;    Cell                ;        ; 24    ; 2.391       ; 61         ; 0.000 ; 0.567 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                         ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                             ;
; 8.038   ; 3.918   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X98_Y123_N25       ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|q                                                                           ;
;   4.515 ;   0.175 ; RR ; CELL   ; 11     ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[16]                                                         ;
;   4.795 ;   0.280 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|datac                                                                                                                   ;
;   4.976 ;   0.181 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|combout                                                                                                                 ;
;   4.981 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6~la_mlab/laboutb[7]                                                                                                      ;
;   5.139 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|dataf              ;
;   5.181 ;   0.042 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|combout            ;
;   5.185 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2~la_lab/laboutb[15] ;
;   5.422 ;   0.237 ; FF ; IC     ; 3      ; MLABCELL_X96_Y125_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~21|dataf                                                                                                                         ;
;   5.973 ;   0.551 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.981 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.109 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X96_Y124_N30 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~81|cin                                                                                                                           ;
;   6.139 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N33 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~85|cout                                                                                                                          ;
;   6.139 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N36 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~89|cin                                                                                                                           ;
;   6.391 ;   0.252 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93|sumout                                                                                                                        ;
;   6.396 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93~la_mlab/laboutb[7]                                                                                                            ;
;   6.546 ;   0.150 ; FF ; IC     ; 4      ; LABCELL_X95_Y124_N42  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~93|dataf                                                                                                                         ;
;   7.113 ;   0.567 ; FF ; CELL   ; 1      ; LABCELL_X95_Y124_N57  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~113|cout                                                                                                                         ;
;   7.128 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|cin                                                                                                                          ;
;   7.281 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X95_Y123_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~157|cin                                                                                                                          ;
;   7.307 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N33  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~161|cout                                                                                                                         ;
;   7.307 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|cin                                                                                                                          ;
;   7.339 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N39  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~169|cout                                                                                                                         ;
;   7.339 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y123_N42  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~173|cin                                                                                                                          ;
;   7.362 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N45  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~177|cout                                                                                                                         ;
;   7.362 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N48  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~181|cin                                                                                                                          ;
;   7.394 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y123_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~185|cout                                                                                                                         ;
;   7.394 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|cin                                                                                                                          ;
;   7.576 ;   0.182 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189|sumout                                                                                                                       ;
;   7.579 ;   0.003 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N54  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~189~la_lab/laboutb[16]                                                                                                           ;
;   8.038 ;   0.459 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|portadatain[0]                                                            ;
;   8.038 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.099   ; 0.026   ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N42 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -2.939 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.027                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.088                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.939 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.907  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 1.413       ; 36         ; 0.008 ; 0.474 ;
;    Cell                ;        ; 23    ; 2.274       ; 58         ; 0.000 ; 0.596 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                         ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                             ;
; 8.027   ; 3.907   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X98_Y123_N25       ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|q                                                                           ;
;   4.515 ;   0.175 ; RR ; CELL   ; 11     ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[16]                                                         ;
;   4.795 ;   0.280 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|datac                                                                                                                   ;
;   4.976 ;   0.181 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|combout                                                                                                                 ;
;   4.981 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6~la_mlab/laboutb[7]                                                                                                      ;
;   5.139 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|dataf              ;
;   5.181 ;   0.042 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|combout            ;
;   5.185 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2~la_lab/laboutb[15] ;
;   5.422 ;   0.237 ; FF ; IC     ; 3      ; MLABCELL_X96_Y125_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~21|dataf                                                                                                                         ;
;   5.973 ;   0.551 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.981 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.109 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X96_Y124_N30 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~81|cin                                                                                                                           ;
;   6.139 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N33 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~85|cout                                                                                                                          ;
;   6.139 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N36 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~89|cin                                                                                                                           ;
;   6.172 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~93|cout                                                                                                                          ;
;   6.172 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N42 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~97|cin                                                                                                                           ;
;   6.197 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N45 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~101|cout                                                                                                                         ;
;   6.197 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N48 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~105|cin                                                                                                                          ;
;   6.231 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N51 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~109|cout                                                                                                                         ;
;   6.231 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X96_Y124_N54 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~113|cin                                                                                                                          ;
;   6.467 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117|sumout                                                                                                                       ;
;   6.472 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N57 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~117~la_mlab/laboutb[19]                                                                                                          ;
;   6.728 ;   0.256 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|dataf                                                                                                                        ;
;   7.324 ;   0.596 ; FR ; CELL   ; 3      ; LABCELL_X95_Y123_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~157|cin                                                                                                                          ;
;   7.350 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X95_Y123_N33  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~161|cout                                                                                                                         ;
;   7.350 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|cin                                                                                                                          ;
;   7.549 ;   0.199 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165|sumout                                                                                                                       ;
;   7.553 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N36  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~165~la_lab/laboutb[4]                                                                                                            ;
;   8.027 ;   0.474 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N6  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44|portadatain[0]                                                            ;
;   8.027 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N6  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port        ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N6 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N6 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.088   ; 0.015   ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N6 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -2.935 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE        ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 8.007                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 5.072                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -2.935 (VIOLATED)                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.047 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.887  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.650       ; 89         ; 0.000 ; 3.139 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.103       ; 28         ; 0.008 ; 0.280 ;
;    Cell                ;        ; 27    ; 2.564       ; 66         ; 0.000 ; 0.553 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 89         ; 0.000 ; 2.925 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.120   ; 4.120   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.981 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.120 ;   3.139 ; RR ; IC     ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|clk                                                                         ;
;   4.120 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE                                                                             ;
; 8.007   ; 3.887   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.340 ;   0.220 ; RR ; uTco   ; 1      ; FF_X98_Y123_N25       ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE|q                                                                           ;
;   4.515 ;   0.175 ; RR ; CELL   ; 11     ; FF_X98_Y123_N25       ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg_valid_reg_q[0]~DUPLICATE~la_mlab/laboutt[16]                                                         ;
;   4.795 ;   0.280 ; RR ; IC     ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|datac                                                                                                                   ;
;   4.976 ;   0.181 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6|combout                                                                                                                 ;
;   4.981 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y124_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B1_start|thebb_matvec_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_matvec3_matvec1|source_out[0]~6~la_mlab/laboutb[7]                                                                                                      ;
;   5.139 ;   0.158 ; FF ; IC     ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|dataf              ;
;   5.181 ;   0.042 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2|combout            ;
;   5.185 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y124_N51  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec17|thei_llvm_fpga_ffwd_dest_p1024a30i32_m3417_matvec1|data_out[0]~2~la_lab/laboutb[15] ;
;   5.422 ;   0.237 ; FF ; IC     ; 3      ; MLABCELL_X96_Y125_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~21|dataf                                                                                                                         ;
;   5.973 ;   0.551 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y125_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~37|cout                                                                                                                          ;
;   5.981 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X96_Y124_N0  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~41|cin                                                                                                                           ;
;   6.095 ;   0.114 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N3  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~45|cout                                                                                                                          ;
;   6.095 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N6  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~49|cin                                                                                                                           ;
;   6.128 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N9  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~53|cout                                                                                                                          ;
;   6.128 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N12 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~57|cin                                                                                                                           ;
;   6.153 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N15 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~61|cout                                                                                                                          ;
;   6.153 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X96_Y124_N18 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~65|cin                                                                                                                           ;
;   6.187 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X96_Y124_N21 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~69|cout                                                                                                                          ;
;   6.187 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X96_Y124_N24 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~73|cin                                                                                                                           ;
;   6.423 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X96_Y124_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~77|sumout                                                                                                                        ;
;   6.428 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X96_Y124_N27 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_10~77~la_mlab/laboutt[19]                                                                                                           ;
;   6.579 ;   0.151 ; FF ; IC     ; 4      ; LABCELL_X95_Y124_N30  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~77|datad                                                                                                                         ;
;   7.132 ;   0.553 ; FF ; CELL   ; 1      ; LABCELL_X95_Y124_N57  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~113|cout                                                                                                                         ;
;   7.147 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X95_Y123_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~117|cin                                                                                                                          ;
;   7.343 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X95_Y123_N57  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~193|cout                                                                                                                         ;
;   7.358 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X95_Y122_N0   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~197|cin                                                                                                                          ;
;   7.476 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X95_Y122_N3   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~201|cout                                                                                                                         ;
;   7.476 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y122_N6   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~205|cin                                                                                                                          ;
;   7.508 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X95_Y122_N9   ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~209|cout                                                                                                                         ;
;   7.508 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y122_N12  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~213|cin                                                                                                                          ;
;   7.531 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X95_Y122_N15  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~217|cout                                                                                                                         ;
;   7.531 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y122_N18  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~221|cin                                                                                                                          ;
;   7.764 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X95_Y122_N21  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~225|sumout                                                                                                                       ;
;   7.768 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X95_Y122_N21  ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|add_11~225~la_lab/laboutt[15]                                                                                                           ;
;   8.007 ;   0.239 ; FF ; IC     ; 1      ; MLABCELL_X94_Y122_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                            ;
;   8.007 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X94_Y122_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 5.073   ; 4.073   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   1.763 ;   0.409 ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 4531   ; Boundary Port         ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.688 ;   2.925 ; RR ; IC   ; 1      ; MLABCELL_X94_Y122_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.688 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X94_Y122_N39 ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.073 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 5.072   ; -0.001  ;    ; uTsu ; 0      ; MLABCELL_X94_Y122_N39 ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.020 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.020 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_delay_0[27]                             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[27]                                   ; clock        ; clock       ; 0.000        ; -0.001     ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                           ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.254      ; Fast 900mV -40C Model           ;
; 0.021 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[10]                                   ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[10]                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.022 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                           ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.022 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[1][0] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[2][0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.258      ; Fast 900mV -40C Model           ;
; 0.022 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                     ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.022 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_0[0]                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_1[0]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.257      ; Fast 900mV -40C Model           ;
; 0.022 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[26]                                   ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[26]                        ; clock        ; clock       ; 0.000        ; -0.001     ; 0.256      ; Fast 900mV -40C Model           ;
; 0.023 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[4][0]             ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[5][0]             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.257      ; Fast 900mV -40C Model           ;
; 0.023 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]                                           ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.254      ; Fast 900mV -40C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.020 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_delay_0[27] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[27]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.478                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.458                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.160       ; 63         ; 0.000 ; 0.160 ;
;    uTco                ;        ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                            ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                        ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X98_Y117_N56     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_delay_0[27]|clk ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y117_N56     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_delay_0[27]     ;
; 2.478   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                ;
;   2.318 ;   0.096 ; FF ; uTco   ; 1      ; FF_X98_Y117_N56     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_delay_0[27]|q   ;
;   2.478 ;   0.160 ; FF ; CELL   ; 1      ; FF_X98_Y117_N55     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[27]|d         ;
;   2.478 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y117_N55     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[27]           ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                      ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                  ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X98_Y117_N55     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[27]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y117_N55     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[27]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                            ;
; 2.458   ; 0.237    ;    ; uTh    ; 1      ; FF_X98_Y117_N55     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[27]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.479                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.458                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.254 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 61         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                              ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                          ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y113_N19    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y113_N19    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.479   ; 0.254   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                  ;
;   2.324 ;   0.099 ; FF ; uTco   ; 2      ; FF_X105_Y113_N19    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.479 ;   0.155 ; FF ; CELL   ; 1      ; FF_X105_Y113_N20    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.479 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y113_N20    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                              ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                          ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X105_Y113_N20    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y113_N20    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                    ;
; 2.458   ; 0.233    ;    ; uTh    ; 1      ; FF_X105_Y113_N20    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|theredist0_i_arrayidx162_matvec0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.021 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[10]            ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[10] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.477                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.456                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                               ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X98_Y118_N8      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[10]|clk          ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y118_N8      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[10]              ;
; 2.477   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                   ;
;   2.318 ;   0.097 ; FF ; uTco   ; 1      ; FF_X98_Y118_N8      ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[10]|q            ;
;   2.477 ;   0.159 ; FF ; CELL   ; 1      ; FF_X98_Y118_N7      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[10]|d ;
;   2.477 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y118_N7      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[10]   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X98_Y118_N7      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[10]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y118_N7      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[10]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 2.456   ; 0.235    ;    ; uTh    ; 1      ; FF_X98_Y118_N7      ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[10]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.022 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.480                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.458                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.236       ; 90         ; 0.000 ; 1.963 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                          ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X102_Y111_N43    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|clk ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y111_N43    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]     ;
; 2.480   ; 0.253   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                  ;
;   2.324 ;   0.097 ; FF ; uTco   ; 2      ; FF_X102_Y111_N43    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|q   ;
;   2.480 ;   0.156 ; FF ; CELL   ; 1      ; FF_X102_Y111_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|d   ;
;   2.480 ;   0.000 ; FF ; CELL   ; 1      ; FF_X102_Y111_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.227   ; 2.227    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                          ;
;   2.494 ;   1.963  ; RR ; IC     ; 1      ; FF_X102_Y111_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|clk ;
;   2.494 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y111_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
;   2.227 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 2.458   ; 0.231    ;    ; uTh    ; 1      ; FF_X102_Y111_N44    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec7_matvec2|thei_llvm_fpga_mem_unnamed_matvec7_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.022 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[1][0] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[2][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.484                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.462                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.002       ; 90         ; 0.000 ; 1.818 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 61         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   2.226 ;   1.818 ; RR ; IC     ; 1      ; FF_X104_Y121_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[1][0]|clk ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y121_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[1][0]     ;
; 2.484   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   2.326 ;   0.100 ; FF ; uTco   ; 1      ; FF_X104_Y121_N35    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[1][0]|q   ;
;   2.484 ;   0.158 ; FF ; CELL   ; 1      ; FF_X104_Y121_N34    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[2][0]|d   ;
;   2.484 ;   0.000 ; FF ; CELL   ; 1      ; FF_X104_Y121_N34    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[2][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 2.226   ; 2.226    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                    ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X104_Y121_N34    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[2][0]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y121_N34    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[2][0]     ;
;   2.226 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                              ;
; 2.462   ; 0.236    ;    ; uTh    ; 1      ; FF_X104_Y121_N34    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp3771_pop33_matvec38_out_data_out_9|delays[2][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.022 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.477                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.455                                                                                                                                                                                                                        ;
; Slack                           ; 0.022                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                    ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X105_Y126_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y126_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.477   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                        ;
;   2.318 ;   0.097 ; FF ; uTco   ; 2      ; FF_X105_Y126_N44    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.477 ;   0.159 ; FF ; CELL   ; 1      ; FF_X105_Y126_N43    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.477 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y126_N43    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                    ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X105_Y126_N43    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y126_N43    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                          ;
; 2.455   ; 0.234    ;    ; uTh    ; 1      ; FF_X105_Y126_N43    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.022 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_0[0] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_1[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.483                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.461                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.257 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.002       ; 90         ; 0.000 ; 1.818 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 61         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   2.226 ;   1.818 ; RR ; IC     ; 1      ; FF_X102_Y121_N59    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_0[0]|clk ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N59    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_0[0]     ;
; 2.483   ; 0.257   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   2.325 ;   0.099 ; FF ; uTco   ; 1      ; FF_X102_Y121_N59    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_0[0]|q   ;
;   2.483 ;   0.158 ; FF ; CELL   ; 1      ; FF_X102_Y121_N58    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_1[0]|d   ;
;   2.483 ;   0.000 ; FF ; CELL   ; 1      ; FF_X102_Y121_N58    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_1[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 2.226   ; 2.226    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                     ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X102_Y121_N58    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_1[0]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y121_N58    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_1[0]     ;
;   2.226 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 2.461   ; 0.235    ;    ; uTh    ; 1      ; FF_X102_Y121_N58    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist8_i_first_cleanup_xor_matvec4_q_4_delay_1[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.022 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[26]            ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[26] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.478                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.456                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;        ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                               ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                           ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X98_Y117_N8      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[26]|clk          ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y117_N8      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[26]              ;
; 2.478   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                   ;
;   2.319 ;   0.097 ; FF ; uTco   ; 1      ; FF_X98_Y117_N8      ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_q[26]|q            ;
;   2.478 ;   0.159 ; FF ; CELL   ; 1      ; FF_X98_Y117_N7      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[26]|d ;
;   2.478 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y117_N7      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[26]   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X98_Y117_N7      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[26]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y117_N7      ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[26]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 2.456   ; 0.235    ;    ; uTh    ; 1      ; FF_X98_Y117_N7      ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B10|thebb_matvec_B10_stall_region|thei_sfc_s_c0_in_for_body46_matvecs_c0_enter1259_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_matvecs_c0_enter1259_matvec0_aunroll_x|redist4_i_arrayidx50_matvec0_narrow_x_b_4_outputreg0_q[26]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.023 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[4][0] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.485                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.462                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.023                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.257 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.098       ; 38         ; 0.098 ; 0.098 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                        ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X105_Y120_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[4][0]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y120_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[4][0]     ;
; 2.485   ; 0.257   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                ;
;   2.326 ;   0.098 ; FF ; uTco   ; 1      ; FF_X105_Y120_N8     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[4][0]|q   ;
;   2.485 ;   0.159 ; FF ; CELL   ; 1      ; FF_X105_Y120_N7     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[5][0]|d   ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y120_N7     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                        ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X105_Y120_N7     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[5][0]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y120_N7     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[5][0]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                  ;
; 2.462   ; 0.234    ;    ; uTh    ; 1      ; FF_X105_Y120_N7     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B7|thebb_matvec_B7_stall_region|thei_sfc_s_c0_in_for_body29_matvecs_c0_enter10911_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_matvecs_c0_enter10911_matvec0_aunroll_x|redist2_sync_together88_aunroll_x_in_c0_eni3108_1_tpl_10|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.023 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.480                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.457                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.023                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.254 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.002       ; 90         ; 0.000 ; 1.818 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 62         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                          ;
;   2.226 ;   1.818 ; RR ; IC     ; 1      ; FF_X110_Y122_N34    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]|clk ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y122_N34    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]     ;
; 2.480   ; 0.254   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                  ;
;   2.322 ;   0.096 ; FF ; uTco   ; 2      ; FF_X110_Y122_N34    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[3]|q   ;
;   2.480 ;   0.158 ; FF ; CELL   ; 1      ; FF_X110_Y122_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]|d   ;
;   2.480 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y122_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.226   ; 2.226    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                          ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X110_Y122_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y122_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]     ;
;   2.226 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 2.457   ; 0.231    ;    ; uTh    ; 1      ; FF_X110_Y122_N35    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.297 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.297 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[6] ; clock        ; clock       ; 1.000        ; -0.061     ; 1.111      ; Slow 900mV 100C Model           ;
; -0.294 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[4] ; clock        ; clock       ; 1.000        ; -0.061     ; 1.111      ; Slow 900mV 100C Model           ;
; -0.294 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[3] ; clock        ; clock       ; 1.000        ; -0.061     ; 1.111      ; Slow 900mV 100C Model           ;
; -0.274 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[2]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.060     ; 1.086      ; Slow 900mV 100C Model           ;
; -0.271 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[4]                                                                                                                                                                                              ; clock        ; clock       ; 1.000        ; -0.060     ; 1.086      ; Slow 900mV 100C Model           ;
; -0.271 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[0]                                                                                                                                                                                              ; clock        ; clock       ; 1.000        ; -0.060     ; 1.086      ; Slow 900mV 100C Model           ;
; -0.270 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[10]                                                                                                                                                                                             ; clock        ; clock       ; 1.000        ; -0.060     ; 1.086      ; Slow 900mV 100C Model           ;
; -0.269 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[28]                                                                                                                                                                                             ; clock        ; clock       ; 1.000        ; -0.060     ; 1.086      ; Slow 900mV 100C Model           ;
; -0.269 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[6]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.060     ; 1.086      ; Slow 900mV 100C Model           ;
; -0.269 ; sync_resetn[2] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[4]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.060     ; 1.086      ; Slow 900mV 100C Model           ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.297 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                              ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[6] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.234                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.937                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.297 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.061 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.111  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.798       ; 72         ; 0.000 ; 0.798 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.298       ; 90         ; 0.000 ; 2.958 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                    ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                             ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                               ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                   ;
; 5.234   ; 1.111   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                        ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                 ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                 ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                                                                                                                                                                                                                         ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                                                                                                                                                                                                               ;
;   5.234 ;   0.798 ; RR ; IC     ; 1      ; FF_X96_Y125_N47     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[6]|clrn ;
;   5.234 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y125_N47     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[6]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                   ;
; 5.062   ; 4.062   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                               ;
;   4.674 ;   2.958 ; RR ; IC     ; 1      ; FF_X96_Y125_N47     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[6]|clk ;
;   4.674 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y125_N47     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[6]     ;
;   5.062 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                         ;
; 4.937   ; -0.125  ;    ; uTsu   ; 1      ; FF_X96_Y125_N47     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[6]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.294 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                              ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.234                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.294 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.061 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.111  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.798       ; 72         ; 0.000 ; 0.798 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.298       ; 90         ; 0.000 ; 2.958 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                    ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                             ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                               ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                   ;
; 5.234   ; 1.111   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                        ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                 ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                 ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                                                                                                                                                                                                                         ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                                                                                                                                                                                                               ;
;   5.234 ;   0.798 ; RR ; IC     ; 1      ; FF_X96_Y125_N44     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[4]|clrn ;
;   5.234 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y125_N44     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                   ;
; 5.062   ; 4.062   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                               ;
;   4.674 ;   2.958 ; RR ; IC     ; 1      ; FF_X96_Y125_N44     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[4]|clk ;
;   4.674 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y125_N44     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[4]     ;
;   5.062 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                         ;
; 4.940   ; -0.122  ;    ; uTsu   ; 1      ; FF_X96_Y125_N44     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.294 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                              ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.234                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.294 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.061 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.111  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.798       ; 72         ; 0.000 ; 0.798 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.298       ; 90         ; 0.000 ; 2.958 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                    ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                             ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                               ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                   ;
; 5.234   ; 1.111   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                        ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                 ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                 ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                                                                                                                                                                                                                         ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                                                                                                                                                                                                               ;
;   5.234 ;   0.798 ; RR ; IC     ; 1      ; FF_X96_Y125_N50     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[3]|clrn ;
;   5.234 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y125_N50     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                   ;
; 5.062   ; 4.062   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                               ;
;   4.674 ;   2.958 ; RR ; IC     ; 1      ; FF_X96_Y125_N50     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[3]|clk ;
;   4.674 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y125_N50     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[3]     ;
;   5.062 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                         ;
; 4.940   ; -0.122  ;    ; uTsu   ; 1      ; FF_X96_Y125_N50     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_sfc_s_c0_in_for_body6_matvecs_c0_enter8710_matvec1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_matvecs_c0_enter8710_matvec0_aunroll_x|redist6_i_arrayidx8_matvec0_trunc_sel_x_b_1_q[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.274 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 5.209                                                                                                                                                                                   ;
; Data Required Time              ; 4.935                                                                                                                                                                                   ;
; Slack                           ; -0.274 (VIOLATED)                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.086  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.773       ; 71         ; 0.000 ; 0.773 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                        ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                          ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                         ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                           ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                               ;
; 5.209   ; 1.086   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                    ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                             ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                             ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                                                                                                     ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                                                                                           ;
;   5.209 ;   0.773 ; RR ; IC     ; 1      ; FF_X103_Y127_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[2]|clrn ;
;   5.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[2]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                             ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                               ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                       ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                         ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                           ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X103_Y127_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[2]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[2]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                     ;
; 4.935   ; -0.128  ;    ; uTsu   ; 1      ; FF_X103_Y127_N8     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.271 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                 ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[4] ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 5.209                                                                                                          ;
; Data Required Time              ; 4.938                                                                                                          ;
; Slack                           ; -0.271 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.086  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.773       ; 71         ; 0.000 ; 0.773 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                       ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                  ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                      ;
; 5.209   ; 1.086   ;    ;        ;        ;                     ;            ; data path                                                                                                           ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                    ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                    ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                            ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                  ;
;   5.209 ;   0.773 ; RR ; IC     ; 1      ; FF_X103_Y127_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[4]|clrn ;
;   5.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                  ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X103_Y127_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[4]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N35    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[4]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 4.938   ; -0.125  ;    ; uTsu   ; 1      ; FF_X103_Y127_N35    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.271 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                 ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[0] ;
; Launch Clock                    ; clock                                                                                                          ;
; Latch Clock                     ; clock                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 5.209                                                                                                          ;
; Data Required Time              ; 4.938                                                                                                          ;
; Slack                           ; -0.271 (VIOLATED)                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.086  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.773       ; 71         ; 0.000 ; 0.773 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                       ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                  ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                      ;
; 5.209   ; 1.086   ;    ;        ;        ;                     ;            ; data path                                                                                                           ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                    ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                    ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                            ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                  ;
;   5.209 ;   0.773 ; RR ; IC     ; 1      ; FF_X103_Y127_N5     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[0]|clrn ;
;   5.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N5     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                      ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                            ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                  ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X103_Y127_N5     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[0]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N5     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[0]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                            ;
; 4.938   ; -0.125  ;    ; uTsu   ; 1      ; FF_X103_Y127_N5     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.270 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                  ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[10] ;
; Launch Clock                    ; clock                                                                                                           ;
; Latch Clock                     ; clock                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                        ;
; Data Arrival Time               ; 5.209                                                                                                           ;
; Data Required Time              ; 4.939                                                                                                           ;
; Slack                           ; -0.270 (VIOLATED)                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.086  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.773       ; 71         ; 0.000 ; 0.773 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                        ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                  ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                 ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                   ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                       ;
; 5.209   ; 1.086   ;    ;        ;        ;                     ;            ; data path                                                                                                            ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                     ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                     ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                             ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                   ;
;   5.209 ;   0.773 ; RR ; IC     ; 1      ; FF_X103_Y127_N20    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[10]|clrn ;
;   5.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N20    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[10]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                       ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                   ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X103_Y127_N20    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[10]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N20    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[10]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                             ;
; 4.939   ; -0.124  ;    ; uTsu   ; 1      ; FF_X103_Y127_N20    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[10]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.269 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                  ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[28] ;
; Launch Clock                    ; clock                                                                                                           ;
; Latch Clock                     ; clock                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                        ;
; Data Arrival Time               ; 5.209                                                                                                           ;
; Data Required Time              ; 4.940                                                                                                           ;
; Slack                           ; -0.269 (VIOLATED)                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.086  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.773       ; 71         ; 0.000 ; 0.773 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                        ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                  ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                 ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                   ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                       ;
; 5.209   ; 1.086   ;    ;        ;        ;                     ;            ; data path                                                                                                            ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                     ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                     ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                             ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                   ;
;   5.209 ;   0.773 ; RR ; IC     ; 1      ; FF_X103_Y127_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[28]|clrn ;
;   5.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[28]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                       ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                   ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X103_Y127_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[28]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[28]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                             ;
; 4.940   ; -0.123  ;    ; uTsu   ; 1      ; FF_X103_Y127_N2     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3_sr_1_aunroll_x|sr_2_x_q[28]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.269 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[6] ;
; Launch Clock                    ; clock                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 5.209                                                                                                                                                                                   ;
; Data Required Time              ; 4.940                                                                                                                                                                                   ;
; Slack                           ; -0.269 (VIOLATED)                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.086  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.773       ; 71         ; 0.000 ; 0.773 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                        ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                          ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                         ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                           ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                               ;
; 5.209   ; 1.086   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                    ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                             ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                             ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                                                                                                     ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                                                                                           ;
;   5.209 ;   0.773 ; RR ; IC     ; 1      ; FF_X103_Y127_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[6]|clrn ;
;   5.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[6]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                             ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                               ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                       ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                         ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                           ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X103_Y127_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[6]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[6]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                     ;
; 4.940   ; -0.123  ;    ; uTsu   ; 1      ; FF_X103_Y127_N44    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[6]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.269 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                          ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                ;
; Data Arrival Time               ; 5.209                                                                                                                                                                                   ;
; Data Required Time              ; 4.940                                                                                                                                                                                   ;
; Slack                           ; -0.269 (VIOLATED)                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.086  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.773       ; 71         ; 0.000 ; 0.773 ;
;    Cell                ;        ; 3     ; 0.117       ; 11         ; 0.000 ; 0.117 ;
;    uTco                ;        ; 1     ; 0.196       ; 18         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.299       ; 90         ; 0.000 ; 2.959 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                        ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                          ;
;   0.912 ;   0.426 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                         ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                           ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]                                                                                                                                                                               ;
; 5.209   ; 1.086   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                    ;
;   4.319 ;   0.196 ; RR ; uTco   ; 1      ; FF_X102_Y120_N40    ;            ; sync_resetn[2]|q                                                                                                                                                                             ;
;   4.436 ;   0.117 ; RR ; CELL   ; 1      ; FF_X102_Y120_N40    ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                             ;
;   4.436 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|resetn|input                                                                                                                                                                     ;
;   4.436 ;   0.000 ; RR ; CELL   ; 1295   ; Boundary Port       ;            ; matvec_inst|resetn                                                                                                                                                                           ;
;   5.209 ;   0.773 ; RR ; IC     ; 1      ; FF_X103_Y127_N29    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[4]|clrn ;
;   5.209 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N29    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                             ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                               ;
; 5.063   ; 4.063   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                       ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                         ;
;   1.716 ;   0.376 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                           ;
;   4.675 ;   2.959 ; RR ; IC     ; 1      ; FF_X103_Y127_N29    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[4]|clk ;
;   4.675 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y127_N29    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[4]     ;
;   5.063 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                     ;
; 4.940   ; -0.123  ;    ; uTsu   ; 1      ; FF_X103_Y127_N29    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thematvec_B3_merge_reg_aunroll_x|matvec_B3_merge_reg_data_reg_2_x_q[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.127 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.127 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                   ; clock        ; clock       ; 0.000        ; 0.107      ; 0.306      ; Fast 900mV -40C Model           ;
; 0.128 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                                ; clock        ; clock       ; 0.000        ; 0.112      ; 0.298      ; Fast 900mV -40C Model           ;
; 0.129 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                 ; clock        ; clock       ; 0.000        ; 0.112      ; 0.298      ; Fast 900mV -40C Model           ;
; 0.129 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.107      ; 0.306      ; Fast 900mV -40C Model           ;
; 0.130 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                ; clock        ; clock       ; 0.000        ; 0.112      ; 0.298      ; Fast 900mV -40C Model           ;
; 0.130 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head    ; clock        ; clock       ; 0.000        ; 0.107      ; 0.306      ; Fast 900mV -40C Model           ;
; 0.131 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                ; clock        ; clock       ; 0.000        ; 0.112      ; 0.298      ; Fast 900mV -40C Model           ;
; 0.131 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                 ; clock        ; clock       ; 0.000        ; 0.112      ; 0.298      ; Fast 900mV -40C Model           ;
; 0.131 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                               ; clock        ; clock       ; 0.000        ; 0.112      ; 0.298      ; Fast 900mV -40C Model           ;
; 0.133 ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]                                ; clock        ; clock       ; 0.000        ; 0.112      ; 0.298      ; Fast 900mV -40C Model           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.127 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.535                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.408                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.306 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.005       ; 90         ; 0.000 ; 1.821 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.164       ; 54         ; 0.164 ; 0.164 ;
;    Cell                ;       ; 2     ; 0.046       ; 15         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 31         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.252       ; 90         ; 0.000 ; 1.979 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                             ;
; 2.229   ; 2.229   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                     ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                         ;
;   2.229 ;   1.821 ; RR ; IC     ; 1      ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.229 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.535   ; 0.306   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                 ;
;   2.325 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y120_N44    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.371 ;   0.046 ; RR ; CELL   ; 16     ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[9] ;
;   2.535 ;   0.164 ; RR ; IC     ; 1      ; FF_X111_Y120_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES|clrn                                                              ;
;   2.535 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y120_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 2.336   ; 2.336    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                           ;
;   2.510 ;   1.979  ; RR ; IC     ; 1      ; FF_X111_Y120_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES|clk ;
;   2.510 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y120_N8     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES     ;
;   2.336 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                     ;
; 2.408   ; 0.072    ;    ; uTh    ; 1      ; FF_X111_Y120_N8     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.128 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.526                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.398                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.128                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.298 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.256       ; 90         ; 0.000 ; 1.983 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.526   ; 0.298   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.325 ;   0.097 ; RR ; uTco   ; 1      ; FF_X110_Y119_N2     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.372 ;   0.047 ; RR ; CELL   ; 7      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[1] ;
;   2.526 ;   0.154 ; RR ; IC     ; 1      ; FF_X111_Y119_N19    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]|clrn                                                          ;
;   2.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y119_N19    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 2.340   ; 2.340    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   2.514 ;   1.983  ; RR ; IC     ; 1      ; FF_X111_Y119_N19    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]|clk ;
;   2.514 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y119_N19    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]     ;
;   2.340 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 2.398   ; 0.058    ;    ; uTh    ; 1      ; FF_X111_Y119_N19    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.129 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.526                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.397                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.129                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.298 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.256       ; 90         ; 0.000 ; 1.983 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.526   ; 0.298   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.325 ;   0.097 ; RR ; uTco   ; 1      ; FF_X110_Y119_N2     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.372 ;   0.047 ; RR ; CELL   ; 7      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[1] ;
;   2.526 ;   0.154 ; RR ; IC     ; 1      ; FF_X111_Y119_N47    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]|clrn                                                           ;
;   2.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y119_N47    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 2.340   ; 2.340    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.514 ;   1.983  ; RR ; IC     ; 1      ; FF_X111_Y119_N47    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]|clk ;
;   2.514 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y119_N47    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]     ;
;   2.340 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 2.397   ; 0.057    ;    ; uTh    ; 1      ; FF_X111_Y119_N47    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.129 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                   ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.535                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.406                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.129                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.306 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.005       ; 90         ; 0.000 ; 1.821 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.164       ; 54         ; 0.164 ; 0.164 ;
;    Cell                ;       ; 2     ; 0.046       ; 15         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 31         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.252       ; 90         ; 0.000 ; 1.979 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                  ;
; 2.229   ; 2.229   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                          ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                              ;
;   2.229 ;   1.821 ; RR ; IC     ; 1      ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                                    ;
;   2.229 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                        ;
; 2.535   ; 0.306   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                      ;
;   2.325 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y120_N44    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                                      ;
;   2.371 ;   0.046 ; RR ; CELL   ; 16     ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[9]                      ;
;   2.535 ;   0.164 ; RR ; IC     ; 1      ; FF_X111_Y120_N23    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.535 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y120_N23    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 2.336   ; 2.336    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                             ;
;   2.510 ;   1.979  ; RR ; IC     ; 1      ; FF_X111_Y120_N23    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.510 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y120_N23    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.336 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 2.406   ; 0.070    ;    ; uTh    ; 1      ; FF_X111_Y120_N23    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.130 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.526                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.396                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.130                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.298 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.256       ; 90         ; 0.000 ; 1.983 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.526   ; 0.298   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.325 ;   0.097 ; RR ; uTco   ; 1      ; FF_X110_Y119_N2     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.372 ;   0.047 ; RR ; CELL   ; 7      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[1] ;
;   2.526 ;   0.154 ; RR ; IC     ; 1      ; FF_X111_Y119_N1     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0|clrn                                                          ;
;   2.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y119_N1     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 2.340   ; 2.340    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   2.514 ;   1.983  ; RR ; IC     ; 1      ; FF_X111_Y119_N1     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0|clk ;
;   2.514 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y119_N1     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0     ;
;   2.340 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 2.396   ; 0.056    ;    ; uTh    ; 1      ; FF_X111_Y119_N1     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.130 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.535                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.405                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.130                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.306 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.005       ; 90         ; 0.000 ; 1.821 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.164       ; 54         ; 0.164 ; 0.164 ;
;    Cell                ;       ; 2     ; 0.046       ; 15         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 31         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.252       ; 90         ; 0.000 ; 1.979 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                               ;
; 2.229   ; 2.229   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                           ;
;   2.229 ;   1.821 ; RR ; IC     ; 1      ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                                 ;
;   2.229 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                     ;
; 2.535   ; 0.306   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                   ;
;   2.325 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y120_N44    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                                   ;
;   2.371 ;   0.046 ; RR ; CELL   ; 16     ; FF_X110_Y120_N44    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[9]                   ;
;   2.535 ;   0.164 ; RR ; IC     ; 1      ; FF_X111_Y120_N25    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clrn ;
;   2.535 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y120_N25    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                            ;
; 2.336   ; 2.336    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                          ;
;   2.510 ;   1.979  ; RR ; IC   ; 1      ; FF_X111_Y120_N25    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head|clk ;
;   2.510 ;   0.000  ; RR ; CELL ; 1      ; FF_X111_Y120_N25    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
;   2.336 ;   -0.174 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                    ;
; 2.405   ; 0.069    ;    ; uTh  ; 1      ; FF_X111_Y120_N25    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B3|thebb_matvec_B3_stall_region|thei_llvm_fpga_mem_unnamed_matvec6_matvec3|thei_llvm_fpga_mem_unnamed_matvec6_matvec1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head     ;
+---------+----------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.131 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.526                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.395                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.131                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.298 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.256       ; 90         ; 0.000 ; 1.983 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.526   ; 0.298   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.325 ;   0.097 ; RR ; uTco   ; 1      ; FF_X110_Y119_N2     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.372 ;   0.047 ; RR ; CELL   ; 7      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[1] ;
;   2.526 ;   0.154 ; RR ; IC     ; 1      ; FF_X111_Y119_N32    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]|clrn                                                          ;
;   2.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y119_N32    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 2.340   ; 2.340    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   2.514 ;   1.983  ; RR ; IC     ; 1      ; FF_X111_Y119_N32    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]|clk ;
;   2.514 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y119_N32    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]     ;
;   2.340 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 2.395   ; 0.055    ;    ; uTh    ; 1      ; FF_X111_Y119_N32    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.131 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.526                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.395                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.131                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.298 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.256       ; 90         ; 0.000 ; 1.983 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.526   ; 0.298   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.325 ;   0.097 ; RR ; uTco   ; 1      ; FF_X110_Y119_N2     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.372 ;   0.047 ; RR ; CELL   ; 7      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[1] ;
;   2.526 ;   0.154 ; RR ; IC     ; 1      ; FF_X111_Y119_N49    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]|clrn                                                           ;
;   2.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y119_N49    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                 ;
; 2.340   ; 2.340    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.514 ;   1.983  ; RR ; IC     ; 1      ; FF_X111_Y119_N49    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]|clk ;
;   2.514 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y119_N49    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]     ;
;   2.340 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                       ;
; 2.395   ; 0.055    ;    ; uTh    ; 1      ; FF_X111_Y119_N49    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.131 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.526                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.395                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.131                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.298 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.256       ; 90         ; 0.000 ; 1.983 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.526   ; 0.298   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.325 ;   0.097 ; RR ; uTco   ; 1      ; FF_X110_Y119_N2     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.372 ;   0.047 ; RR ; CELL   ; 7      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[1] ;
;   2.526 ;   0.154 ; RR ; IC     ; 1      ; FF_X111_Y119_N38    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached|clrn                                                         ;
;   2.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y119_N38    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                   ;
; 2.340   ; 2.340    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                               ;
;   2.514 ;   1.983  ; RR ; IC     ; 1      ; FF_X111_Y119_N38    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached|clk ;
;   2.514 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y119_N38    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached     ;
;   2.340 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.395   ; 0.055    ;    ; uTh    ; 1      ; FF_X111_Y119_N38    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.133 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.526                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.393                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.133                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.298 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.256       ; 90         ; 0.000 ; 1.983 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk               ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                   ;
; 2.526   ; 0.298   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.325 ;   0.097 ; RR ; uTco   ; 1      ; FF_X110_Y119_N2     ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                 ;
;   2.372 ;   0.047 ; RR ; CELL   ; 7      ; FF_X110_Y119_N2     ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[1] ;
;   2.526 ;   0.154 ; RR ; IC     ; 1      ; FF_X111_Y119_N10    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]|clrn                                                          ;
;   2.526 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y119_N10    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                  ;
; 2.340   ; 2.340    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 402    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; matvec_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 4531   ; Boundary Port       ;            ; matvec_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   2.514 ;   1.983  ; RR ; IC     ; 1      ; FF_X111_Y119_N10    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]|clk ;
;   2.514 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y119_N10    ; High Speed ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]     ;
;   2.340 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 2.393   ; 0.053    ;    ; uTh    ; 1      ; FF_X111_Y119_N10    ;            ; matvec_inst|matvec_internal_inst|matvec_internal|thematvec_function|thebb_matvec_B4|thebb_matvec_B4_stall_region|thei_llvm_fpga_mem_unnamed_matvec8_matvec7|thei_llvm_fpga_mem_unnamed_matvec8_matvec1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 15:38:55 2023
    Info: System process ID: 228355
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/matvec/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_matvec".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.982
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -2.982           -2911.587      3653      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.020               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.297
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.297             -78.497       868      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.127
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.127               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -333.964       673      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 57 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 57
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 10, or 17.5%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 57 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 57
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 3, or 5.3%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 57 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 57
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 1.8%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 57 synchronizer chains, 52 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.00533 years or 1.68e+05 seconds.
    Critical Warning (19536): Typical MTBF of Design is 3.57e+06 years or 1.12e+14 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 57
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 52
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.574 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 2561 megabytes
    Info: Processing ended: Wed Apr  5 15:39:04 2023
    Info: Elapsed time: 00:00:09
    Info: System process ID: 228355


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 259   ; 259  ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                            ;
+-------------------------------+--------------------------------------------------------------------------------------+
; Input Port                    ; Comment                                                                              ;
+-------------------------------+--------------------------------------------------------------------------------------+
; resetn                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[0]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[1]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[2]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[3]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[4]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[5]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[6]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[7]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[8]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[9]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[10]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[11]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[12]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[13]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[14]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[15]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[16]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[17]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[18]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[19]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[20]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[21]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[22]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[23]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[24]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[25]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[26]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[27]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[28]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[29]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[30]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[31]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[32]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[33]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[34]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[35]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[36]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[37]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[38]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[39]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[40]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[41]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[42]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[43]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[44]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[45]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[46]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[47]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[48]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[49]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[50]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[51]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[52]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[53]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[54]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[55]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[56]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[57]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[58]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[59]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[60]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[61]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[62]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[63]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                             ;
+--------------------------------+---------------------------------------------------------------------------------------+
; Output Port                    ; Comment                                                                               ;
+--------------------------------+---------------------------------------------------------------------------------------+
; matvec_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                            ;
+-------------------------------+--------------------------------------------------------------------------------------+
; Input Port                    ; Comment                                                                              ;
+-------------------------------+--------------------------------------------------------------------------------------+
; resetn                        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_M[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_V[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[0]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[1]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[2]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[3]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[4]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[5]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[6]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[7]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[8]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[9]                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[10]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[11]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[12]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[13]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[14]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[15]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[16]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[17]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[18]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[19]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[20]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[21]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[22]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[23]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[24]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[25]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[26]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[27]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[28]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[29]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[30]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[31]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[32]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[33]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[34]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[35]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[36]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[37]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[38]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[39]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[40]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[41]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[42]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[43]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[44]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[45]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[46]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[47]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[48]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[49]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[50]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[51]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[52]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[53]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[54]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[55]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[56]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[57]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[58]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[59]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[60]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[61]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[62]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_Out0[63]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                             ;
+--------------------------------+---------------------------------------------------------------------------------------+
; Output Port                    ; Comment                                                                               ;
+--------------------------------+---------------------------------------------------------------------------------------+
; matvec_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; matvec_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.982    ; 0.020 ; -0.297   ; 0.127   ; -0.890              ;
;  clock           ; -2.982    ; 0.020 ; -0.297   ; 0.127   ; -0.890              ;
; Design-wide TNS  ; -2911.587 ; 0.0   ; -78.497  ; 0.0     ; -333.964            ;
;  clock           ; -2911.587 ; 0.000 ; -78.497  ; 0.000   ; -333.964            ;
+------------------+-----------+-------+----------+---------+---------------------+


