[2025-09-15 18:55:25] START suite=spec trace=429.mcf-51B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/429.mcf-51B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4850641 heartbeat IPC: 2.062 cumulative IPC: 2.062 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 7700537 heartbeat IPC: 3.509 cumulative IPC: 2.597 (Simulation time: 00 hr 01 min 51 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 7700537 cumulative IPC: 2.597 (Simulation time: 00 hr 01 min 51 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 7700537 cumulative IPC: 2.597 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 64287800 heartbeat IPC: 0.1767 cumulative IPC: 0.1767 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 113179225 heartbeat IPC: 0.2045 cumulative IPC: 0.1896 (Simulation time: 00 hr 12 min 50 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 177350873 heartbeat IPC: 0.1558 cumulative IPC: 0.1768 (Simulation time: 00 hr 17 min 32 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 232157794 heartbeat IPC: 0.1825 cumulative IPC: 0.1782 (Simulation time: 00 hr 20 min 20 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 286110789 heartbeat IPC: 0.1853 cumulative IPC: 0.1796 (Simulation time: 00 hr 23 min 12 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 343057807 heartbeat IPC: 0.1756 cumulative IPC: 0.1789 (Simulation time: 00 hr 26 min 09 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 397329790 heartbeat IPC: 0.1843 cumulative IPC: 0.1797 (Simulation time: 00 hr 28 min 52 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 454908225 heartbeat IPC: 0.1737 cumulative IPC: 0.1789 (Simulation time: 00 hr 31 min 51 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 516724307 heartbeat IPC: 0.1618 cumulative IPC: 0.1768 (Simulation time: 00 hr 34 min 48 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 566354266 cumulative IPC: 0.1766 (Simulation time: 00 hr 37 min 37 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 566354266 cumulative IPC: 0.1766 (Simulation time: 00 hr 37 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/429.mcf-51B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1766 instructions: 100000000 cycles: 566354266
CPU 0 Branch Prediction Accuracy: 85.65% MPKI: 34.58 Average ROB Occupancy at Mispredict: 31.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.7308
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 33.85
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5920813
LQ_STALL: 2018427
SQ_STALL: 14911


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 233.20155
REPLAY_LOAD: 108.12192
NON_REPLAY_LOAD: 29.729

== Total ==
ADDR_TRANS: 896660
REPLAY_LOAD: 500172
NON_REPLAY_LOAD: 4523981

== Counts ==
ADDR_TRANS: 3845
REPLAY_LOAD: 4626
NON_REPLAY_LOAD: 152174

cpu0->cpu0_STLB TOTAL        ACCESS:    7995392 HIT:    6918735 MISS:    1076657 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    7995392 HIT:    6918735 MISS:    1076657 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 284.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   14972628 HIT:    6019899 MISS:    8952729 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    9878078 HIT:    3179843 MISS:    6698235 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     320398 HIT:     167614 MISS:     152784 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    2460708 HIT:    2460587 MISS:        121 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    2313444 HIT:     211855 MISS:    2101589 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 121 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2612118 HIT:    2612118 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    2612118 HIT:    2612118 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33757125 HIT:   18389236 MISS:   15367889 MSHR_MERGE:    2855901
cpu0->cpu0_L1D LOAD         ACCESS:   26418390 HIT:   13938209 MISS:   12480181 MSHR_MERGE:    2602039
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4855393 HIT:    4304159 MISS:     551234 MSHR_MERGE:     230832
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2483342 HIT:     146868 MISS:    2336474 MSHR_MERGE:      23030
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 98.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2050404 HIT:    2050404 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    2050404 HIT:    2050404 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31001853 HIT:   19593393 MISS:   11408460 MSHR_MERGE:    3413068
cpu0->cpu0_DTLB LOAD         ACCESS:   31001853 HIT:   19593393 MISS:   11408460 MSHR_MERGE:    3413068
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 43.48 cycles
cpu0->LLC TOTAL        ACCESS:   10536511 HIT:    3079175 MISS:    7457336 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    6698235 HIT:    1022777 MISS:    5675458 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     152784 HIT:      28960 MISS:     123824 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    1583903 HIT:    1571021 MISS:      12882 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    2101589 HIT:     456417 MISS:    1645172 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5781
  ROW_BUFFER_MISS:    7438300
  AVG DBUS CONGESTED CYCLE: 4.113
Channel 0 WQ ROW_BUFFER_HIT:     353791
  ROW_BUFFER_MISS:    1166602
  FULL:          0
Channel 0 REFRESHES ISSUED:      47196
[2025-09-15 19:33:02] END   suite=spec trace=429.mcf-51B (rc=0)
