<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>&quot;SSEPlus&quot;: include/SSEPlus_SSE3.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.4 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li class="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul>
</div>
<h1>include/SSEPlus_SSE3.h</h1><a href="_s_s_e_plus___s_s_e3_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//</span>
<a name="l00002"></a>00002 <span class="comment">// Copyright (c) 2006-2008 Advanced Micro Devices, Inc. All Rights Reserved.</span>
<a name="l00003"></a>00003 <span class="comment">// This software is subject to the Apache v2.0 License.</span>
<a name="l00004"></a>00004 <span class="comment">//</span>
<a name="l00005"></a>00005 <span class="preprocessor">#ifndef __SSEPLUS_SSE3_H__</span>
<a name="l00006"></a>00006 <span class="preprocessor"></span><span class="preprocessor">#define __SSEPLUS_SSE3_H__</span>
<a name="l00007"></a>00007 <span class="preprocessor"></span>
<a name="l00008"></a>00008 <span class="preprocessor">#include "<a class="code" href="_s_s_e_plus__base_8h.html">SSEPlus_base.h</a>"</span>
<a name="l00009"></a>00009 
<a name="l00010"></a>00010 <span class="comment">//============================================</span>
<a name="l00011"></a>00011 <span class="comment">// SSE3 Native</span>
<a name="l00012"></a>00012 <span class="comment">//============================================</span>
<a name="l00013"></a>00013 __m128d   <a class="code" href="group__native___s_s_e3.html#gc5b10b6b4be212e1935aec1937ef486b">ssp_addsub_pd_SSE3</a>        ( __m128d a, __m128d b ); 
<a name="l00014"></a>00014 __m128    <a class="code" href="group__native___s_s_e3.html#g37c70114aff41c087e993fbbbe412d54">ssp_addsub_ps_SSE3</a>        ( __m128 a, __m128 b ); 
<a name="l00015"></a>00015 __m128d   <a class="code" href="group__native___s_s_e3.html#g327af9f9e7ab6b80ae53115467803fd4">ssp_hadd_pd_SSE3</a>          ( __m128d a, __m128d b ); 
<a name="l00016"></a>00016 __m128    <a class="code" href="group__native___s_s_e3.html#g23cb647facf08c95e69c064802fd07fc">ssp_hadd_ps_SSE3</a>          ( __m128 a, __m128 b ); 
<a name="l00017"></a>00017 __m128d   <a class="code" href="group__native___s_s_e3.html#g52034445e73cfa49dd43efe024315878">ssp_hsub_pd_SSE3</a>          ( __m128d a, __m128d b ); 
<a name="l00018"></a>00018 __m128    <a class="code" href="group__native___s_s_e3.html#g4a4c098661f60a52b9341ebbb5600d6a">ssp_hsub_ps_SSE3</a>          ( __m128 a, __m128 b ); 
<a name="l00019"></a>00019 __m128i   <a class="code" href="group__native___s_s_e3.html#g1f02a0487bc319995b6074545344fd46">ssp_lddqu_si128_SSE3</a>      ( __m128i <span class="keyword">const</span> *p ); 
<a name="l00020"></a>00020 __m128d   <a class="code" href="group__native___s_s_e3.html#g910274846953dcc97250e2aebfead1ee">ssp_loaddup_pd_SSE3</a>       ( <span class="keywordtype">double</span> <span class="keyword">const</span> * dp ); 
<a name="l00021"></a>00021 __m128d   <a class="code" href="group__native___s_s_e3.html#g04d3ca0dae4abc0126132a9be4e073e6">ssp_movedup_pd_SSE3</a>       ( __m128d a ); 
<a name="l00022"></a>00022 __m128    <a class="code" href="group__native___s_s_e3.html#g3fb5973cfcf015fbbf3849318113816c">ssp_movehdup_ps_SSE3</a>      ( __m128 a ); 
<a name="l00023"></a>00023 __m128    <a class="code" href="group__native___s_s_e3.html#g44b6b961746c8eb3b71477a16e667ae9">ssp_moveldup_ps_SSE3</a>      ( __m128 a ); 
<a name="l00024"></a>00024 
<a name="l00028"></a>00028 <span class="comment">//__m128i   ssp_abs_epi16_SSE3        ( __m128i a );</span>
<a name="l00029"></a>00029 <span class="comment">//__m128i   ssp_abs_epi32_SSE3        ( __m128i a );</span>
<a name="l00030"></a>00030 <span class="comment">//__m128i   ssp_abs_epi8_SSE3         ( __m128i a );</span>
<a name="l00031"></a>00031 <span class="comment">//__m64     ssp_abs_pi16_SSE3         ( __m64 a );</span>
<a name="l00032"></a>00032 <span class="comment">//__m64     ssp_abs_pi32_SSE3         ( __m64 a );</span>
<a name="l00033"></a>00033 <span class="comment">//__m64     ssp_abs_pi8_SSE3          ( __m64 a );</span>
<a name="l00034"></a>00034 <span class="comment">//__m128i   ssp_alignr_epi8_SSE3      ( __m128i a, __m128i b, int n );</span>
<a name="l00035"></a>00035 <span class="comment">//__m64     ssp_alignr_pi8_SSE3       ( __m64 a, __m64 b, int n );</span>
<a name="l00036"></a>00036 <span class="comment">//__m128i   ssp_hadd_epi16_SSE3       ( __m128i a, __m128i b );</span>
<a name="l00037"></a>00037 <span class="comment">//__m128i   ssp_hadd_epi32_SSE3       ( __m128i a, __m128i b );</span>
<a name="l00038"></a>00038 <span class="comment">//__m64     ssp_hadd_pi16_SSE3        ( __m64 a, __m64 b );</span>
<a name="l00039"></a>00039 <span class="comment">//__m64     ssp_hadd_pi32_SSE3        ( __m64 a, __m64 b );</span>
<a name="l00040"></a>00040 <span class="comment">//__m128i   ssp_hadds_epi16_SSE3      ( __m128i a, __m128i b );</span>
<a name="l00041"></a>00041 <span class="comment">//__m64     ssp_hadds_pi16_SSE3       ( __m64 a, __m64 b );</span>
<a name="l00042"></a>00042 <span class="comment">//__m128i   ssp_hsub_epi16_SSE3       ( __m128i a, __m128i b );</span>
<a name="l00043"></a>00043 <span class="comment">//__m128i   ssp_hsub_epi32_SSE3       ( __m128i a, __m128i b );</span>
<a name="l00044"></a>00044 <span class="comment">//__m64     ssp_hsub_pi16_SSE3        ( __m64 a, __m64 b );</span>
<a name="l00045"></a>00045 <span class="comment">//__m64     ssp_hsub_pi32_SSE3        ( __m64 a, __m64 b );</span>
<a name="l00046"></a>00046 <span class="comment">//__m128i   ssp_hsubs_epi16_SSE3      ( __m128i a, __m128i b );</span>
<a name="l00047"></a>00047 <span class="comment">//__m64     ssp_hsubs_pi16_SSE3       ( __m64 a, __m64 b );</span>
<a name="l00048"></a>00048 <span class="comment">//__m128i   ssp_maddubs_epi16_SSE3    ( __m128i a, __m128i b );</span>
<a name="l00049"></a>00049 <span class="comment">//__m64     ssp_maddubs_pi16_SSE3     ( __m64 a, __m64 b );</span>
<a name="l00050"></a>00050 <span class="comment">//__m128i   ssp_mulhrs_epi16_SSE3     ( __m128i a, __m128i b );</span>
<a name="l00051"></a>00051 <span class="comment">//__m64     ssp_mulhrs_pi16_SSE3      ( __m64 a, __m64 b );</span>
<a name="l00052"></a>00052 <span class="comment">//__m128i   ssp_shuffle_epi8_SSE3     ( __m128i a, __m128i b );</span>
<a name="l00053"></a>00053 <span class="comment">//__m64     ssp_shuffle_pi8_SSE3      ( __m64 a, __m64 b );</span>
<a name="l00054"></a>00054 <span class="comment">//__m128i   ssp_sign_epi16_SSE3       ( __m128i a, __m128i b );</span>
<a name="l00055"></a>00055 <span class="comment">//__m128i   ssp_sign_epi32_SSE3       ( __m128i a, __m128i b );</span>
<a name="l00056"></a>00056 <span class="comment">//__m128i   ssp_sign_epi8_SSE3        ( __m128i a, __m128i b );</span>
<a name="l00057"></a>00057 <span class="comment">//__m64     ssp_sign_pi16_SSE3        ( __m64 a, __m64 b );</span>
<a name="l00058"></a>00058 <span class="comment">//__m64     ssp_sign_pi32_SSE3        ( __m64 a, __m64 b );</span>
<a name="l00059"></a>00059 <span class="comment">//__m64     ssp_sign_pi8_SSE3         ( __m64 a, __m64 b );</span>
<a name="l00060"></a>00060 <span class="comment">//</span>
<a name="l00064"></a>00064 <span class="comment"></span><span class="comment">//__m128i   ssp_extract_si64_SSE3     ( __m128i,__m128i );   </span>
<a name="l00065"></a>00065 <span class="comment">//__m128i   ssp_extracti_si64_SSE3    ( __m128i, int, int );   </span>
<a name="l00066"></a>00066 <span class="comment">//__m128i   ssp_insert_si64_SSE3      ( __m128i,__m128i );   </span>
<a name="l00067"></a>00067 <span class="comment">//__m128i   ssp_inserti_si64_SSE3     ( __m128i, __m128i, int, int );   </span>
<a name="l00068"></a>00068 <span class="comment">//void      ssp_stream_sd_SSE3        ( double*,__m128d );   </span>
<a name="l00069"></a>00069 <span class="comment">//void      ssp_stream_ss_SSE3        ( float*,__m128 );   </span>
<a name="l00070"></a>00070 <span class="comment">//</span>
<a name="l00074"></a>00074 <span class="comment"></span><span class="comment">//__m128i   ssp_blend_epi16_SSE3      ( __m128i v1, __m128i v2, const int mask );    </span>
<a name="l00075"></a>00075 <span class="comment">//__m128d   ssp_blend_pd_SSE3         ( __m128d v1, __m128d v2, const int mask );    </span>
<a name="l00076"></a>00076 <span class="comment">//__m128    ssp_blend_ps_SSE3         ( __m128  v1, __m128  v2, const int mask );    </span>
<a name="l00077"></a>00077 <span class="comment">//__m128i   ssp_blendv_epi8_SSE3      ( __m128i v1, __m128i v2, __m128i   mask );    </span>
<a name="l00078"></a>00078 <span class="comment">//__m128d   ssp_blendv_pd_SSE3        ( __m128d v1, __m128d v2, __m128d   mask );    </span>
<a name="l00079"></a>00079 <span class="comment">//__m128    ssp_blendv_ps_SSE3        ( __m128  v1, __m128  v2, __m128    mask );    </span>
<a name="l00080"></a>00080 <span class="comment">//__m128d   ssp_ceil_pd_SSE3          ( __m128d a );    </span>
<a name="l00081"></a>00081 <span class="comment">//__m128    ssp_ceil_ps_SSE3          ( __m128  a );    </span>
<a name="l00082"></a>00082 <span class="comment">//__m128d   ssp_ceil_sd_SSE3          ( __m128d a, __m128d b );    </span>
<a name="l00083"></a>00083 <span class="comment">//__m128    ssp_ceil_ss_SSE3          ( __m128  a, __m128  b );    </span>
<a name="l00084"></a>00084 <span class="comment">//__m128i   ssp_cmpeq_epi64_SSE3      ( __m128i val1, __m128i val2 );    </span>
<a name="l00085"></a>00085 <span class="comment">//__m128i   ssp_cvtepi16_epi32_SSE3   ( __m128i shortValues );    </span>
<a name="l00086"></a>00086 <span class="comment">//__m128i   ssp_cvtepi16_epi64_SSE3   ( __m128i shortValues );    </span>
<a name="l00087"></a>00087 <span class="comment">//__m128i   ssp_cvtepi32_epi64_SSE3   ( __m128i intValues   );    </span>
<a name="l00088"></a>00088 <span class="comment">//__m128i   ssp_cvtepi8_epi16_SSE3    ( __m128i byteValues  );    </span>
<a name="l00089"></a>00089 <span class="comment">//__m128i   ssp_cvtepi8_epi32_SSE3    ( __m128i byteValues  );    </span>
<a name="l00090"></a>00090 <span class="comment">//__m128i   ssp_cvtepi8_epi64_SSE3    ( __m128i byteValues  );    </span>
<a name="l00091"></a>00091 <span class="comment">//__m128i   ssp_cvtepu16_epi32_SSE3   ( __m128i shortValues );    </span>
<a name="l00092"></a>00092 <span class="comment">//__m128i   ssp_cvtepu16_epi64_SSE3   ( __m128i shortValues );    </span>
<a name="l00093"></a>00093 <span class="comment">//__m128i   ssp_cvtepu32_epi64_SSE3   ( __m128i intValues   );    </span>
<a name="l00094"></a>00094 <span class="comment">//__m128i   ssp_cvtepu8_epi16_SSE3    ( __m128i byteValues  );    </span>
<a name="l00095"></a>00095 <span class="comment">//__m128i   ssp_cvtepu8_epi32_SSE3    ( __m128i byteValues  );    </span>
<a name="l00096"></a>00096 <span class="comment">//__m128i   ssp_cvtepu8_epi64_SSE3    ( __m128i shortValues );    </span>
<a name="l00097"></a>00097 <span class="comment">//__m128d   ssp_dp_pd_SSE3            ( __m128d val1, __m128d val2, const int mask );    </span>
<a name="l00098"></a>00098 <span class="comment">//__m128    ssp_dp_ps_SSE3            ( __m128  val1, __m128  val2, const int mask );    </span>
<a name="l00099"></a>00099 <span class="comment">//int       ssp_extract_epi32_SSE3    ( __m128i src, const int ndx );    </span>
<a name="l00100"></a>00100 <span class="comment">//__int64   ssp_extract_epi64_SSE3    ( __m128i src, const int ndx );    </span>
<a name="l00101"></a>00101 <span class="comment">//int       ssp_extract_epi8_SSE3     ( __m128i src, const int ndx );    </span>
<a name="l00102"></a>00102 <span class="comment">//int       ssp_extract_ps_SSE3       ( __m128  src, const int ndx );    </span>
<a name="l00103"></a>00103 <span class="comment">//__m128d   ssp_floor_pd_SSE3         ( __m128d a );    </span>
<a name="l00104"></a>00104 <span class="comment">//__m128    ssp_floor_ps_SSE3         ( __m128  a );    </span>
<a name="l00105"></a>00105 <span class="comment">//__m128d   ssp_floor_sd_SSE3         ( __m128d a, __m128d b );    </span>
<a name="l00106"></a>00106 <span class="comment">//__m128    ssp_floor_ss_SSE3         ( __m128  a, __m128  b );    </span>
<a name="l00107"></a>00107 <span class="comment">//__m128i   ssp_insert_epi32_SSE3     ( __m128i dst,      int s, const int ndx );    </span>
<a name="l00108"></a>00108 <span class="comment">//__m128i   ssp_insert_epi64_SSE3     ( __m128i dst, __int64  s, const int ndx );    </span>
<a name="l00109"></a>00109 <span class="comment">//__m128i   ssp_insert_epi8_SSE3      ( __m128i dst,      int s, const int ndx );    </span>
<a name="l00110"></a>00110 <span class="comment">//__m128    ssp_insert_ps_SSE3        ( __m128  dst, __m128 src, const int ndx );    </span>
<a name="l00111"></a>00111 <span class="comment">//__m128i   ssp_max_epi32_SSE3        ( __m128i val1, __m128i val2 );    </span>
<a name="l00112"></a>00112 <span class="comment">//__m128i   ssp_max_epi8_SSE3         ( __m128i val1, __m128i val2 );    </span>
<a name="l00113"></a>00113 <span class="comment">//__m128i   ssp_max_epu16_SSE3        ( __m128i val1, __m128i val2 );    </span>
<a name="l00114"></a>00114 <span class="comment">//__m128i   ssp_max_epu32_SSE3        ( __m128i val1, __m128i val2 );    </span>
<a name="l00115"></a>00115 <span class="comment">//__m128i   ssp_min_epi32_SSE3        ( __m128i val1, __m128i val2 );    </span>
<a name="l00116"></a>00116 <span class="comment">//__m128i   ssp_min_epi8_SSE3         ( __m128i val1, __m128i val2 );    </span>
<a name="l00117"></a>00117 <span class="comment">//__m128i   ssp_min_epu16_SSE3        ( __m128i val1, __m128i val2 );    </span>
<a name="l00118"></a>00118 <span class="comment">//__m128i   ssp_min_epu32_SSE3        ( __m128i val1, __m128i val2 );    </span>
<a name="l00119"></a>00119 <span class="comment">//__m128i   ssp_minpos_epu16_SSE3     ( __m128i shortValues );    </span>
<a name="l00120"></a>00120 <span class="comment">//__m128i   ssp_mpsadbw_epu8_SSE3     ( __m128i s1,   __m128i s2,   const int msk  );    </span>
<a name="l00121"></a>00121 <span class="comment">//__m128i   ssp_mul_epi32_SSE3        ( __m128i a,    __m128i b );    </span>
<a name="l00122"></a>00122 <span class="comment">//__m128i   ssp_mullo_epi32_SSE3      ( __m128i a,    __m128i b );    </span>
<a name="l00123"></a>00123 <span class="comment">//__m128i   ssp_packus_epi32_SSE3     ( __m128i val1, __m128i val2 );    </span>
<a name="l00124"></a>00124 <span class="comment">//__m128d   ssp_round_pd_SSE3         ( __m128d val, int iRoundMode );    </span>
<a name="l00125"></a>00125 <span class="comment">//__m128    ssp_round_ps_SSE3         ( __m128  val, int iRoundMode );    </span>
<a name="l00126"></a>00126 <span class="comment">//__m128d   ssp_round_sd_SSE3         ( __m128d dst, __m128d val, int iRoundMode );    </span>
<a name="l00127"></a>00127 <span class="comment">//__m128    ssp_round_ss_SSE3         ( __m128  dst, __m128  val, int iRoundMode );    </span>
<a name="l00128"></a>00128 <span class="comment">//__m128i   ssp_stream_load_si128_SSE3( __m128i* v1 );    </span>
<a name="l00129"></a>00129 <span class="comment">//int       ssp_testc_si128_SSE3      ( __m128i mask, __m128i val );    </span>
<a name="l00130"></a>00130 <span class="comment">//int       ssp_testnzc_si128_SSE3    ( __m128i mask, __m128i s2  );    </span>
<a name="l00131"></a>00131 <span class="comment">//int       ssp_testz_si128_SSE3      ( __m128i mask, __m128i val );  </span>
<a name="l00132"></a>00132 <span class="comment">//</span>
<a name="l00136"></a>00136 <span class="comment"></span><span class="comment">//int       ssp_cmpestra_SSE3         ( __m128i a, int la, __m128i b, int lb, const int mode );</span>
<a name="l00137"></a>00137 <span class="comment">//int       ssp_cmpestrc_SSE3         ( __m128i a, int la, __m128i b, int lb, const int mode );</span>
<a name="l00138"></a>00138 <span class="comment">//int       ssp_cmpestri_SSE3         ( __m128i a, int la, __m128i b, int lb, const int mode );</span>
<a name="l00139"></a>00139 <span class="comment">//__m128i   ssp_cmpestrm_SSE3         ( __m128i a, int la, __m128i b, int lb, const int mode );</span>
<a name="l00140"></a>00140 <span class="comment">//int       ssp_cmpestro_SSE3         ( __m128i a, int la, __m128i b, int lb, const int mode );</span>
<a name="l00141"></a>00141 <span class="comment">//int       ssp_cmpestrs_SSE3         ( __m128i a, int la, __m128i b, int lb, const int mode );</span>
<a name="l00142"></a>00142 <span class="comment">//int       ssp_cmpestrz_SSE3         ( __m128i a, int la, __m128i b, int lb, const int mode );</span>
<a name="l00143"></a>00143 <span class="comment">//__m128i   ssp_cmpgt_epi64_SSE3      ( __m128i a, __m128i b );</span>
<a name="l00144"></a>00144 <span class="comment">//int       ssp_cmpistra_SSE3         ( __m128i a, __m128i b, const int mode );</span>
<a name="l00145"></a>00145 <span class="comment">//int       ssp_cmpistrc_SSE3         ( __m128i a, __m128i b, const int mode );</span>
<a name="l00146"></a>00146 <span class="comment">//int       ssp_cmpistri_SSE3         ( __m128i a, __m128i b, const int mode );</span>
<a name="l00147"></a>00147 <span class="comment">//__m128i   ssp_cmpistrm_SSE3         ( __m128i a, __m128i b, const int mode );</span>
<a name="l00148"></a>00148 <span class="comment">//int       ssp_cmpistro_SSE3         ( __m128i a, __m128i b, const int mode );</span>
<a name="l00149"></a>00149 <span class="comment">//int       ssp_cmpistrs_SSE3         ( __m128i a, __m128i b, const int mode );</span>
<a name="l00150"></a>00150 <span class="comment">//int       ssp_cmpistrz_SSE3         ( __m128i a, __m128i b, const int mode );</span>
<a name="l00151"></a>00151 <span class="comment">//unsigned int     ssp_crc32_u16_SSE3 ( unsigned int crc, unsigned short   v );</span>
<a name="l00152"></a>00152 <span class="comment">//unsigned int     ssp_crc32_u32_SSE3 ( unsigned int crc, unsigned int     v );</span>
<a name="l00153"></a>00153 <span class="comment">//unsigned __int64 ssp_crc32_u64_SSE3 ( unsigned int crc, unsigned __int64 v );</span>
<a name="l00154"></a>00154 <span class="comment">//unsigned int     ssp_crc32_u8_SSE3  ( unsigned int crc, unsigned char    v );</span>
<a name="l00155"></a>00155 <span class="comment">//int       ssp_popcnt_u32_SSE3       ( unsigned int a     );</span>
<a name="l00156"></a>00156 <span class="comment">//int       ssp_popcnt_u64_SSE3       ( unsigned __int64 a );</span>
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 <span class="preprocessor">#include "<a class="code" href="_s_s_e_plus__native___s_s_e3_8h.html">native/SSEPlus_native_SSE3.h</a>"</span> 
<a name="l00159"></a>00159 <span class="preprocessor">#include "<a class="code" href="_s_s_e_plus__emulation___s_s_e3_8h.html">emulation/SSEPlus_emulation_SSE3.h</a>"</span> 
<a name="l00160"></a>00160 <span class="preprocessor">#include "<a class="code" href="_s_s_e_plus__arithmetic___s_s_e3_8h.html">arithmetic/SSEPlus_arithmetic_SSE3.h</a>"</span>
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="preprocessor">#endif // __SSEPLUS_SSE3_H__</span>
</pre></div><hr size="1"><address style="text-align: right;"><small>Generated on Wed May 21 15:34:45 2008 for "SSEPlus" by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.4 </small></address>
</body>
</html>
