{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698392269984 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cmos4 EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"cmos4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698392270069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698392270100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698392270101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698392270101 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 959 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270139 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 960 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270139 ""}  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 959 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698392270139 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270140 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[1\] 108 65 0 0 " "Implementing clock multiplication of 108, clock division of 65, and phase shift of 0 degrees (0 ps) for pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 938 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270140 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2500 0 0 " "Implementing clock multiplication of 1, clock division of 2500, and phase shift of 0 degrees (0 ps) for pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 939 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270140 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698392270140 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3745 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270141 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] 10 3 -90 -1500 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3746 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270141 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3747 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270141 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] 10 3 0 0 " "Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3748 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698392270141 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 42 2 0 } } { "" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698392270141 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 " "Atom \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 " "Atom \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 " "Atom \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1698392270146 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1698392270146 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270333 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270333 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270333 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270334 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270334 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270334 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270335 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270335 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270335 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270336 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270336 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270336 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270337 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270337 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270337 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270338 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270338 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270338 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270339 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270339 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270339 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270340 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270340 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270340 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270341 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270341 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270341 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270341 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270342 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270342 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270342 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270343 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270343 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270343 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270343 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270344 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270344 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270344 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270344 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270345 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270345 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270345 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270346 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270346 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270346 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270347 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270347 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270347 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270348 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270348 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270348 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270349 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270349 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270349 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270350 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270350 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270350 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270351 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270351 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270351 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270352 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270352 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270352 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270353 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270353 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270353 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270353 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270354 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270354 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270354 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270354 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270355 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270355 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270355 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270356 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270356 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270356 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270356 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270357 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270357 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270357 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270358 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270358 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270358 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270359 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270359 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270359 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270360 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270360 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270360 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270361 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270361 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270361 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m8\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1228 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270362 "|top_sdv|fifo_32w32r:fifo_camera_m8|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m7\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1167 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270362 "|top_sdv|fifo_32w32r:fifo_camera_m7|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15 clk0 GND " "WYSIWYG primitive \"fifo_32w32r:fifo_camera_m6\|dcfifo:dcfifo_component\|dcfifo_1tk1:auto_generated\|altsyncram_qj31:fifo_ram\|ram_block8a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_qj31.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altsyncram_qj31.tdf" 37 2 0 } } { "db/dcfifo_1tk1.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/dcfifo_1tk1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "fifo_32w32r.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/fifo_32w32r.v" 91 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 1105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1698392270362 "|top_sdv|fifo_32w32r:fifo_camera_m6|dcfifo:dcfifo_component|dcfifo_1tk1:auto_generated|altsyncram_qj31:fifo_ram|ram_block8a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698392271034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698392271210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698392271210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698392271210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698392271210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698392271210 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698392271210 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40136 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698392271222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40138 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698392271222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40140 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698392271222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40142 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698392271222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40144 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698392271222 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698392271222 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698392271225 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698392271252 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 and the PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 108 " "The value of the parameter \"M\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 108" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 16610 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 16610" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 35714 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 is 35714" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1698392271948 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 937 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1698392271948 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 " "The input ports of the PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and the PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 ARESET " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271950 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASEUPDOWN " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271950 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASESTEP " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271950 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 SCANCLK " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271950 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271950 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271950 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271950 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 959 9662 10382 0}  }  } } { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1698392271950 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 " "The input ports of the PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and the PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 ARESET " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 937 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271951 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASEUPDOWN " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 937 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271951 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASESTEP " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 937 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271951 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 SCANCLK " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 937 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271951 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 937 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271951 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 937 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271951 ""} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 PHASECOUNTERSELECT " "PLL ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 and PLL pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 937 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1698392271951 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0} { 0 { 0 ""} 0 937 9662 10382 0}  }  } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1698392271951 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 0 Pin_T21 " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_T21\"" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1698392272002 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_2il3 " "Entity altpll_2il3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1tk1 " "Entity dcfifo_1tk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gf9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gf9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bul1 " "Entity dcfifo_bul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_g7n1 " "Entity dcfifo_g7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_bf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_bf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_af9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_af9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kuk1 " "Entity dcfifo_kuk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_if9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_if9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392273062 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1698392273062 ""}
{ "Info" "ISTA_SDC_FOUND" "ethernet_test.sdc " "Reading SDC File: 'ethernet_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698392273159 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name source_clk source_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name source_clk source_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 108 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 108 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273172 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1698392273172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698392273173 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_example_top.sdc " "Reading SDC File: 'ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698392273180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 1 pnf port " "Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273182 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273182 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273182 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273182 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698392273185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1698392273285 ""}
{ "Info" "ISTA_SDC_FOUND" "cmos4.sdc " "Reading SDC File: 'cmos4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698392273429 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273430 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "e_rxc " "Overwriting existing clock: e_rxc" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273431 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "source_clk " "Overwriting existing clock: source_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273431 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273431 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273431 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 53 m6_camera_pclk port " "Ignored filter at cmos4.sdc(53): m6_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 53 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos6_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m6_camera_pclk\}\] " "create_clock -name \{cmos6_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m6_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273432 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 54 m7_camera_pclk port " "Ignored filter at cmos4.sdc(54): m7_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 54 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos7_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m7_camera_pclk\}\] " "create_clock -name \{cmos7_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m7_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273432 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 55 m8_camera_pclk port " "Ignored filter at cmos4.sdc(55): m8_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 55 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos8_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m8_camera_pclk\}\] " "create_clock -name \{cmos8_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m8_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273432 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m6_camera_xclk port " "Ignored filter at cmos4.sdc(56): m6_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m7_camera_xclk port " "Ignored filter at cmos4.sdc(56): m7_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m8_camera_xclk port " "Ignored filter at cmos4.sdc(56): m8_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273433 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273433 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273433 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273433 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273433 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Overwriting existing clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Overwriting existing clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273434 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273436 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698392273437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 868 *ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a* keeper " "Ignored filter at cmos4.sdc(868): *ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 868 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(868): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273449 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 869 *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* keeper " "Ignored filter at cmos4.sdc(869): *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 869 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(869): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273453 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 872 *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* keeper " "Ignored filter at cmos4.sdc(872): *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 872 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(872): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273455 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 873 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* keeper " "Ignored filter at cmos4.sdc(873): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 873 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(873): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273458 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 874 *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* keeper " "Ignored filter at cmos4.sdc(874): *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1698392273460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 874 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(874): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273460 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1698392273460 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698392273490 "|top_sdv|top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273510 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1698392273510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698392273663 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1698392273664 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477) " "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273668 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273668 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1698392273668 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup source_clk (Rise) source_clk (Rise) 0.020 0.080 " "Setup clock transfer from source_clk (Rise) to source_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold source_clk (Rise) source_clk (Rise) 0.020 0.080 " "Hold clock transfer from source_clk (Rise) to source_clk (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.020 0.130 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.020 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.020 0.130 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.020 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS (Rise) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS (Rise) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS (Rise) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS (Rise) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall (Rise) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall (Rise) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS (Fall) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS (Fall) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS (Fall) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS (Fall) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall (Fall) 0.110 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall (Fall) has uncertainty 0.110 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.020 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.020 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.030 0.200 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.030 0.200 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.030 0.200 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) 0.030 0.200 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) 0.030 0.200 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) 0.030 0.200 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock (Fall) has uncertainty 0.030 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.130 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392273670 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1698392273670 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698392273672 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 65 clocks " "Found 65 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos0_pclk " "  41.666   cmos0_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos1_pclk " "  41.666   cmos1_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos2_pclk " "  41.666   cmos2_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos3_pclk " "  41.666   cmos3_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos4_pclk " "  41.666   cmos4_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666   cmos5_pclk " "  41.666   cmos5_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666    cmos_xclk " "  41.666    cmos_xclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  12.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " "   6.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        e_rxc " "   8.000        e_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.659 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.659 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.037 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  12.037 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "50000.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "50000.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   source_clk " "  20.000   source_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1698392273673 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698392273673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_2) " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274261 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_2) " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274261 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_2) " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274261 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_2) " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274261 ""}  } { { "db/altpll_2il3.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/altpll_2il3.tdf" 62 2 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3744 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4) " "Automatically promoted node pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_u0:pll_sdvga|altpll:altpll_component|pll_u0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 959 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 92 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_pll:pll_sd|altpll:altpll_component|sd_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 959 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "source_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node source_clk~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Destination node top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk" {  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 66 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 1295 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 11 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { source_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40022 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~0  " "Automatically promoted node cmos_switch_mould:cmos_eth_sel\|o_cmos_sel_pclk~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos_switch_mould:cmos_eth_sel|o_cmos_sel_pclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 13733 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 37978 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "Automatically promoted node top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0 " "Destination node top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0" {  } { { "rtl_code/sd/sd_ctrl_top.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_ctrl_top.v" 8 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 14744 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0 " "Destination node top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0" {  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 66 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 14798 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698392274262 ""}  } { { "rtl_code/sd/sd_init.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/sd/sd_init.v" 66 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 1295 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk  " "Automatically promoted node cmos_switch_mould:cmos_sd_sel\|o_cmos_sel_pclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""}  } { { "rtl_code/eth_ctrl/cmos_switch_mould.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/cmos_switch_mould.v" 73 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos_switch_mould:cmos_sd_sel|o_cmos_sel_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 8777 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Destination node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 16439 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698392274263 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1219 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3792 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Automatically promoted node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Destination node ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 4538 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698392274263 ""}  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 1130 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3809 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|hsync_r " "Destination node vga_display:vga_m0\|hsync_r" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 129 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|hsync_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3395 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|vsync_r " "Destination node vga_display:vga_m0\|vsync_r" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 151 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|vsync_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3402 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|hsync_de " "Destination node vga_display:vga_m0\|hsync_de" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 113 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|hsync_de } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3397 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|vsync_de " "Destination node vga_display:vga_m0\|vsync_de" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 114 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|vsync_de } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3403 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[1\] " "Destination node vga_display:vga_m0\|y_cnt\[1\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3371 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[4\] " "Destination node vga_display:vga_m0\|y_cnt\[4\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3367 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[3\] " "Destination node vga_display:vga_m0\|y_cnt\[3\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3368 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[2\] " "Destination node vga_display:vga_m0\|y_cnt\[2\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3370 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[5\] " "Destination node vga_display:vga_m0\|y_cnt\[5\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3373 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_display:vga_m0\|y_cnt\[8\] " "Destination node vga_display:vga_m0\|y_cnt\[8\]" {  } { { "rtl_code/vga_display/vga_display.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/vga_display/vga_display.v" 143 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_display:vga_m0|y_cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3376 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1698392274263 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698392274263 ""}  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 200 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 9541 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_ready  " "Automatically promoted node img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "img_data_pkt:eth_img_pkt\|r_all_frame_trans_state " "Destination node img_data_pkt:eth_img_pkt\|r_all_frame_trans_state" {  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 81 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_data_pkt:eth_img_pkt|r_all_frame_trans_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3276 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|slave_req~0 " "Destination node eth_trans_slave:Rslave2\|slave_req~0" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 25 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|slave_req~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 17035 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_d0~0 " "Destination node img_data_pkt:eth_img_pkt\|ddr_write_pre_first_flag_d0~0" {  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 267 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_data_pkt:eth_img_pkt|ddr_write_pre_first_flag_d0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 18120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|slave_req_t2~2 " "Destination node eth_trans_slave:Rslave2\|slave_req_t2~2" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 62 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|slave_req_t2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 18810 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|slave_req_t0~0 " "Destination node eth_trans_slave:Rslave2\|slave_req_t0~0" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 60 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|slave_req_t0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 22888 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|ddr_write_pre_first_flag_valid~2 " "Destination node eth_trans_slave:Rslave2\|ddr_write_pre_first_flag_valid~2" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 12 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|ddr_write_pre_first_flag_valid~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 26484 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_trans_slave:Rslave2\|r_rd_cyc_flag~4 " "Destination node eth_trans_slave:Rslave2\|r_rd_cyc_flag~4" {  } { { "rtl_code/eth_ctrl/eth_trans_slave.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/eth_trans_slave.v" 190 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eth_trans_slave:Rslave2|r_rd_cyc_flag~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 26498 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698392274264 ""}  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 21 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_data_pkt:eth_img_pkt|ddr_write_pre_first_flag_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3279 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 39409 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 38461 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698392274264 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698392274264 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 38901 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "img_data_pkt:eth_img_pkt\|pos_vsync  " "Automatically promoted node img_data_pkt:eth_img_pkt\|pos_vsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698392274265 ""}  } { { "rtl_code/eth_ctrl/img_data_pkt.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/eth_ctrl/img_data_pkt.v" 72 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { img_data_pkt:eth_img_pkt|pos_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3248 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698392274265 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5099 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5100 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5101 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X16_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5242 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[0\] PIN AB8 " "Node \"mem_dq\[0\]\" is constrained to location PIN AB8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[0] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 691 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10542 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10544 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10546 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X11_Y0_N1 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N1 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5241 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[1\] PIN Y8 " "Node \"mem_dq\[1\]\" is constrained to location PIN Y8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[1] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 692 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10536 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10538 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10540 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X16_Y0_N8 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5240 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[2\] PIN AA9 " "Node \"mem_dq\[2\]\" is constrained to location PIN AA9 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[2] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10530 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10532 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10534 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X19_Y0_N15 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N15 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5239 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[3\] PIN W10 " "Node \"mem_dq\[3\]\" is constrained to location PIN W10 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[3] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10524 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10526 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10528 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X19_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5238 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[4\] PIN V11 " "Node \"mem_dq\[4\]\" is constrained to location PIN V11 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[4] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10518 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10520 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X19_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X19_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10522 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X19_Y0_N8 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X19_Y0_N8 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5237 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[5\] PIN Y10 " "Node \"mem_dq\[5\]\" is constrained to location PIN Y10 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[5] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10512 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10514 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10516 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X11_Y0_N8 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N8 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5236 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[6\] PIN AB7 " "Node \"mem_dq\[6\]\" is constrained to location PIN AB7 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[6] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 697 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10506 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10508 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10510 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X16_Y0_N29 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N29 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5235 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[7\] PIN AA8 " "Node \"mem_dq\[7\]\" is constrained to location PIN AA8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[7] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 698 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10500 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10502 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10504 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X9_Y0_N8 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N8 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5234 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[8\] PIN Y7 " "Node \"mem_dq\[8\]\" is constrained to location PIN Y7 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[8] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 699 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10494 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10496 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10498 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X9_Y0_N1 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N1 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5233 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[9\] PIN U9 " "Node \"mem_dq\[9\]\" is constrained to location PIN U9 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[9] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 700 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10488 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10490 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10492 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X11_Y0_N29 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N29 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5232 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[10\] PIN V8 " "Node \"mem_dq\[10\]\" is constrained to location PIN V8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[10] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X7_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10482 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10484 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X7_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X7_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10486 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X7_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X7_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5231 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[11\] PIN W6 " "Node \"mem_dq\[11\]\" is constrained to location PIN W6 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[11] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 702 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10476 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10478 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10480 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X9_Y0_N15 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5230 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[12\] PIN W7 " "Node \"mem_dq\[12\]\" is constrained to location PIN W7 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[12] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 703 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10470 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10472 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X11_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X11_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10474 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X11_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X11_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5229 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[13\] PIN W8 " "Node \"mem_dq\[13\]\" is constrained to location PIN W8 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[13] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 704 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X5_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10464 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X5_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10466 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X5_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10468 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X5_Y0_N22 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5228 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[14\] PIN Y3 " "Node \"mem_dq\[14\]\" is constrained to location PIN Y3 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[14] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 705 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 33 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10458 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 34 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10460 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\] LAB_X9_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_9gd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_in_9gd.tdf" 35 15 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 10462 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X9_Y0_N29 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X9_Y0_N29 to improve DDIO timing" {  } { { "ddr2_phy_alt_mem_phy.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_phy_alt_mem_phy.v" 2785 -1 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 5227 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_dq\[15\] PIN AA5 " "Node \"mem_dq\[15\]\" is constrained to location PIN AA5 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_dq[15] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 27 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 706 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\] LAB_X28_Y1_N0 " "Node \"ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X28_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/ddio_bidir_n5h.tdf" 41 14 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddr_wr_ctrl:ddr_wr_ctrl|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 3716 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\]~input IOIBUF_X28_Y0_N8 " "Node \"mem_clk\[0\]~input\" is constrained to location IOIBUF_X28_Y0_N8 to improve DDIO timing" {  } { { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 23 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 40009 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "mem_clk\[0\] PIN AA17 " "Node \"mem_clk\[0\]\" is constrained to location PIN AA17 to improve DDIO timing" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 23 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1698392274354 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1698392274354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698392276116 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698392276132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698392276133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698392276149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698392276170 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698392276184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698392276184 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698392276198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698392278517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "34 EC " "Packed 34 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1698392278536 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1698392278536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698392278536 ""}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "altmemphy pin placement was successful" {  } {  } 0 165008 "altmemphy pin placement was successful" 0 0 "Fitter" 0 -1 1698392278707 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 0 " "PLL \"sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1 driven by source_clk~inputclkctrl which is OUTCLK output port of Clock control block type node source_clk~inputclkctrl " "Input port INCLK\[0\] of node \"sd_pll:pll_sd\|altpll:altpll_component\|sd_pll_altpll:auto_generated\|pll1\" is driven by source_clk~inputclkctrl which is OUTCLK output port of Clock control block type node source_clk~inputclkctrl" {  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2152 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 11 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1698392278715 ""}  } { { "db/sd_pll_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/sd_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sd_pll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/sd_pll.v" 107 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2152 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1698392278715 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1698392278720 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m5_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m5_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 107 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698392278720 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m4_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m4_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 97 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698392278720 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m3_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m3_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 87 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698392278721 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m2_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m2_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 77 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698392278721 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m1_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m1_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 66 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698392278721 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1 clk\[0\] m0_camera_xclk~output " "PLL \"pll_u0:pll_sdvga\|altpll:altpll_component\|pll_u0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"m0_camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_u0_altpll.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/db/pll_u0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/altera/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_u0.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/pll_u0.v" 111 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 2162 0 0 } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 56 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1698392278721 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr_initial_done " "Node \"ddr_initial_done\" is assigned to location or region, but does not exist in design" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr_initial_done" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698392279974 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698392279974 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698392279974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698392281834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698392286135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698392286210 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698392306113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698392306113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698392308506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.25 " "Router is attempting to preserve 0.25 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1698392309146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 4.8% " "2e+03 ns of routing delay (approximately 4.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1698392323315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698392324097 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698392324097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698392333635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698392333641 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698392333641 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "36.66 " "Total time spent on timing analysis during the Fitter is 36.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698392333970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698392334027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698392334801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698392334848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698392335981 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698392339060 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698392340800 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk\[0\] a permanently enabled " "Pin mem_clk\[0\] has a permanently enabled output enable" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_clk[0] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk\[0\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 23 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698392340888 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_clk_n\[0\] a permanently enabled " "Pin mem_clk_n\[0\] has a permanently enabled output enable" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { mem_clk_n[0] } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk_n\[0\]" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 24 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698392340888 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "e_mdio a permanently disabled " "Pin e_mdio has a permanently disabled output enable" {  } { { "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/altera/quartusii/quartus/bin64/pin_planner.ppl" { e_mdio } } } { "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/altera/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "rtl_code/top/top_sdv.v" "" { Text "F:/old_Quartus_File/cmos_eth_v2/rtl_code/top/top_sdv.v" 150 0 0 } } { "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/fpga/altera/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { e_mdio } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/old_Quartus_File/cmos_eth_v2/" { { 0 { 0 ""} 0 849 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698392340888 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698392340888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/old_Quartus_File/cmos_eth_v2/output_files/cmos4.fit.smsg " "Generated suppressed messages file F:/old_Quartus_File/cmos_eth_v2/output_files/cmos4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698392341790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 211 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6468 " "Peak virtual memory: 6468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698392343967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 15:39:03 2023 " "Processing ended: Fri Oct 27 15:39:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698392343967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698392343967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698392343967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698392343967 ""}
