// Seed: 2022553725
module module_0 #(
    parameter id_23 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15#(
        .id_16(id_17),
        .id_18(1)
    ),
    id_19,
    id_20,
    id_21
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_22, _id_23;
  logic id_24[-1 'b0 : -1] = -1;
  assign id_18 = (id_11);
  wire id_25["" : id_23], id_26;
  logic id_27;
  ;
  assign id_18 = id_1;
  final $signed(23);
  ;
  wire id_28, id_29;
endmodule
module module_1 (
    output wand id_0
    , id_7,
    output logic id_1,
    output wire id_2,
    input tri id_3,
    input supply1 id_4,
    output tri1 id_5
);
  genvar id_8;
  logic id_9;
  ;
  wire  id_10 = id_10;
  wire  id_11;
  logic id_12;
  id_13 :
  assert property (@(posedge id_7 or negedge 1) id_8) begin : LABEL_0
    id_1 = id_7;
  end
  always while (id_13);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_7,
      id_11,
      id_12,
      id_7,
      id_12,
      id_10,
      id_8,
      id_13,
      id_10,
      id_13,
      id_8,
      id_8,
      id_12,
      id_7,
      id_8
  );
endmodule
