![](https://raw.githubusercontent.com/FPGAwars/iceSRegs/main/wiki/Logo/iceSReg-collection-github.png)


# icesregs Collection

[![Icestudio][icestudio-image]][icestudio-url]
![Version][version-image]


Shift registers


## License

Licensed under [GPL-2.0](https://opensource.org/licenses/GPL-2.0).

## Install

For installing and using this colection in Icestudio follow these steps:

* Download the collection: [stable](https://github.com/FPGAwars/iceSRegs/archive/refs/tags/v0.1.0.zip) or [development](https://github.com/FPGAwars/iceSRegs/archive/refs/heads/master.zip)
* Install the collection: *Tools > Collections > Add*
* Select the collection: *Select > Collection*


## Blocks
* **Left**
* **Left-Right**
  * **SLR**
    * **02-bits**
      * SLR-ld-rst
      * SLR-ld
      * SLR-rst
      * SLR
  * **Sys**
    * **02-bits**
      * Sys-SLR-ld-rst
      * Sys-SLR-ld
      * Sys-SLR-rst
      * Sys-SLR
  * **SL**
    * **02-bits**
      * SL02-ld-rst
      * SL02-ld
      * SL02-rst
      * SL02
  * **Sys**
    * **02-bits**
      * Sys-SL-ld-rst
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **03-bits**
      * Sys-SL-ld
      * Sys-SL-rst
      * Sys-SL
    * **04-bits**
      * Sys-SL
* **Right**
  * **SR**
    * **02-bits**
      * SR02-ld-rst
      * SR02-ld
      * SR02-rst
      * SR02
      * **Blocks**
        * SR02-imp1
        * SR02-imp2
        * SR02-ld-imp1
        * SR02-ld-imp2
        * SR02-ld-rst-imp1
        * SR02-ld-rst-imp2
        * SR02-rst-imp1
        * SR02-rst-imp2
    * **03-bits**
      * SR03-ld-rst
      * SR03-ld
      * SR03-rst
      * SR03
    * **04-bits**
      * SR04-ld-rst
      * SR04-ld
      * SR04-rst
      * SR04
      * **Blocks**
        * SR04-imp1
        * SR04-imp2
        * SR04-ld-imp1
        * SR04-ld-imp2
        * SR04-ld-rst-imp1
        * SR04-ld-rst-imp2
        * SR04-rst-imp1
        * SR04-rst-imp2
    * **05-bits**
      * SR05-ld-rst
      * SR05-ld
      * SR05-rst
      * SR05
    * **06-bits**
      * SR06-ld-rst
      * SR06-ld
      * SR06-rst
      * SR06
    * **07-bits**
      * SR07-ld-rst
      * SR07-ld
      * SR07-rst
      * SR07
    * **08-bits**
      * SR08-ld-rst
      * SR08-ld
      * SR08-rst
      * SR08
      * **Blocks**
        * SR08-imp1
        * SR08-ld-imp1
        * SR08-ld-rst-imp1
        * SR08-rst-imp1
    * **09-bits**
      * SR09-ld-rst
      * SR09-ld
      * SR09-rst
      * SR09
    * **10-bits**
      * SR10-ld-rst
      * SR10-ld
      * SR10-rst
      * SR10
    * **11-bits**
      * SR11-ld-rst
      * SR11-ld
      * SR11-rst
      * SR11
    * **12-bits**
      * SR12-ld-rst
      * SR12-ld
      * SR12-rst
      * SR12
    * **16-bits**
      * SR16-ld-rst
      * SR16-ld
      * SR16-rst
      * SR16
      * **Blocks**
        * SR16-imp1
        * SR16-ld-imp1
        * SR16-ld-rst-imp1
        * SR16-rst-imp1
    * **32-bits**
      * SR32-ld-rst
      * SR32-ld
      * SR32-rst
      * SR32
      * **Blocks**
        * SR32-imp1
        * SR32-ld-imp1
        * SR32-ld-rst-imp1
        * SR32-rst-imp1
  * **Sys**
    * **02-bits**
      * Sys-SR-ld-rst
      * Sys-SR-ld
      * Sys-SR-rst
      * Sys-SR
      * **Blocks**
        * Sys-SR-imp1
        * Sys-SR-imp2
        * Sys-SR-ld-imp1
        * Sys-SR-ld-imp2
        * Sys-SR-ld-rst-imp1
        * Sys-SR-ld-rst-imp2
        * Sys-SR-rst-imp1
        * Sys-SR-rst-imp2
    * **03-bits**
      * Sys-SR3-ld-rst
      * Sys-SR3-ld
      * Sys-SR3-rst
      * Sys-SR3
    * **04-bits**
      * Sys-SR4-ld-rst
      * Sys-SR4-ld
      * Sys-SR4-rst
      * Sys-SR4
      * **Blocks**
        * Sys-SR4-imp1
        * Sys-SR4-imp2
        * Sys-SR4-ld-imp1
        * Sys-SR4-ld-imp2
        * Sys-SR4-ld-rst-imp1
        * Sys-SR4-ld-rst-imp2
        * Sys-SR4-rst-imp1
        * Sys-SR4-rst-imp2
    * **05-bits**
      * Sys-SR5-ld-rst
      * Sys-SR5-ld
      * Sys-SR5-rst
      * Sys-SR5
    * **06-bits**
      * Sys-SR6-ld-rst
      * Sys-SR6-ld
      * Sys-SR6-rst
      * Sys-SR6
    * **07-bits**
      * Sys-SR7-ld-rst
      * Sys-SR7-ld
      * Sys-SR7-rst
      * Sys-SR7
    * **08-bits**
      * Sys-SR8-ld-rst
      * Sys-SR8-ld
      * Sys-SR8-rst
      * Sys-SR8
      * **Blocks**
        * Sys-SR8-imp1
        * Sys-SR8-imp2
        * Sys-SR8-ld-imp1
        * Sys-SR8-ld-rst-imp1
        * Sys-SR8-rst-imp1
    * **09-bits**
      * Sys-SR9-ld-rst
      * Sys-SR9-ld
      * Sys-SR9-rst
      * Sys-SR9
    * **10-bits**
      * Sys-SR10-ld-rst
      * Sys-SR10-ld
      * Sys-SR10-rst
      * Sys-SR10
    * **11-bits**
      * Sys-SR11-ld-rst
      * Sys-SR11-ld
      * Sys-SR11-rst
      * Sys-SR11
    * **12-bits**
      * Sys-SR12-ld-rst
      * Sys-SR12-ld
      * Sys-SR12-rst
      * Sys-SR12
    * **16-bits**
      * Sys-SR16-ld-rst
      * Sys-SR16-ld
      * Sys-SR16-rst
      * Sys-SR16
      * **Blocks**
        * Sys-SR16-ld-imp1
        * Sys-SR16-ld-rst-imp1
        * Sys-SR16-rst-imp1
        * Sys-SR16
    * **32-bits**
      * Sys-SR32-ld-rst
      * Sys-SR32-ld
      * Sys-SR32-rst
      * Sys-SR32
      * **Blocks**
        * Sys-SR32-ld-imp1
        * Sys-SR32-ld-rst
        * Sys-SR32-rst-imp1
        * Sys-SR32

## Examples
* 00-Index
* **TESTs**
  * **Left**
  * **Left-Right**
    * **SLR**
    * **SLR-ld**
    * **SLR-ld-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **SLR-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **Sys**
    * **Sys-ld**
    * **Sys-ld-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **Sys-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **SL**
    * **SL-ld**
    * **SL-ld-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **SL-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **Sys**
    * **Sys-ld**
    * **Sys-ld-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **Sys-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
  * **Right**
    * **SR**
    * **SR-ld**
    * **SR-ld-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **05-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **06-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **07-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **08-bits**
        * 01-manual-testing
      * **09-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **10-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **11-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **12-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **16-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **32-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **05-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **06-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **07-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **08-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **09-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **10-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **11-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **12-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **16-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **32-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **SR-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **05-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **06-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **07-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **08-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **09-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **10-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **11-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **12-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **16-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **32-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **05-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **06-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **07-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **08-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **09-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **10-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **11-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **12-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **16-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **32-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **Sys**
    * **Sys-ld**
    * **Sys-ld-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **05-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **06-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **07-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **08-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **09-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **10-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **11-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **12-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **16-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **32-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **05-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **06-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **07-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **08-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **09-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **10-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **11-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **12-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **16-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **32-bits**
        * **Alhambra-II**
          * 01-manual-testing
    * **Sys-rst**
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **05-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **06-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **07-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **08-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **09-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **10-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **11-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **12-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **16-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **32-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **02-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **03-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **04-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **05-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **06-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **07-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **08-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **09-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **10-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **11-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **12-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **16-bits**
        * **Alhambra-II**
          * 01-manual-testing
      * **32-bits**
        * **Alhambra-II**
          * 01-manual-testing

## Authors
* [Juan Gonzalez-Gomez (Obijuan)](https://github.com/Obijuan)



-------
![](https://raw.githubusercontent.com/FPGAwars/iceSRegs/main/wiki/Logo/iceSReg-banner.png)


<!-- Badges -->
[icestudio-image]: https://img.shields.io/badge/collection-icestudio-blue.svg
[icestudio-url]: https://github.com/FPGAwars/icestudio
[version-image]: https://img.shields.io/badge/version-v0.1.0-orange.svg
