{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff31507\deff0\stshfdbch31506\stshfloch31506\stshfhich31506\stshfbi31507\deflang1036\deflangfe1036\themelang1036\themelangfe0\themelangcs1025{\fonttbl{\f1\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}{\f34\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria Math;}
{\f37\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\flomajor\f31500\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fdbmajor\f31501\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fhimajor\f31502\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0302020204030204}Calibri Light;}
{\fbimajor\f31503\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\flominor\f31504\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fdbminor\f31505\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fhiminor\f31506\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}
{\fbiminor\f31507\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}{\f1048\fbidi \fswiss\fcharset238\fprq2 Arial CE;}{\f1049\fbidi \fswiss\fcharset204\fprq2 Arial Cyr;}{\f1051\fbidi \fswiss\fcharset161\fprq2 Arial Greek;}
{\f1052\fbidi \fswiss\fcharset162\fprq2 Arial Tur;}{\f1053\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}{\f1054\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}{\f1055\fbidi \fswiss\fcharset186\fprq2 Arial Baltic;}
{\f1056\fbidi \fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f1378\fbidi \froman\fcharset238\fprq2 Cambria Math CE;}{\f1379\fbidi \froman\fcharset204\fprq2 Cambria Math Cyr;}{\f1381\fbidi \froman\fcharset161\fprq2 Cambria Math Greek;}
{\f1382\fbidi \froman\fcharset162\fprq2 Cambria Math Tur;}{\f1385\fbidi \froman\fcharset186\fprq2 Cambria Math Baltic;}{\f1386\fbidi \froman\fcharset163\fprq2 Cambria Math (Vietnamese);}{\f1408\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}
{\f1409\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}{\f1411\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\f1412\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}{\f1413\fbidi \fswiss\fcharset177\fprq2 Calibri (Hebrew);}
{\f1414\fbidi \fswiss\fcharset178\fprq2 Calibri (Arabic);}{\f1415\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}{\f1416\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}{\flomajor\f31508\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\flomajor\f31509\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flomajor\f31511\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flomajor\f31512\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\flomajor\f31513\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flomajor\f31514\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flomajor\f31515\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\flomajor\f31516\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbmajor\f31518\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbmajor\f31519\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fdbmajor\f31521\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbmajor\f31522\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbmajor\f31523\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fdbmajor\f31524\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbmajor\f31525\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbmajor\f31526\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fhimajor\f31528\fbidi \fswiss\fcharset238\fprq2 Calibri Light CE;}{\fhimajor\f31529\fbidi \fswiss\fcharset204\fprq2 Calibri Light Cyr;}{\fhimajor\f31531\fbidi \fswiss\fcharset161\fprq2 Calibri Light Greek;}
{\fhimajor\f31532\fbidi \fswiss\fcharset162\fprq2 Calibri Light Tur;}{\fhimajor\f31533\fbidi \fswiss\fcharset177\fprq2 Calibri Light (Hebrew);}{\fhimajor\f31534\fbidi \fswiss\fcharset178\fprq2 Calibri Light (Arabic);}
{\fhimajor\f31535\fbidi \fswiss\fcharset186\fprq2 Calibri Light Baltic;}{\fhimajor\f31536\fbidi \fswiss\fcharset163\fprq2 Calibri Light (Vietnamese);}{\fbimajor\f31538\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fbimajor\f31539\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fbimajor\f31541\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbimajor\f31542\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fbimajor\f31543\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fbimajor\f31544\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbimajor\f31545\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fbimajor\f31546\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\flominor\f31548\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flominor\f31549\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\flominor\f31551\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flominor\f31552\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flominor\f31553\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\flominor\f31554\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flominor\f31555\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flominor\f31556\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fdbminor\f31558\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbminor\f31559\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbminor\f31561\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\fdbminor\f31562\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbminor\f31563\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbminor\f31564\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\fdbminor\f31565\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbminor\f31566\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhiminor\f31568\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}
{\fhiminor\f31569\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}{\fhiminor\f31571\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\fhiminor\f31572\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}
{\fhiminor\f31573\fbidi \fswiss\fcharset177\fprq2 Calibri (Hebrew);}{\fhiminor\f31574\fbidi \fswiss\fcharset178\fprq2 Calibri (Arabic);}{\fhiminor\f31575\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}
{\fhiminor\f31576\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}{\fbiminor\f31578\fbidi \fswiss\fcharset238\fprq2 Arial CE;}{\fbiminor\f31579\fbidi \fswiss\fcharset204\fprq2 Arial Cyr;}
{\fbiminor\f31581\fbidi \fswiss\fcharset161\fprq2 Arial Greek;}{\fbiminor\f31582\fbidi \fswiss\fcharset162\fprq2 Arial Tur;}{\fbiminor\f31583\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}
{\fbiminor\f31584\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}{\fbiminor\f31585\fbidi \fswiss\fcharset186\fprq2 Arial Baltic;}{\fbiminor\f31586\fbidi \fswiss\fcharset163\fprq2 Arial (Vietnamese);}
{\f1038\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\f1039\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\f1041\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\f1042\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\f1043\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\f1044\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f1045\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\f1046\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;
\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\red0\green0\blue0;\red0\green0\blue0;}
{\*\defchp \f31506\fs22\lang1036\langfe1033\langfenp1033 }{\*\defpap \ql \li0\ri0\sa160\sl259\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 }\noqfpromote {\stylesheet{\ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 \snext0 \sqformat \spriority0 Normal;}{\*\cs10 \additive 
\ssemihidden \sunhideused \spriority1 Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\trcbpat1\trcfpat1\tblind0\tblindtype3\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv \ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 \snext11 \ssemihidden \sunhideused Normal Table;}{
\s15\ql \li720\ri0\sa160\sl259\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin720\itap0\contextualspace \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 
\sbasedon0 \snext15 \sqformat \spriority34 \styrsid945488 List Paragraph;}}{\*\revtbl {Unknown;}}{\*\rsidtbl \rsid945488\rsid1207302\rsid2639598\rsid5786247\rsid6823055\rsid7302689\rsid10231203\rsid10563460\rsid11744557\rsid12803819\rsid14563835\rsid16136233\rsid16648975}
{\mmathPr\mmathFont34\mbrkBin0\mbrkBinSub0\msmallFrac0\mdispDef1\mlMargin0\mrMargin0\mdefJc1\mwrapIndent1440\mintLim0\mnaryLim1}{\info{\author Reviewer}{\operator Reviewer}{\creatim\yr2025\mo4\dy29\hr10\min51}{\revtim\yr2025\mo4\dy29\hr10\min51}
{\version2}{\edmins0}{\nofpages21}{\nofwords10700}{\nofchars58853}{\nofcharsws69415}{\vern31}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/office/word/2003/wordml}}\paperw11906\paperh16838\margl1417\margr1417\margt1417\margb1417\gutter0\ltrsect 
\deftab708\widowctrl\ftnbj\aenddoc\hyphhotz425\trackmoves0\trackformatting1\donotembedsysfont1\relyonvml0\donotembedlingdata0\grfdocevents0\validatexml1\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0
\showxmlerrors1\noxlattoyen\expshrtn\noultrlspc\dntblnsbdb\nospaceforul\formshade\horzdoc\dgmargin\dghspace180\dgvspace180\dghorigin1417\dgvorigin1417\dghshow1\dgvshow1
\jexpand\viewkind1\viewscale60\pgbrdrhead\pgbrdrfoot\splytwnine\ftnlytwnine\htmautsp\nolnhtadjtbl\useltbaln\alntblind\lytcalctblwd\lyttblrtgr\lnbrkrule\nobrkwrptbl\snaptogridincell\allowfieldendsel\wrppunct
\asianbrkrule\rsidroot945488\newtblstyruls\nogrowautofit\usenormstyforlist\noindnmbrts\felnbrelev\nocxsptable\indrlsweleven\noafcnsttbl\afelev\utinl\hwelev\spltpgpar\notcvasp\notbrkcnstfrctbl\notvatxbx\krnprsnet\cachedcolbal \nouicompat \fet0
{\*\wgrffmtfilter 2450}\nofeaturethrottle1\ilfomacatclnup0\ltrpar \sectd \ltrsect\linex0\headery708\footery708\colsx708\endnhere\sectlinegrid360\sectdefaultcl\sectrsid10231203\sftnbj {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}
{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}
{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9
\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid945488 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 
\f31506\fs22\lang1036\langfe1033\cgrid\langnp1036\langfenp1033 {\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3 Feature Description
\par 8.3.1 Multiplexer
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device contains a very flexible input multiplexer, as shown in Figure 38. Either four single-ended signals, two}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 differential signals, or a combination of two single-ended signals and one differential signal can be measured.}
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
The multiplexer is configured by four bits (MUX[3:0]) in the configuration register. When single-ended signals are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 measured, the negative ADC input (AINN) is internally connected to AVSS by a switch within the multiplexer. For}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488  }
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 system-monitoring purposes, the analog supply (AVDD \endash  AVSS) / 4 or the currently-selected external reference}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 voltage (V(REFPx) \endash 
 V(REFNx)) / 4 can be selected as inputs to the ADC. The multiplexer also offers the possibility to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 route any of the two programmable current sources to any analog input (AINx) or to any dedicated reference pin}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (REFP0, REFN0).}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid14563835 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Electrostatic discharge (ESD) diodes to AVDD and AVSS protect the inputs. To prevent the ESD diodes from}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 turning on, the absolute voltage on any input must stay within the range provided by Equation 4:}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 AVSS \endash  0.3 V < V(AINx) < AVDD + 0.3 V (4)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
If the voltages on the input pins have any potential to violate these conditions, external Schottky clamp diodes or}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 series resistors may be required to limit the input current to safe values (see the }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
Absolute Maximum Ratings}{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
table). Overdriving an unused input on the device may affect conversions taking place on other input pins. If any}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 overdrive on unused inputs is possible, TI recommends clamping the signal with external Schottky diodes.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.2 Low-Noise PGA
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device features a low-noise, low-drift, high input impedance, programmable gain amplifier (PGA). The PGA}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128. Three bits (GAIN[2:0]) in the configuration 
register are used}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
to configure the gain. A simplified diagram of the PGA is shown in Figure 39. The PGA consists of two chopperstabilized}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 amplifiers (A1 and A2) and a resistor feedback network that sets the PGA gain. The PGA input is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 equipped with an electromagnetic interference (EMI) filter.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 VIN denotes the differential input voltage VIN = (V(AINP) \endash  V(AINN)). The gain of the PGA can be calculated with}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Equation 5:
\par Gain = 1 + 2 \'b7 RF / RG (5)
\par Gain is changed inside the device using a variable resistor, RG. The differential full-scale input voltage range}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (FSR) of the PGA is defined by the gain setting and the reference voltage used, as shown in Equation 6:
\par FSR = \'b1Vref / Gain (6)
\par Table 9 shows the corresponding full-scale ranges when using the internal 2.048-V reference.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.2.1 PGA Common-Mode Voltage Requirements
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 To stay within the linear operating range of the PGA, the input signals must meet certain requirements that are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 discussed in this section.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The outputs of both amplifiers (A1 and A2) in Figure 39 can not swing closer to the supplies (AVSS and AVDD)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 than 200 mV. If the outputs OUTP and OUTN are driven to within 200 mV of the supply rails, the amplifiers}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 saturate and consequently become nonlinea
r. To prevent this nonlinear operating condition the output voltages}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
must meet Equation 7:
\par AVSS + 0.2 V }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
 V(OUTN), V(OUTP) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  AVDD \endash  0.2 V (7)
\par Translating the requirements of Equation 7 into requirements referred to the PGA inputs (AINP and AINN) is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 beneficial because there is no direct access to the outputs of the PGA. The PGA employs a symmetrical design,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 therefore the common-mode voltage at the output of the PGA can be assumed to be the same as the commonmode}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 voltage of the input signal, as shown in Figure 40.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The common-mode voltage is calculated using Equation 8:
\par VCM = \'bd (V(AINP) + V(AINN)) = \'bd (V(OUTP) + V(OUTN)) (8)
\par The voltages at the PGA inputs (AINP and AINN) can be expressed as Equation 9 and Equation 10:
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid945488\charrsid945488 V(AINP) = VCM + \'bd VIN (9)
\par V(AINN) = VCM \endash  \'bd VIN (10)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The output voltages (V(OUTP) and V(OUTN)) can then be calculated as Equation 11 and Equation 12:
\par V(OUTP) = VCM + \'bd Gain \'b7 VIN (11)
\par V(OUTN) = VCM \endash  \'bd Gain \'b7 VIN (12)
\par The requirements for the output voltages of amplifiers A1 and A2 (Equation 7) can now be translated into}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 requirements for the input common-mode voltage range using Equation 11 and Equation 12, which are given in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Equation 13 and Equation 14:
\par VCM (MIN) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8805\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
 AVSS + 0.2 V + \'bd Gain \'b7 VIN (MAX) (13)
\par VCM (MAX) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
 AVDD \endash  0.2 V \endash  \'bd Gain \'b7 VIN (MAX) (14)
\par In order to calculate the minimum and maximum common-mode voltage limits, the maximum differential input}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 voltage (VIN (MAX)) that occurs in the application must be used. VIN (MAX) can be less than the maximum possible}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 FS value.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In addition to Equation 13, the minimum VCM must also meet Equation 15 because of the specific design}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 implementation of the PGA.
\par VCM (MIN) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8805\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
 AVSS + \'bc (AVDD \endash  AVSS) (15)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Figure 41 and Figure 42 show a graphical representation of the common-mode voltage limits for AVDD = 3.3 V}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 and AVSS = 0 V, with gain = 1 and gain = 16, respectively.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The following discussion explains how to apply Equation 13 through Equation 15 to a hypothetical application.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The setup for this example is AVDD = 3.3 V, AVSS = 0 V, and gain = 16, using an external reference,}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Vref = 2.5 V. The maximum possible differential input voltage VIN = (V(AINP) 
\endash  V(AINN)) that can be applied is then}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
limited to the full-scale range of FSR = \'b12.5 V / 16 = \'b10.156 V. Consequently, Equation 13 through Equation 15}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 yield an allowed VCM range of 1.45 V }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  VCM }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  1.85 V.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 If the sensor signal connected to the inputs in this hypothetical application does not make use of the entire fullscale}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 range but is limited to VIN (MAX) = \'b10.1 V, for example, then this reduced input signal amplitude
 relaxes the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 VCM restriction to 1.0 V }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  VCM }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  2.3 V.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In the case of a fully-differential sensor signal, each input (AINP, AINN) can swing up to \'b1
50 mV around the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
common-mode voltage (V(AINP) + V(AINN)) / 2, which must remain between the limits of 1.0 V and 2.3 V. The}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 output of a symmetrical wheatstone bridge is an example of a fully-differential signal. Figure 43 shows a situation}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
where the common-mode voltage of the input signal is at the lowest limit. V(OUTN) is exactly at 0.2 V in this case.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Any further decrease in common-mode voltage (VCM) or increase in differential input voltage (VIN) drives V(OUTN)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 below 0.2 V and saturates amplifier A2.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In contrast, the signal of an RTD is of a pseudo-differential nature (if implemented as shown in the }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 
\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 RTD}{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 
\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Measurement }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
section), where the negative input is held at a constant voltage other than 0 V and only the voltage}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 on the positive input changes. When a pseudo-differential signal must be measured, the negative input in this}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 example must be biased at a voltage between 0.95 V and 2.25 V. The positive input can then swing up to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 VIN (MAX) = 100 mV above the negative input. Note that in this case the common-mode voltage changes at the}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
same time the voltage on the positive input changes. That is, while the input signal swings between 0 V }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  VIN }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 VIN (MAX), the common-mode voltage swings between V(AINN) }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  VCM }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  V(AINN) + \'bd
 VIN (MAX). Satisfying the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
common-mode voltage requirements for the maximum input voltage VIN (MAX) ensures the requirements are met}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 throughout the entire signal range.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Figure 44 and Figure 45 show examples of both fully-differential and pseudo-differential signals, respectively.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Remember, common-mode voltage requirements with PGA enabled (Equation 13 to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Equation 15) are as follows:
\par \bullet  VCM (MIN) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8805\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  AVSS + \'bc (AVDD \endash  AVSS)
\par \bullet  VCM (MIN) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8805\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  AVSS + 0.2 V + \'bd Gain \'b7 VIN (MAX)
\par \bullet  VCM (MAX) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  AVDD \endash  0.2 V \endash  \'bd Gain \'b7 VIN (MAX)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.2.2 Bypassing the PGA
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 At gains of 1, 2, and 4, the device can be configured to disable and bypass the low-noise PGA by setting the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 PGA_BYPASS bit in the configuration register. Disabling the PGA lowers the overall power consumption and}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
also removes the restrictions of Equation 13 through Equation 15 for the common-mode input voltage range,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 VCM. The usable absolute and common-mode input voltage range is (AVSS \endash  0.1 V }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  V(AINx), VCM }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  AVDD +}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 0.1 V) when the PGA is disabled.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In order to measure single-ended signals that are referenced to AVSS (AINP = VIN, AINN = AVSS), the PGA must}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 be bypassed. Configure the device for single-ended measurements by either connecting one of the analog inputs}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 to AVSS externally or by using the internal AVSS connection of the multiplexer (MUX[3:0] settings 1000 through
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
1011). When configuring the internal multiplexer for settings where AINN = AVSS (MUX[3:0] = 1000 through}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 1011) the PGA is automatically bypassed and disabled irrespective of the PGA_BYPASS setting and gain is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 limited to 1, 2, and 4. In case gain is set to greater than 4, the device limits gain to 4.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 When the PGA is disabled, the device uses a buf
fered switched-capacitor stage to obtain gains of 1, 2, and 4. An}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
internal buffer in front of the switched-capacitor stage ensures that the effect on the input loading resulting from}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 the capacitor charging and discharging is minimal. See Figure 21 to Figure 26 for the typical values of absolute}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
input currents (current flowing into or out of each input) and differential input currents (difference in absolute}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 current between positive and negative input) when the PGA is disabled.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 For signal sources with high output impedance, external buffering may still be necessary. Note that active buffers}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 introduce noise and also introduce offset and gain errors. Consider all of these factors in high-accuracy}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 applications.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.3 Modulator
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'c4\'d3}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  modulator is used in the ADS1220 to convert the analog input voltage into a pulse code modulated (PCM)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 data stream. The modulator runs at a modulator clock frequency of f(MOD) = f(CLK) / 16 in normal and duty-cycle}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 mode and f(MOD) = f(CLK) / 8 in turbo mo
de, where f(CLK) is either provided by the internal oscillator or the external}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 clock source. Table 10 shows the modulator frequency for each operating mode using either the internal}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 oscillator or an external clock of 4.096 MHz.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.4 Digital Filter
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device uses a linear-phase finite impulse response (FIR) digital filter that performs both filtering and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
decimation of the digital data stream coming from the modulator. The digital filter is automatically adjusted for the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 different data rates and always settles within a single cycle. At data rates of 5 SPS and 20 SPS, the filter can be}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 configured to reject 50-Hz or 60-Hz line frequencies or to simultaneously reject 50 Hz and 60 Hz. Two bits}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (50/60[1:0]) in the configuration register are used to configure the
 filter accordingly. The frequency responses of}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
the digital filter are illustrated in Figure 46 to Figure 59 for different output data rates using the internal oscillator}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 or an external 4.096-MHz clock.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The filter notches and output data rate scale proportionally with the clock frequency. For example, a notch that}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 appears at 20 Hz when using a 4.096-MHz clock appears at 10 Hz if a 2.048-MHz clock is used. Note that the}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 internal oscillator can vary over temperature as specified in the }{
\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Electrical Characteristics }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 table. The data rate or}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
conversion time, respectively, and filter notches consequently vary by the same amount. Consider using an}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 external precision clock source if a digital filter notch at a specific frequency with a tighter tolerance is required.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16136233  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.5 Output Data Rate
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Table 11 shows the actual conversion times for each data rate setting. The values provided are in terms of t(CLK)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
cycles using an external clock with a clock frequency of f(CLK) = 4.096 MHz. The data rates scale proportionally in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 case an external clock with a frequency other than 4.096 MHz is used.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Continuous conversion mode data rates are timed from one DRDY falling edge to the next DRDY falling edge.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The first conversion starts 210 \'b7 t(CLK) (normal mode, duty-cycle mode) or 114 \'b7 t(CLK) (turbo mode) after the last}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 SCLK falling edge of the START/SYNC command.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Single-shot mode data rates are timed from the last SCLK falling edge of the START/SYNC command to the}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 DRDY falling edge and rounded to the next t(CLK). In case the internal oscil
lator is used, an additional oscillator}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 wake-up time of up to 50 }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 s (normal mode, duty-cycle mode) or 25 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 s (turbo mode) must be added in single-shot}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 mode. The internal oscillator starts to power up at the first SCLK rising edge of the START/SYNC command. If}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
an SCLK frequency higher than 160 kHz (normal mode, duty-cycle mode) or 320 kHz (turbo mode) is used, the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 oscillator may not be fully powered up at the end of the START/SYNC command. The ADC then waits until the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 internal oscillator is fully powered up before starting a conversion.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Single-shot conversion times in duty-cycle mode are the same as in normal mode. See the }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 
\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Duty-Cycle Mode}{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 section for more details on duty-cycle mode operation.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.6 Voltage Reference}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16136233  
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device offers an integrated low-drift, 2.048-V reference. For applications that require a different reference}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 voltage value or a ratiometric measurement approach, the device offers two differential reference input pairs}
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (REFP0, REFN0 and REFP1, REFN1). In addition, the analog supply (
AVDD) can be used as a reference.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
The reference source is selected by two bits (VREF[1:0]) in the configuration register. By default, the internal}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 reference is selected. The internal voltage reference requires less than 25 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 s to fully settle after power-up, when}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 coming out of power-down mode, or when switching from an external reference source to the internal reference.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The differential reference inputs allow freedom in the reference common-mode voltage. REFP0 and REFN0 are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 dedicated reference inputs whereas REFP1 and REFN1 are shared with inputs AIN0 and AIN3, respectively. All}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
reference inputs are internally buffered to increase input impedance. Therefore, additional reference buffers are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 usually not required when using an external reference. When used in ratiometric applications, the reference}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 inputs do not load the external circuitry. Note that the analog supply current increases when using an external}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 reference because the reference buffers are enabled.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In most cases the conversion result is directly pro
portional to the stability of the reference source. Any noise and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
drift of the voltage reference is reflected in the conversion result.
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.7 Clock Source
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device system clock can either be provided by the internal low-drift oscillator or by an external clock source}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 on the CLK input. Connect the CLK pin to DGND before power-up or reset to activate the internal oscillator.}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
Connecting an external clock to the CLK pin at any time deactivates the internal oscillator after two rising edges}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 on the CLK pin are detected. The device then operates on the external clock. After the ADS1220 switches to the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 external clock, the device can only be switched back to the internal oscillator by cycling the power supplies or by}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 sending a RESET command.
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.8 Excitation Current Sources
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device provides two matched programmable excitation current sources (IDACs) for RTD applications. The}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 output current of the current sources can be programmed to 10 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A, 50 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A, 100 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A, 250 }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A, 500 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A, 1000 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A, or}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 1500 }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A using 
the respective bits (IDAC[2:0]) in the configuration register. Each current source can be connected}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 to any of the analog inputs (AINx) as well as to any of the dedicated reference inputs (REFP0 and REFN0). Both}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 current sources can also be connected to the same pin. Routing of the IDACs is configured by bits (I1MUX[2:0],}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
I2MUX[2:0]) in the configuration register. Care must be taken not to exceed the compliance voltage of the IDACs.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In other words, limit the voltage on the pin where the IDAC is routed to }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  (AVDD \endash  0.9 V), otherwise the specified}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 accuracy of the IDAC current is not met. For three-wire RTD applications, the matched current sources can be}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 used to cancel errors caused by sensor lead resistance (see the }{
\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 3-Wire RTD Measurement }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 section for more}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 details).}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The IDACs require up to 200 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 s to start up after the IDAC current is programmed to the respective value using}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 bits IDAC[2:0]. If configuration registers 2 and 3 are not written during the same WREG command, TI}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 recommends to first set the IDAC current 
to the respective value using bits IDAC[2:0] and thereafter select the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
routing for each IDAC (I1MUX[2:0], I2MUX[2:0]).}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
In single-shot mode, the IDACs remain active between any two conversions if the IDAC[2:0] bits are set to a}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 value other than 000. However, the IDACs are powered down whenever the POWERDOWN command is issued.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Note that the analog supply current increases when enabling the IDACs (that is, when the IDAC[2:0] bits are set}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 to a value other than 000). The IDAC circuit needs this bias current to operate even when the IDACs are not}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
routed to any pin (I1MUX[2:0] = I2MUX[2:0] = 000). In addition, the selected output current is drawn from the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 analog supply when I1MUX[2:0] or I2MUX[2:0] are set to a value other than 000.
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.9 Low-Side Power Switch
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A low-side power switch with low on-resistance connected between the analog input AIN3/REFN1 and AVSS is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 integrated in the device as well. This power switch can be used to reduce system power consumption in bridge}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 sensor applications by powering down the 
bridge circuit between conversions. When the respective bit (PSW) in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
the configuration register is set, the switch automatically closes when the START/SYNC command is sent and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 opens when the POWERDOWN command is issued. Note that the switch stays closed between conversions in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 single-shot mode in case the PSW bit is set to 1. The switch can be opened at any time by setting the PSW bit to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 0. By default, the switch is always open.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.10 Sensor Detection}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 To help detect a possible sensor malfunction, the device provides internal 10-}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A, burn-out current sources.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 When enabled by setting the respective bit (BCS) in the configuration register, one current source sources}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 current to the positive analog input (AINP) currently selected while the other current source sinks current form the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 selected negative analog input (AINN).}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
In case of an open circuit in the sensor, these burn-out current sources pull the positive input towards AVDD and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 the negative input towards AVSS, resulting in a full-scale reading. A full-scale reading may also indicate that the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
sensor is overloaded or that the reference voltage is absent. A near-zero reading may indicate a shorted sensor.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Note that the absolute value of the burn-out current sources typically varies by \'b110% and the internal multiplexer}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 adds a small series resistance. Therefore, distinguishing a shorted sensor condition from a normal reading can
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
be difficult, especially if an RC filter is used at the inputs. In other words, even if the sensor is shorted, the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 voltage drop across the external filter resistance and the residual resistance of the multiplexer causes the output}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 to read a value higher than zero.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Keep in mind that ADC readings of a functional sensor may be corrupted when the burn-out current sources are}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 enabled. TI recommend
s disabling the burn-out current sources when preforming the precision measurement,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 and only enabling them to test for sensor fault conditions.
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.11 System Monitor
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device provides some means for monitoring the analog power supply and the external voltage reference. To}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 select a monitoring voltage, the internal multiplexer (MUX[3:0]) must be configured accordingly in the}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
configuration register. The device automatically bypasses the PGA and sets the gain to 1, irrespective of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 configuration register settings while the monitoring feature is used. Note that the system monitor function only}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 provides a coarse result and is not meant to be a precision measurement.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 When measuring the analog power supply (MUX[3:0] = 1101), the resulting conversion is approximately (AVDD 
\endash }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
AVSS) / 4. The device uses the internal 2.048-V reference for the measurement regardless of what reference}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 source is selected in the configuration register (VREF[1:0]).}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 When monitoring one of the two possible external reference voltage sources (MUX[3:0] = 1100), the result is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 approximately (V(REFPx) \endash  V(REFNx)) / 4. REFPx and REFNx denote the external reference input pair selected in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
the configuration register (VREF[1:0]). The device automatically uses the internal reference for the measurement.
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.12 Offset Calibration
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The internal multiplexer offers the option to short both PGA inputs (AINP and AINN) to mid-supply (AVDD +}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
AVSS) / 2. This option can be used to measure and calibrate the device offset voltage by storing the result of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 shorted input voltage reading in a microcontroller and consequently subtracting the result from each following}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 reading. TI recommends taking multiple readings with the inputs shorted and averaging the result to reduce the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 effect of noise.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.13 Temperature Sensor
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The ADS1220 offers an integrated precision temperature sensor. The temperature sensor mode is enabled by}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
setting bit TS = 1 in the configuration register. When in temperature sensor mode, the settings of configuration}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 register 0 have no effect and the device uses the internal reference for measurement, regardless of the selected}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 voltage reference source. Temperature readings follow the same process as the analog inputs for starting and}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 reading conversion results. Temperature data are represented a
s a 14-bit result that is left-justified within the 24-}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
bit conversion result. Data are output starting with the most significant byte (MSB). When reading the three data}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 bytes, the first 14 bits are used to indicate the temperature measurement result. One 14-bit LSB equals}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 0.03125\'b0C. Negative numbers are represented in binary twos complement format, as shown in Table 12.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488 
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.13.1 Converting from Temperature to Digital Codes
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.13.1.1 For Positive Temperatures (for Example, 50\'b0C):
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Twos complement is not performed on positive numbers. Therefore, simply convert the number to binary code in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 a 14-bit, left-justified format with the MSB = 0 to denote the positive sign.}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Example: 50\'b0C / (0.03125\'b0C per count) = 1600 = 0640h = 00 0110 0100 0000
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.13.1.2 For Negative Temperatures (for Example, \endash 25\'b0C):
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Generate the twos complement of a negative number by complementing the absolute binary number and adding}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 1. Then, denote the negative sign with the MSB = 1.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Example: |\endash 25\'b0C| / (0.03125\'b0C per count) = 800 = 0320h = 00 0011 0010 0000}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Twos complement format: 11 1100 1101 1111 + 1 = 11 1100 1110 0000
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.3.13.2 Converting from Digital Codes to Temperature
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 To convert from digital codes to temperature, first check whether the MSB is a 0 or a 1. If the MSB is a 0, simply}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 multiply the decimal code by 0.03125\'b0C to obtain the result. If the MSB = 1, subtract 1 from the result and
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 complement all bits. Then, multiply the result by \endash 0.03125\'b0C.}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Example: The device reads back 0960h: 0960h has an MSB = 0.}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 0960h \'b7 0.03125\'b0C = 2400 \'b7 0.03125\'b0C = 75\'b0C}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Example: The device reads back 3CE0h: 3CE0h has an MSB = 1.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Subtract 1 and complement the result: 3CE0h }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8594\'3f}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  0320h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 0320h \'b7 (\endash 0.03125\'b0C) = 800 \'b7 (\endash 0.03125\'b0C) = \endash 25\'b0C}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4 Device Functional Modes
\par 8.4.1 Power-Up and Reset
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 When the device powers up, a reset is performed. The reset process takes approximately 50 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 s. After this}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 power-up reset time, all internal circuitry (including the voltage reference) are stable and communication with the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 device is possible. As part of the 
reset process, the device sets all bits in the configuration registers to the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 respective default settings. By default, the device is set to single-shot mode. After power-up, the device performs}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 a single conversion using the default register settings and th
en enters a low-power state. When the conversion is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
complete, the DRDY pin transitions from high to low. The high-to-low transition of the DRDY pin can be used to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 signal that the ADS1220 is operational and ready to use. The power-up behavior is intended to prevent systems}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 with tight power-supply requirements from encountering a current surge during power-up.
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4.2 Conversion Modes
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device can be operated in one of two conversion modes that can be selected by the CM bit in the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 configuration register. These conversion modes are single-shot and continuous conversion mode.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4.2.1 Single-Shot Mode
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In single-shot mode, the device only performs a conversion when a START/SYNC command is issued. The}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 device consequently performs one single conversion and returns to a low-power state afterwards. The internal}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
oscillator and all analog circuitry (except for the excitation current sources) are turned off while the device waits}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 in this low-power state until the next conversion is started. In addition, every write access to any configuration}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 register also starts a new conversion. Writing to any configuration register while a conversion is ongoing}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
functions as a new START/SYNC command that stops the current conversion and restarts a single new}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 conversion. Each conversion is fully settled (assuming the analog input signal settles to its final value before the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 conversion starts) because the device digital filter settles within a single cycle.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4.2.2 Continuous Conversion Mode
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In continuous conversion mode, the device continuously performs conversions. When a conversion completes,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 the device places the result in the output buffer and immediately begins another conversion.}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In order to start continuous conversion mode, the CM bit must be set to 1 followed by a 
START/SYNC command.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The first conversion starts 210 \'b7
 t(CLK) (normal mode, duty-cycle mode) or 114 \'b7 t(CLK) (turbo mode) after the last}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 SCLK falling edge of the START/SYNC command. Writing to any configuration register during an ongoing}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid11744557  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 conversion restarts the current conversion. TI recommends always sending a START/SYNC command}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 immediately after the CM bit is set to 1.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid11744557  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4.3 Operating Modes
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In addition to the different conversion modes, the device can also be operated in different operating modes that}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 can be selected to trade-off power consumption, noise performance, and output data rate. These modes are:}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 normal mode, duty-cycle mode, turbo mode, and power-down mode.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4.3.1 Normal Mode
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Normal mode is the default mode of operation after power-up. In this mode, the internal modulator of the }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid945488\charrsid945488 \'c4\'d3}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ADC}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 runs at a modulator clock frequency of f(MOD) = f(CLK) / 16, where the system clock (f(CLK)) is either provided by the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 internal oscillator or the external clock source. The modulator frequency is 256 kHz when using the internal}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
oscillator. Normal mode offers output data rate options ranging from 20 SPS to 1 kSPS with the internal}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 oscillator. The data rate is selected by the DR[2:0] bits in the configuration register. In case an external clock}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 source with a clock frequency other than 4.096 MHz is used, the data rates scale accordingly. For example,}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
using an external clock with f(CLK) = 2.048 MHz yields data rates ranging from 10 SPS to 500 SPS.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4.3.2 Duty-Cycle Mode
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The noise performance of a }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'c4\'d3}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ADC generally improves when lowering the output data rate because more}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 samples of the internal modulator can be averaged to yield one conversion result. In applications where power}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 consumption is critical, the improved noise performance at low data rates may not be required. For these}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 applications, the device supports an automatic duty-cycle mode that can yield significant power savings by}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
periodically entering a low-power state between conversions. In principle, the device runs in normal mode with a}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 duty cycle of 25%. This functionality means the device performs one conversion in the same manner as when}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 running in normal mode but then automatically enters a low power-state for three consecutive conversion cycles.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The noise performance in duty-cycle mode is therefore comparable to the noise performance in normal mode at}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
four times the data rate. Data rates in duty-cycle mode range from 5 SPS to 250 SPS with the internal oscillator.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4.3.3 Turbo Mode
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Applications that require higher data rates up to 2 kSPS can operate the device in turbo mode. In this mode, the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 internal modulator runs at a higher frequency of f(MOD) = f(CLK) / 8. f(MOD) equals 512 kHz when the internal}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
oscillator or an external 4.096-MHz clock is used. Note that the device power consumption increases because}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 the modulator runs at a higher frequency. Running the ADS1220 in turbo mode at a comparable output data rate}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 as in normal mode yields better noise performance. For example, the input-referred noise at 90 SPS in turbo}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 mode is lower than the input-referred noise at 90 SPS in normal mode.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.4.3.4 Power-Down Mode
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 When the POWERDOWN command is issued, the device enters power-down mode after completing the current}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 conversion. In this mode, all analog circuitry (including the voltage reference and both IDACs) are powered}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
down, the low-side power switch is opened, and the device typically only uses 400 nA of current. While in powerdown}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 mode, the device holds the configuration register settings and responds to commands, but does not}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 perform any data conversions.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Issuing a START/SYNC command wakes up the device and either starts a single conversion or starts continuous}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 conversion mode, depending on the conversion mode selected by the CM bit. Note that writing to any}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 configuration register wakes up the device
 as well, but only starts a single conversion regardless of the selected}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
conversion mode (CM).}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5 Programming
\par 8.5.1 Serial Interface
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The SPI-compatible serial interface of the device is used to read conversion data, read and write the device}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 configuration registers, and control device operation. Only SPI mode 1 (CPOL = 0, CPHA = 1) is supported. The}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
interface consists of five control lines (CS, SCLK, DIN, DOUT/DRDY, and DRDY) but can be used with only four}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 or even three control signals as well. The dedicated data-ready signal (DRDY) can be configured to be shared}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 with DOUT/DRDY. If the serial bus is not shared with any other device, CS can be tied low permanently so that}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 only signals SCLK, DIN, and DOUT/DRDY are required to communicate with the device.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.1.1 Chip Select (CS)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Chip select (CS) is an active-low input that selects the device for SPI communication. This feature is useful when}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 multiple devices share the same serial bus. CS must remain low for the duration of the serial communication.}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 When CS is
 taken high, the serial interface is reset, SCLK is ignored, and DOUT/DRDY enters a high-impedance}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 state; as such, DOUT/DRDY cannot indicate when data are ready. In situations where multiple devices are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 present on the bus, the dedicated DRDY pin can provide an uninterrupted monitor of the conversion status. If the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 serial bus is not shared with another peripheral, CS can be tied low.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.1.2 Serial Clock (SCLK)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The serial clock (SCLK) features a Schmitt-triggered input and is used to clock data into and out of the device on}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 the DIN and DOUT/DRDY pins, respectively. Even though the input has hysteresis, TI recommends keeping the}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
SCLK signal as clean as possible to prevent glitches from accidentally shifting the data. When the serial interface}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 is idle, hold SCLK low.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.1.3 Data Ready (DRDY)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 DRDY indicates when a new conversion result is ready for retrieval. When DRDY falls low, new conversion data}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 are ready. DRDY transitions back high on the next SCLK rising edge. When no data are read during continuous}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 conversion mode, DRDY remains low but pulses high for a duration of 2 \'b7
 t(MOD) prior to the next DRDY falling}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
edge. The DRDY pin is always actively driven, even when CS is high.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.1.4 Data Input (DIN)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The data input pin (DIN) is used along with SCLK to send data (commands and register data) to the device. The}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 device latches data on DIN on the SCLK falling edge. The device never drives the DIN pin.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.1.5 Data Output and Data Ready (DOUT/DRDY)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 DOUT/DRDY serves a dual-purpose function. This pin is used with SCLK to read conversion and register data}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 from the device. Data on DOUT/DRDY are shifted out on the SCLK rising edge. DOUT/DRDY goes to a highimpedance}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 state when CS is high.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In addition, the DOUT/DRDY pin can also be configured as a data-ready indicator by setting the DRDYM bit high}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
in the configuration register. DOUT/DRDY then transitions low at the same time that the DRDY pin goes low to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 indicate new conversion data are available. Both signals can be used to detect if new data are ready. However,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 because DOUT/DRDY is disabled when CS is high, the recommended method of monitoring the end of a}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 conversion when multiple devices are present on the SPI bus is to use the dedicated DRDY pin.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.1.6 SPI Timeout
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The ADS1220 offers an SPI timeout feature that can be used to recover communication when a serial interface}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
transmission is interrupted. This feature is especially useful in applications where CS is permanently tied low and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 is not used to frame a communication sequence. Whenever a complete command is not sent within 13955 \'b7}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 t(MOD) (normal mode, duty-cycle mode) or 27910 \'b7 t(MOD) (turbo mode), the serial interface resets and the next}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 SCLK pulse starts a new communication cycle. See the }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 
\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Modulator }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 section for details on the modulator frequency}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (f(MOD) = 1 / t(MOD)) in the different operating modes. For the RREG and WREG commands, a }{\rtlch\fcs1 
\ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 complete command}{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 includes the command byte itself plus the register bytes that are read or written.
\par 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.2 Data Format
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device provides 24 bits of data in binary twos complement format. The size of one code (LSB) is calculated}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 using Equation 16.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 1 LSB = (2 \'b7 Vref / Gain) / 224 = +FS / 223 (16)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 A positive full-scale input [VIN }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8805\'3d}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  (+FS \endash  1 LSB) = (Vref / Gain \endash  1 LSB)] produces an output code of 7FFFFFh and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 a negative full-scale input (VIN }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  \endash FS = \endash 
Vref / Gain) produces an output code of 800000h. The output clips at}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
these codes for signals that exceed full-scale.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
Table 13 summarizes the ideal output codes for different input signals.
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.3 Commands
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device offers six different commands to control device operation, as shown in Table 14. Four commands are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 stand-alone instructions (RESET, START/SYNC, POWERDOWN, and RDATA). The commands to read (RREG)}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 and write (WREG) configuration register data from and to the device requir
e additional information as part of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid2639598 instruction.
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.3.1 RESET (0000 011x)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Resets the device to the default values. Wait at least (50 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'ec}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 s + 32 \'b7 t(CLK)) after the RESET command is sent}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 before sending any other command.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.3.2 START/SYNC (0000 100x)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In single-shot mode, the START/SYNC command is used to start a single conversion, or (when sent during an}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
ongoing conversion) to reset the digital filter, and then restarts a single new conversion. When the device is set}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 to continuous conversion mode, the START/SYNC command must be issued one time to start converting}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 continuously. Sending the START/SYNC command while converting in continuous conversion mode resets the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 digital filter and restarts continuous conversions.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.3.3 POWERDOWN (0000 001x)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The POWERDOWN command places the device into power-down mode. This command shuts down all internal}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 analog components, opens the low-side switch, turns off both IDACs, but holds all register values. In case the}
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 POWERDOWN command is issued while a conversion is 
ongoing, the conversion completes before the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
ADS1220 enters power-down mode. As soon as a START/SYNC command is issued, all analog components}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 return to their previous states.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.3.4 RDATA (0001 xxxx)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The RDATA command loads the output shift register with the most recent conversion result. This command can}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 be used when DOUT/DRDY or DRDY are not monitored to indicate that a new conversion result is available. If a}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
conversion finishes in the middle of the RDATA command byte, the state of the DRDY pin at the end of the read}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 operation signals whether the old or the new result is loaded. If the old result is loaded, DRDY stays low,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 indicating that the new result is not read out. The new conversion result loads when DRDY is high.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.3.5 RREG (0010 rrnn)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The RREG command reads the number of bytes specified by }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
nn }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (number of bytes to be read \endash  1) from the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 device configuration register, starting at register address rr. The command is completed after nn + 1 bytes are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 clocked out after the RREG command byte. For example, the command to read three bytes (nn = 10) starting at}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 configuration register 1 (rr = 01) is 0010 0110.
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.3.6 WREG (0100 rrnn)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The WREG command writes the number of bytes specified by }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
nn }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (number of bytes to be written \endash  1) to the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 device configuration register, starting at register address rr. The command is completed after nn + 1 bytes are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 clocked in after the WREG command byte. For example, the command to write two bytes (nn = 01) starting at}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 configuration register 0 (rr = 00) is 0100 0001
. The configuration registers are updated on the last SCLK falling}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid2639598 edge.}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598\charrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid2639598 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.4 Reading Data
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Output pins DRDY and DOUT/DRDY (if the DRDYM bit is set high in the configuration register) transition low}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 when new data are ready for retrieval. The conversion data are written to an internal data buffer. Data can be}
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
read directly from this buffer on DOUT/DRDY when DRDY falls low without concern of data corruption. An}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 RDATA command does not have to be sent. Data are shifted out on the SCLK rising edges, MSB first, and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 consist of three bytes of data.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Figure 61 to Figure 63 show the timing diagrams for reading conversion data in continuous conversion mode and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 single-shot mode when not using the RDATA command.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598   }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Data can also be read at any time without synchronizing to the DRDY signal using the RDATA command. When}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 an RDATA command is issued, the conversion result currently stored in the data buffer is shifted out on}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
DOUT/DRDY on the following SCLK rising edges. Data can be read continuously with the RDATA command as}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 an alternative to monitoring DRDY or DOUT/DRDY. The DRDY pin can be polled after the LSB is clocked out to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 determine if a new conversion result was loaded. If a new conversion completes during the read operation but}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 data from the previous conversion are read, then DRDY is low. Otherwise, if the most recent result is read,}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 DRDY is high. Figure 64 and Figure 65 illustrate the behavior for both cases.}
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.5 Sending Commands
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device serial interface is capable of full-duplex operation while reading conversion data when not using the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 RDATA command. Full-duplex operation means commands are decoded at the same time that conversion data}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
are read. Commands can be sent on any 8-bit data boundary during a data read operation. When a RREG or}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 RDATA command is recognized, the current data read operation is aborted and the conversion data are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 corrupted, unless the command is sent while the last byte of the conversion result is retrieved. The device starts}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 to output the requested data on DOUT/DRDY at the first SCLK rising edge after the command byte. To read data}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 without interruption, keep DIN low while clocking out data.}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
A WREG command can be sent without corrupting an ongoing read operation. Figure 66 shows an example for}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 sending a WREG command to write two configuration registers while reading conversion data in continuous}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 conversion mode. After the command is clocked in (after the 32nd SCLK falling edge), the device resets the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 digital filter and starts converting with the new register settings. The WREG command can be sent on any of the
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8-bit boundaries.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\par Note that the serial interface does not decode commands while an RDATA or RREG command is executed. That}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 is, all 24 bits of the conversion result must be read after the RDATA command is issued and all requested}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 registers must be read after a RREG command is sent before a new command can be issued.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.5.6 Interfacing with Multiple Devices
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 When connecting multiple ADS1220 devices to a single SPI bus, SCLK, DIN, and DOUT/DRDY can be safely}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 shared by using a dedicated chip-select (CS) line for each SPI-enabled device. When CS transitions high for the
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
respective device, DOUT/DRDY enters a 3-state mode. Therefore, DOUT/DRDY cannot be used to indicate}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 when new data are available if CS is high, regardless of the DRDYM bit setting in the configuration register. Only}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 the dedicated DRDY pin indicates that new data are available, because the DRDY pin is actively driven even}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 when CS is high.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 In some cases the DRDY pin cannot be interfaced to the microcontroller. This scenario can occur if there are}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
insufficient GPIO channels available on the microcontroller or if the serial interface must be galvanically isolated}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 and thus the amount of channels must be limited. Therefore, in order to evaluate when a new conversion of one}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 of the devices is ready, the microcontroller can periodically drop CS to the respective device and poll the state of}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 the DOUT/DRDY pin. When CS goes low, the DOUT/DRDY pin immediately drives either high or low, provided}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
that the DRDYM bit is configured to 1. If the DOUT/DRDY line drives low, when CS is taken low, new data are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 currently available. If the DOUT/DRDY line drives high, no new data are available. This procedure requires that}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 DOUT/DRDY is high after reading each conversion result and before taking CS high. To make sure DOUT/DRDY}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 is taken high, send 8 additional SCLKs with DIN held low after each data read operation. DOUT/DRDY reads}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 high during the eight SCLKs after the conversion re
sult is read, as shown in Figure 67. Alternatively, valid data}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
can be retrieved from the device at any time without concern of data corruption by using the RDATA command.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.6 Register Map
\par 8.6.1 Configuration Registers
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The device has four 8-bit configuration registers that are accessible through the serial interface using the RREG}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 and WREG commands. The configuration registers control how the device operates and can be changed at any}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 time without causing data corruption. After power-up or reset, all registe
rs are set to the default values (which are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid2639598  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
all 0). All registers retain their values during power-down mode. }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid945488\charrsid945488 Table 15 shows the register map of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid2639598  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \insrsid945488\charrsid945488 configuration registers.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid945488 
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.6.1.1 Configuration Register 0 (offset = 00h) [reset = 00h]}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 
\b\i\lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.6.1.2 Configuration Register 1 (offset = 01h) [reset = 00h]}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 
\b\i\lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.6.1.3 Configuration Register 2 (offset = 02h) [reset = 00h]}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 
\b\i\lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 8.6.1.4 Configuration Register 3 (offset = 03h) [reset = 00h]}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 
\b\i\lang1033\langfe1033\langnp1033\insrsid945488 
\par 
\par 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 6.6 SPI Timing Requirements
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 over operating ambient temperature range and DVDD = 2.3 V to 5.5 V (unless otherwise noted)
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid7302689 PARAMTER ; }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 MIN }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 MAX }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid7302689 ; }{
\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 UNIT
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 td(CSSC) Delay time, CS falling edge to first SCLK rising edge(1) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 50}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ; ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ns
\par td(SCCS) Delay time, final SCLK falling edge to CS rising edge}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  25 }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 ns
\par tw(CSH) Pulse duration, CS high }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 50}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689  ; ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ns
\par tc(SC) SCLK period }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 150 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689 ; ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 ns
\par tw(SCH) Pulse duration, SCLK high }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 60 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689 ; ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 ns
\par tw(SCL) Pulse duration, SCLK low }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 60}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689  ; ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ns
\par tsu(DI) Setup time, DIN valid before SCLK falling edge }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 50}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ; ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ns
\par th(DI) Hold time, DIN valid after SCLK falling edge}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  25}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ; ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ns
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid945488\charrsid945488 SPI timeout(2) Normal mode, duty-cycle mode}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid7302689  ; ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid945488\charrsid945488 13955}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \insrsid7302689  ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid945488\charrsid945488 t(MOD)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid7302689 Turbo mode}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689\charrsid7302689  ; ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid7302689 27910}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689\charrsid7302689  ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid7302689 t(MOD)
\par 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (1) CS can be tied low permanently in case the serial bus is not shared with any other device.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 (2) See the }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 
\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 SPI Timeout }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 section for more information.
\par t(MOD) = 1 / f(MOD). Modulator frequency f(MOD) = 256 kHz (normal mode, duty-cycle mode) and 512 kHz (turbo mode), when using the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 internal oscillator or an external 4.096-MHz clock.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 6.7 SPI Switching Characteristics
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 over operating ambient temperature range, DVDD = 2.3 V to 5.5 V (unless otherwise noted)
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 PARAMETER }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 TEST CONDITIONS}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  MIN}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  TYP}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  MAX}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  UNIT
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 tp(CSDO)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Propagation delay time,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 CS falling edge to DOUT driven}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  DOUT load = 20 pF || 10 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  to DGND }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; ; ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
50}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ns
\par tp(SCDO)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Propagation delay time,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 SCLK rising edge to valid new DOUT }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 DOUT load = 20 pF || 10 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'d9}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  to DGND}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  0}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ; ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  50 }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 ns
\par tp(CSDOZ)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Propagation delay time,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 CS rising edge to DOUT high impedance }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid7302689 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 DOUT load = 20 pF || 10 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'d9}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  to DGND }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689 ; ; ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 50}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid7302689  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  ns}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488 
\par 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 9.2 Typical Applications
\par 9.2.1 K-Type Thermocouple Measurement (\endash 200\'b0C to +1250\'b0C)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Figure 74 shows the basic connections of a thermocouple measurement system when using the internal highprecision}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 temperature sensor for cold-junction compensation. Apart from the thermocouple itself, the only}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 external circuitry required are two biasing res
istors, a simple low-pass, antialiasing filter, and the power-supply}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid10563460 
decoupling capacitors.
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\insrsid945488\charrsid945488 9.2.1.1 Design Requirements}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\insrsid945488 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Table 21. Design Requirements}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 DESIGN PARAMETER}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488  ; }{\rtlch\fcs1 \ab\ai\af31507 
\ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 VALUE
\par Supply voltage }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488 ; }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 3.3 V
\par Reference voltage}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488  ; }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 Internal 2.048-V reference
\par Update rate }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488 ; }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \loch\af31506\hich\af31506\dbch\f31506 
\u8805\'3d}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 10 readings per second
\par Thermocouple type}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488  ;}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  K
\par Temperature measurement range }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \endash 200\'b0
C to +1250\'b0C
\par Measurement accuracy at TA = 25\'b0C(1) }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \'b10.2\'b0C

\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 9.2.1.2 Detailed Design Procedure
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 The biasing resistors RB1 and RB2 are used to set the common-mode voltage of the thermocouple to within the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 specified common-mode voltage range of the PGA (in this example, to mid-supply AVDD / 2). If the application}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
requires the thermocouple to be biased to GND, either a bipolar supply (for example, AVDD = 2.5 V and AVSS =}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 \endash 2.5 V) must be used for the device to meet the common-mode voltage requirement of the PGA, or the PGA}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 must be bypassed. When choosing the values of the biasing resistors, care must be taken so that the biasing}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 current does not degrade measurement accuracy. The biasing current flows through the thermocouple and can}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 
cause self-heating and additional voltage drops across the thermocouple leads. Typical values for the biasing}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 resistors range from 1 M}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488  to 50 M}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid945488\charrsid945488 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid945488\charrsid945488 .}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0\pararsid16648975 {\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
In addition to biasing the thermocouple, RB1 and RB2 are also useful for detecting an open thermocouple lead.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 When one of the thermocouple leads fails open, the biasing resistors pull the analog inputs (AIN0 and AIN1) to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 AVDD and AVSS, respectively. The ADC consequently reads a full-scale value, which is outside the normal}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
measurement range of the thermocouple voltage, to indicate this failure condition.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Although the device digital filter attenuates high-frequency components of noise, TI recommends providing a firstorder,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 passive RC filter
 at the inputs to further improve performance. The differential RC filter formed by RF1, RF2,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 and the differential capacitor CDIF offers a cutoff frequency that is calculated using Equation 17.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 fC = 1 / [2}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'f0}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  \'b7 (RF1 + RF2) \'b7 CDIF] (17)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Two common-mode filter capacitors (CM1 and CM2) are also added to offer attenuation of high-frequency,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 common-mode noise components. TI recommends that the differential capacitor CDIF be at least an order of}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 magnitude (10x) larger than the common-mode capacitors (CM1 and CM2) because mismatches in the commonmode}
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 capacitors can convert common-mode noise into differential noise.}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
The filter resistors RF1 and RF2 also serve as current-limiting resistors. These resistors limit the current into the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 analog inputs (AIN0 and AIN1) of the device to safe levels if an overvoltage on the inputs occur. Care must be}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
taken when choosing the filter resistor values because the input currents flowing into and out of the device cause}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 a voltage drop across the resistors. This voltage drop shows up as an additional offset error at the ADC inputs.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 TI recommends limiting the filter resistor values to below 1 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 .}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The filter component values used in this design are: RF1 = RF2 = 1 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 , CDIF = 100 nF, and CCM1 = CCM2 = 10 nF.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The highest measurement resolution is achieved when matching the largest potential input signal to the FSR of}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the ADC by choosing the highest possible gain. From the design requirement, the maximum thermocouple}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 voltage occurs at T(TC) = 1250\'b0C and is V(TC) = 50.644 mV as
 defined in the tables published by the National}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
Institute of Standards and Technology (NIST) using a cold-junction temperature of T(CJ) = 0\'b0C. A thermocouple}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 produces an output voltage that is proportional to the temperature difference between the thermocouple tip and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the cold junction. If the cold junction is at a temperature below 0\'b0
C, the thermocouple produces a voltage larger}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
than 50.644 mV. The isothermal block area is constrained by the operating temperature range of the device.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Therefore, the isothermal block temperature is limited to \endash 40\'b0C. A K-type thermocouple at T(TC) = 1250\'b0C}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 produces an output voltage of V(TC) = 50.644 mV \endash  (\endash 
1.527 mV) = 52.171 mV when referenced to a cold-junction}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
temperature of T(CJ) = \endash 40\'b0C. The maximum gain that can be applied when using the internal 2.048-V reference}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 is then calculated as (2.048 V / 52.171 mV) = 39.3. The next smaller PGA gain setting the device offers is 32.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The device integrates a high-precision temperature sensor that can be used to measure the temperatu
re of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
cold junction. To measure the internal temperature of the ADS1220, the device must be set to internal}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 temperature sensor mode by setting the TS bit to 1 in the configuration register. For best performance, careful}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 board layout is critical to achi
eve good thermal conductivity between the cold junction and the device package.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 However, the device does not perform automatic cold-junction compensation of the thermocouple. This}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 compensation must be done in the microcontroller that interfaces to the device. The microcontroller requests one}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
or multiple readings of the thermocouple voltage from the device and then sets the device to internal temperature}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 sensor mode (TS = 1) to acquire the temperature of the cold junction. An algorithm similar to the following must}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 be implemented on the microcontroller to compensate for the cold-junction temperature:}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 1. Measure the thermocouple voltage, V(TC), between AIN0 and AIN1.}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
2. Measure the temperature of the cold junction, T(CJ), using the temperature sensor mode of the ADS1220.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 3. Convert the cold-junction temperature into an equivalent thermoelectric voltage, V(CJ), using the tables or}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 equations provided by NIST.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 4. Add V(TC) and V(CJ) and translate the summation back into a thermocouple temperature using the NIST ta
bles}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 or equations again.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 In some applications, the integrated temperature sensor of the ADS1220 cannot be used (for example, if the
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
accuracy is not high enough or if the device cannot be placed close enough to the cold junction). The additional}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 analog input channels of the device can be used in this case to measure the cold-junction temperature with a}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 thermistor, RTD, or an analog temperature sensor.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
To get an approximation of the achievable temperature resolution, the rms-Noise of the ADS1220 at Gain = 32}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 and DR = 20 SPS (0.23 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Vrms) is divided by the average sensitivity of a K-type thermocouple (41 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 V/\'b0C), as}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 shown in Equation 18.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Temperature Resolution = 0.23 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 V / 41 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 V/
\'b0C = 0.006\'b0C (18)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 9.2.1.3 Application Curves
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Figure 75 and Figure 76 show the measurement results. The measurements are taken at TA = T(CJ) = 25\'b0C. A}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 system offset calibration is performed at T(TC) = 25\'b0
C, which translates to a V(TC) = 0 V when T(CJ) = 25\'b0C. No}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
gain calibration is implemented. The data in Figure 75 are taken using a precision voltage source as the input}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 signal instead of a thermocouple. The respective temperature measurement error in Figure 76 is calculated from}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the data in Figure 75 using the NIST tables.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The design meets the required temperature measurement accuracy given in Table 21. Note that the}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
measurement error shown in Figure 76 does not include the error of the thermocouple itself and the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 measurement error of the cold-junction temperature. Those two error sources are in general larger than 0.2\'b0C}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 and therefore, in many cases, dominate the overall system measurement accuracy.}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 9.2.2 3-Wire RTD Measurement (\endash 200\'b0C to +850\'b0C)
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The ADS1220 integrates all necessary features (such as dual-matched programmable current sources, buffered}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 reference inputs, and a PGA) to e
ase the implementation of ratiometric 2-, 3-, and 4-wire RTD measurements.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Figure 77 shows a typical implementation of a ratiometric 3-wire RTD measurement using the excitation current}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 sources integrated in the device to excite the RTD as well as to implement automatic RTD lead-resistance}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid10563460 compensation.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid10563460\charrsid10563460  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid10563460 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid10563460 9.2.2.1 Design Requirements
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\insrsid16648975\charrsid16648975 Table 23. Design Requirements}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 DESIGN PARAMETER }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VALUE
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Supply voltage }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 3.3 V
\par Update rate }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 20 readings per second
\par RTD type }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 3-wire Pt100
\par Maximum RTD lead resistance }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 15 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
\par RTD excitation current }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 500 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A
\par Temperature measurement range }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \endash 200\'b0C to +850\'b0C
\par Measurement accuracy at TA = 25\'b0C(1) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \'b10.2\'b0C}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 9.2.2.2 Detailed Design Procedure
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The circuit in Figure 77 employs a ratiometric measurement approach. In other words, the sensor signal (that is,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the voltage across the RTD in this case) and the reference voltage for the ADC are derived from the same}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
excitation source. Therefore, errors resulting from temperature drift or noise of the excitation source cancel out}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 because these errors are common to both the sensor signal and the reference.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 In order to implement a ratiometric 3-wire RTD measurement using the device, IDAC1 is routed to one of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 leads of the RTD and IDAC2 is routed to the second RTD lead. Both currents have the same value, which is}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
programmable by the IDAC[2:0] bits in the configuration register. The design of the device ensures that both}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 IDAC values are closely matched, even across temperature. The sum of both currents flows through a precision,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 low-drift reference resistor, RREF. The voltage, Vref, generated across the reference resistor (as shown in
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
Equation 19) is used as the ADC reference voltage. Equation 19 reduces to Equation 20 because IIDAC1 = IIDAC2.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Vref = (IIDAC1 + IIDAC2) \'b7 RREF (19)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Vref = 2 \'b7 IIDAC1 \'b7 RREF (20)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 To simplify the following discussion, the individual lead resistance values of the RTD (RLEADx) are set to zero.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Only IDAC1 excites the RTD to produce a voltage (VRTD) proportional to the temperature-dependable RTD value
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 and the IDAC1 value, as shown in Equation 21.}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VRTD = RRTD (at temperature) \'b7 IIDAC1 (21)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The device internally amplifies the voltage across the RTD using the PGA and compares the resulting voltage
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
against the reference voltage to produce a digital output code proportional to Equation 22 through Equation 24:}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Code }{\rtlch\fcs1 \af34 \ltrch\fcs0 \f34\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \u8733\'3f}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  VRTD \'b7 Gain / Vref (22)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Code }{\rtlch\fcs1 \af34 \ltrch\fcs0 \f34\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \u8733\'3f}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  (RRTD (at temperature) \'b7 IIDAC1 \'b7 Gain) / (2 \'b7 IIDAC1 \'b7 RREF) (23)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Code }{\rtlch\fcs1 \af34 \ltrch\fcs0 \f34\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \u8733\'3f}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  (RRTD (at temperature) \'b7 Gain) / (2 \'b7 RREF) (24)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 As can be seen from Equation 24, the output code only depends on the value of the RTD, the PGA gain, and the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302 
 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 reference resistor (RREF), but not on the IDAC1 value. The absolute accuracy and temperature drift of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 excitation current therefore does not matter. However, because the value of the reference resistor 
directly affects}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
the measurement result, choosing a reference resistor with a very low temperature coefficient is important to limit}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 errors introduced by the temperature drift of RREF.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The second IDAC2 is used to compensate for errors introduced by the voltage drop across the lead resistance of}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
the RTD. All three leads of a 3-wire RTD typically have the same length and, thus, the same lead resistance.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Also, IDAC1 and IDAC2 have the same value. Taking the lead resistance into account, the differential voltage}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302 
 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 (VIN) across the ADC inputs, AIN0 and AIN1, is calculated using Equation 25:}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VIN = IIDAC1 \'b7 (RRTD + RLEAD1) \endash  IIDAC2 \'b7 RLEAD2 (25)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 When RLEAD1 = RLEAD2 and IIDAC1 = IIDAC2, Equation 25 reduces to Equation 26:}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VIN = IIDAC1 \'b7 RRTD (26)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 In other words, the measurement error resulting from the voltage drop across the RTD lead resistance is}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
compensated, as long as the lead resistance values and the IDAC values are well matched.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A first-order differential and common-mode RC filter (RF1, RF2, CDIF1, CCM1, and CCM2) is placed on the ADC}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 inputs, as well as on the reference inputs (RF3, RF4, CDIF2, CCM3, and CCM4). The same guidelines for designing}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the input filter apply as described in the }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 
\i\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Thermocouple Measurement }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 section. For best performance, TI}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
recommends matching the corner frequencies of the input and reference filter. More detailed information on}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 matching the input and reference filter can be found in application report }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
RTD Ratiometric Measurements and}{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 \i\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
Filtering Using the ADS1148 and ADS1248 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 (SBAA201).}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The reference resistor RREF not only serves to generate the reference voltage for the device, but also sets the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 common-mode voltage of the RTD to within the specified common-mode voltage range of the PGA.}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 When designing the circuit, care must als
o be taken to meet the compliance voltage requirement of the IDACs.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
The IDACs require that the maximum voltage drop developed across the current path to AVSS be equal or less}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 than AVDD \endash  0.9 V in order to operate accurately. This requirement means that Equation 27 must be met at all}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 times.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 AVSS + IIDAC1 \'b7 (RLEAD1 + RRTD) + (IIDAC1 + IIDAC2) \'b7 (RLEAD3 + RREF) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  AVDD \endash  0.9 V (27)}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
The device also offers the possibility to route the IDACs to the same inputs used for measurement. If the filter}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 resistor values RF1 and RF2 are small enough and well matched, IDAC1 can be routed to AIN1 and IDAC2 to}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 AIN0 in Figure 77. In this manner, even two 3-wire RTDs sharing the same reference resistor can be measured}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 with a single device.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
\par This design example discusses the implementation of a 3-wire Pt100 measurement to be used to measure}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 temperatures ranging from \endash 200\'b0C to +850\'b0C as stated in Table 23. The excitation current for the Pt100 is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 chosen as IIDAC1 = 500 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A, which means a combined current of 1 mA is flowing through the reference resistor,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
RREF. As mentioned previously, besides creating the reference voltage for the ADS1220, the voltage across RREF}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 also sets the common-mode voltage for the RTD measurement. In general, choose the largest reference voltage}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 possible while still maintaining the compliance voltage of the IDACs as well as meeting the common-mode}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 voltage requirement of the PGA. TI recommends setting the common-mode voltage at or near half the analog}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 supply (in this case 3.3 V / 2 = 1.65 V), which in most cases s
atisfies the common-mode voltage requirements of}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
the PGA. The value for RREF is then calculated by Equation 28:}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
RREF = Vref / (IIDAC1 + IIDAC2) = 1.65 V / 1 mA = 1.65 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  (28)}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302\charrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
The stability of RREF is critical to achieve good measurement accuracy over temperature and time. Choosing a}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 reference resistor with a temperature coefficient of \'b110 ppm/\'b0C or better is advisable. If a 1.65 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  value is not}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 readily available, another value near 1.65 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  (such as 1.62 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  or 1.69 k}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
) can certainly be used as well.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 As a 
last step, the PGA gain must be selected in order to match the maximum input signal to the FSR of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 ADC. The resistance of a Pt100 increases with temperature. Therefore, the maximum voltage to be measured}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 (VIN(MAX)) occurs at the positive temperature extreme. At 850\'b0C, a Pt100 has an equivalent resistance of}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 approximately 391 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  as per the NIST tables. The voltage across the Pt100 equates to Equation 29:}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VIN (MAX) = VRTD (at 850\'b0C) = RRTD (at 850\'b0C) \'b7 IIDAC1 = 391 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  \'b7 500 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A = 195.5 mV (29)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The maximum gain that can be applied when using a 1.65-V reference is then calculated as (1.65 V / 195.5 mV)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302 
 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 = 8.4. The next smaller PGA gain setting available in the ADS1220 is 8. At a gain of 8, the ADS1220 offers a}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 FSR value as described in Equation 30:}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 FSR = \'b1Vref / Gain = \'b11.65 V / 8 = \'b1206.25 mV (30)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
This range allows for margin with respect to initial accuracy and drift of the IDACs and reference resistor.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 After selecting the values for the IDACs, RREF, and PGA gain, make sure to double check that the settings meet}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the common-mode voltage requirements of the PGA and the compliance voltage of the IDACs. To determine the}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
true common-mode voltage at the ADC inputs (AIN0 and AIN1) the lead resistance must be taken into account}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 as well.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The smallest common-mode voltage occurs at the lowest measurement temperature (\endash 200\'b0C) with RLEADx = 0 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 
\'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 and is calculated using Equation 31 and Equation 32.}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VCM (MIN) = Vref + (IIDAC1 + IIDAC2) \'b7 RLEAD3 + IIDAC2 \'b7 RLEAD2 + \'bd IIDAC1 
\'b7 RRTD (at \endash 200\'b0C) (31)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VCM (MIN) = 1.65 V + \'bd 500 }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A \'b7 18.52 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  = 1.655 V (32)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Actually, assuming VCM (MIN) = Vref is a sufficient approximation.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VCM (MIN) must meet two requirements: Equation 15 requires VCM (MIN) to be larger than AVDD / 4 = 3.3 V / 4 =}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 0.825 V and Equation 13 requires VCM (MIN) to meet Equation 33:}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VCM (MIN) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \loch\af31506\hich\af31506\dbch\f31506 \u8805\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  AVSS + 0.2 V + \'bd Gain \'b7
 VIN (MAX) = 0 V + 0.2 V + ( \'bd \'b7 8 \'b7 195.5 mV) = 982 mV (33)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
Both restrictions are satisfied in this design with a VCM (MIN) = 1.65 V.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The largest common-mode voltage occurs at the highest measurement temperature (850\'b0C) and is calculated}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 using Equation 34 and Equation 35.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VCM (MAX) = Vref + (IIDAC1 + IIDAC2) \'b7 RLEAD3 + IIDAC2 \'b7 RLEAD2 + \'bd IIDAC1 \'b7 RRTD (at 850\'b0C) (34)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VCM (MAX) = 1.65 V + 1 mA \'b7 15 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  + 500 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A \'b7 15 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  + \'bd 500 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A \'b7 391 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  = 1.77 V (35)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VCM (MAX) does meet the requirement given by Equation 14, which in this design equates to Equation 36:}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VCM (MAX) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \loch\af31506\hich\af31506\dbch\f31506 \u8804
\'3d}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  AVDD \endash  0.2 V \endash  \'bd Gain \'b7 VIN (MAX) = 3.3 V \endash  0.2 V \endash  ( \'bd \'b7 8 \'b7 195.5 mV) = 2.318 V (36)}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Finally, the maximum voltage that can occur on input AIN1 must be calc
ulated to determine if the compliance}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 voltage (AVDD \endash 
 0.9 V = 3.3 V \endash  0.9 V = 2.4 V) of IDAC1 is met. Note that the voltage on input AIN0 is smaller}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 than the one on input AIN1. Equation 37 and Equation 38 show that the voltage on AIN1 is less than 2.4 V, even}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 when taking the worst-case lead resistance into account.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VAIN1 (MAX) = Vref + (IIDAC1 + IIDAC2) \'b7 RLEAD3 + IIDAC1 \'b7 (RRTD (at 850\'b0C) + RLEAD1) (37)}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid1207302 VAIN1 (MAX) = 1.65 V + 1 mA \'b7 15 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid1207302  + 500 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid1207302 A \'b7 (391 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid1207302  + 15 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid1207302 
) = 1.868 V (38)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302\charrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid1207302 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The register settings for this design are shown in Table 24.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\insrsid16648975\charrsid16648975 Table 24. Register Settings}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 REGISTER }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 SETTING }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 DESCRIPTION
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 00h }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 66h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
 AINP = AIN1, AINN = AIN0, gain = 8, PGA enabled
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975\charrsid16648975 01h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975  ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975\charrsid16648975 04h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975  ;}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975\charrsid16648975  DR = 20 SPS, normal mode, continuous conversion mode
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 02h }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 55h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
 External reference (REFP0, REFN0), simultaneous 50-Hz and 60-Hz}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
rejection, IDAC = 500 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A
\par 03h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  70h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975  ;}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  IDAC1 = AIN2, IDAC2 = AIN3}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975 
\par 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 9.2.2.2.1 Design Variations for 2-Wire and 4-Wire RTD Measurements
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Implementing a 2- or 4-wire RTD measurement is very similar to the 3-wire RTD measurement illustrated in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Figure 77, except that only one IDAC is required.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Figure 78 shows a typical circuit implementation of a 2-wire RTD measurement. The main difference compared}
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 to a 3-wire RTD measurement is with respect to
 the lead resistance compensation. The voltage drop across the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
lead resistors, RLEAD1 and RLEAD2, in this configuration is directly part of the measurement (as shown in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Equation 39) because there is no means to compensate the lead resistance by use of the second current source.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Any compensation must be done by calibration.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VIN = IIDAC1 \'b7 (RLEAD1 + RRTD + RLEAD2) (39)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Figure 79 shows a typical circuit implementation of a 4-wire RTD measurement. Similar to the 2-wire RTD}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 measurement, only one IDAC is required for exciting and measuring a 4-wire RTD in a ratiometric manner. The
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
main benefit of using a 4-wire RTD is that the ADC inputs are connected to the RTD in the form of a Kelvin}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 connection. Apart from the input leakage currents of the ADC, there is no current flow through the lead resistors}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 RLEAD2 and RLEAD3 and therefore no voltage drop is created across them. The voltage at the ADC inputs}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
consequently equals the voltage across the RTD and the lead resistance is of no concern.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 

\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Note that because only one IDAC is used and flows through the reference resistor, RREF, the transfer function of}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 a 2- and 4-wire RTD measurement differs compared to the one of a 3-wire RTD measurement by a factor of 2,}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 as shown in Equation 40.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Code }{\rtlch\fcs1 \af34 \ltrch\fcs0 \f34\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
\u8733\'3f}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  (RRTD (at Temperature) \'b7 Gain) / RREF (40)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 In addition, the common-mode and reference voltage is reduced compared to the 3-wire RTD configuration.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
Therefore, some further modifications may be required in case the 3-wire RTD design is used to measure 2- and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 4-wire RTDs as well. If the decreased common-mode voltage does not meet the VCM (MIN) requirements of the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 PGA anymore, either increase the value of RREF by switching in a larger resistor or, alternatively, increase the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 excitation current while decreasing the gain at the same time.
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 9.2.2.3 Application Curves
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Figure 80 and Figure 81 show the measurement results. The measurements are taken at TA = 25\'b0C. A system}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 offset calibration is performed using a reference resistor of 100 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\f31571\insrsid16648975\charrsid16648975 \'d9}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 . No gain calibration is implemented. The data}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 in Figure 80 are taken using precision resistors instead of a 3-wire Pt100. The respective temperature}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 measurement error in Figure 81 is calcu
lated from the data in Figure 80 using the NIST tables.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
The design meets the required temperature measurement accuracy given in Table 23. Note that the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 measurement error shown in Figure 81 does not include the error of the RTD itself.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 9.2.3 Resistive Bridge Measurement
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The device offers several features to ease the implementation of ratiometric bridge measurements (such as a}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 PGA with gains up to 128, buffered, differential reference inputs, and a low-side power switch).}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\insrsid16648975\charrsid16648975 9.2.3.1 Design Requirements}{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\insrsid16648975\charrsid16648975 Table 25. Design Requirements}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 DESIGN PARAMETER }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VALUE
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Analog supply voltage }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 5.0 V
\par Digital supply voltage }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 3.3 V
\par Load cell type }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 4-wire load cell
\par Load cell maximum capacity }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 1 kg
\par Load cell sensitivity }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 3 mV/V
\par Excitation voltage\~; 5 V
\par Repeatability\~; 50 mg
\par 
\par }{\rtlch\fcs1 \ab\ai\af31507 \ltrch\fcs0 \b\i\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 9.2.3.2 Detailed Design Procedure
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 To implement a ratiometric bridge measurement, the bridge excitation voltage is simultaneously used as the}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
reference voltage for the ADC, as shown in Figure 82. With this configuration, any drift in excitation voltage also}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 shows up on the reference voltage, consequently canceling out drift error. Either of the two device reference}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 input pairs can be connected to the bridge excitation voltage. However, only the negative reference input}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 (REFN1) can be internally routed to a 
low-side power switch. By connecting the low side of the bridge to REFN1,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the device can automatically power-down the bridge by opening the low-side power switch. When the PSW bit in}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302 
 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the configuration register is set to 1, the device opens the switch every time a POWERDOWN command is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 issued and closes the switch again when a START/SYNC command is sent.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
The PGA offers gains up to 128, which helps amplify the small differential bridge output signal to make optimal}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 use of the ADC full-scale range. Using a symmetrical bridge with the excitation voltage equal to the supply}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 voltage of the device ensures that the output signal of the bridge meets the common-mode voltage requirement}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 of the PGA.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
\par Note that the maximum input voltage of ADS1220 is limited to VIN (MAX) = \'b1[(AVDD \endash  AVSS) \endash  0.4 V] / Gain,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 which means the entire full-scale range, FSR = \'b1(AVDD \endash  AVSS) / Gain, cannot be used in this configuration.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
This limitation is a result of the output drive capability of the PGA amplifiers (A1 and A2); see Figure 39. The}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 output of each amplifier must stay 200 mV away from the rails (AVDD and AVSS), otherwise the PGA becomes}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 nonlinear. Consequently, the maximum output swing of the PGA is limited to VOUT = \'b1[(AVDD \endash  AVSS) \endash  0.4 V].}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Using a 3-mV/V load cell with a 5-V excitat
ion yields a maximum differential output voltage of VIN (MAX) = \'b115 mV,}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 which meets Equation 41 when using a gain of 128.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VIN (MAX) }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 \loch\af31506\hich\af31506\dbch\f31506 \u8804\'3d}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  \'b1[(AVDD \endash  AVSS) \endash  0.4 V] / Gain = \'b1(5 V \endash  0.4 V) / 128 = \'b136 mV (41)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 A first-order differential and common-mode RC filter (RF1, RF2, CDIF1, CCM1, and CCM2) is placed on the ADC
}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
inputs. The reference has an additional capacitor CDIF2 to limit reference noise. Care must be taken to maintain a}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 limited amount of filtering or the measurement is no longer ratiometric.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 To find the repeatability of the readings, perform the following calculation. The load cell produces an output}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
voltage of 15 mV at the maximum load of 1 kg. At a Gain = 128 and DR = 20 SPS the ADS1220 offers a noisefree}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 resolution of 0.41 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Vpp. The repeatability is then calculated as shown in Equation 42.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Repeatability = (1 kg / 15 mV) \'b7 0.41 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 V = 27 mg (42)}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The register settings for this design are shown in Table 26.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\insrsid16648975\charrsid16648975 Table 26. Register Settings}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\insrsid16648975 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 REGISTER}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975  ;}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  SETTING}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975  ;}{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 
\b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  DESCRIPTION
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 00h }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 3Eh }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
AINP = AIN1, AINN = AIN2, gain = 128, PGA enabled
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975\charrsid16648975 01h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975 \~; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975\charrsid16648975 04h}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975 \~
; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \insrsid16648975\charrsid16648975 DR = 20 SPS, normal mode, continuous conversion mode
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 02h }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 98h }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
External reference (REFP1, REFN1), simultaneous 50-Hz and 60-Hz}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
rejection, PSW = 1
\par 03h }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 00h }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975 ; }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 No IDACs used}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975 
\par 
\par }{\rtlch\fcs1 \ab\af31507 \ltrch\fcs0 \b\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 7 Parameter Measurement Information
\par 7.1 Noise Performance
\par }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Delta-sigma (}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'c4\'d3}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 ) analog-to-digital converters (ADCs) are based on the principle of oversampling. The input}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 signal of a }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'c4\'d3}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975  ADC is sampled at a high frequency (modulator frequency) and subsequently filtered and}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 decimated in the digital domain to yield a conversion result at the respective output data rate. The ratio between}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 modulator frequency and output data rate is called }{\rtlch\fcs1 \ai\af31507 \ltrch\fcs0 
\i\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 oversampling ratio }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 (OSR). By increasing the OSR, and thus}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 reducing the output data rate, the noise performance of the 
ADC can be optimized. In other words, the inputreferred}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
noise drops when reducing the output data rate because more samples of the internal modulator are}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 averaged to yield one conversion result. Increasing the gain also reduces the input-referred noise, which is}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302 
 }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 particularly useful when measuring low-level signals.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Table 1 to Table 8 summarize the device noise performance. Data are representative of typical noise}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 performance at TA = 25\'b0C using the internal 2.048-V reference. Data sho
wn are the result of averaging readings}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 
from a single device over a time period of approximately 0.75 seconds and are measured with the inputs}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 internally shorted together. Table 1, Table 3, Table 5 and Table 7 list the input-referred noise in units of }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}
{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VRMS for}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the conditions shown. Note that }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VPP values are shown in parenthesis. Table 2, Table 4, Table 6 and Table 8 list}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 the corresponding data in effective number of bits (ENOB) calculated from }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \f31571\insrsid16648975\charrsid16648975 \'ec}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 VRMS values using Equation 1. Note}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 that noise-free bits calculated from peak-to-peak noise values using Equation 2 are shown in parenthesis.}{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 The input-referred noise (Table 1, Table 3, Table 5 and Table 7) only changes marginally when using an external}{\rtlch\fcs1 \af31507 \ltrch\fcs0 
\lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 low-noise reference, such as the REF5020. To calculate ENOB numbers and noise-free bits when using a}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 reference voltage other than 2.048 V, use Equation 1 to Equation 3:}{
\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 ENOB = ln (Full-Scale Range / VRMS-Noise) / ln(2) (1)}{\rtlch\fcs1 
\af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Noise-Free Bits = ln (Full-Scale Range / VPP-Noise) / ln(2) (2)}{\rtlch\fcs1 \af31507 
\ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid1207302  }{\rtlch\fcs1 \af31507 \ltrch\fcs0 \lang1033\langfe1033\langnp1033\insrsid16648975\charrsid16648975 Full-Scale Range = 2 \'b7 Vref / Gain (3)
\par 
\par 
\par }{\*\themedata 504b030414000600080000002100e9de0fbfff0000001c020000130000005b436f6e74656e745f54797065735d2e786d6cac91cb4ec3301045f748fc83e52d4a
9cb2400825e982c78ec7a27cc0c8992416c9d8b2a755fbf74cd25442a820166c2cd933f79e3be372bd1f07b5c3989ca74aaff2422b24eb1b475da5df374fd9ad
5689811a183c61a50f98f4babebc2837878049899a52a57be670674cb23d8e90721f90a4d2fa3802cb35762680fd800ecd7551dc18eb899138e3c943d7e503b6
b01d583deee5f99824e290b4ba3f364eac4a430883b3c092d4eca8f946c916422ecab927f52ea42b89a1cd59c254f919b0e85e6535d135a8de20f20b8c12c3b0
0c895fcf6720192de6bf3b9e89ecdbd6596cbcdd8eb28e7c365ecc4ec1ff1460f53fe813d3cc7f5b7f020000ffff0300504b030414000600080000002100a5d6
a7e7c0000000360100000b0000005f72656c732f2e72656c73848fcf6ac3300c87ef85bd83d17d51d2c31825762fa590432fa37d00e1287f68221bdb1bebdb4f
c7060abb0884a4eff7a93dfeae8bf9e194e720169aaa06c3e2433fcb68e1763dbf7f82c985a4a725085b787086a37bdbb55fbc50d1a33ccd311ba548b6309512
0f88d94fbc52ae4264d1c910d24a45db3462247fa791715fd71f989e19e0364cd3f51652d73760ae8fa8c9ffb3c330cc9e4fc17faf2ce545046e37944c69e462
a1a82fe353bd90a865aad41ed0b5b8f9d6fd010000ffff0300504b0304140006000800000021006b799616830000008a0000001c0000007468656d652f746865
6d652f7468656d654d616e616765722e786d6c0ccc4d0ac3201040e17da17790d93763bb284562b2cbaebbf600439c1a41c7a0d29fdbd7e5e38337cedf14d59b
4b0d592c9c070d8a65cd2e88b7f07c2ca71ba8da481cc52c6ce1c715e6e97818c9b48d13df49c873517d23d59085adb5dd20d6b52bd521ef2cdd5eb9246a3d8b
4757e8d3f729e245eb2b260a0238fd010000ffff0300504b030414000600080000002100b7fd7ba89e070000ca200000160000007468656d652f7468656d652f
7468656d65312e786d6cec595f8b1bc9117f0fe43b0cf32eebdf8cfe2c960f692479cfdeb58d253bdc63afd4d2b4b7675a74b7762d0e43f03de52510b81cf790
83bc2510420e7290232f79c84731d824970f91ea9ed14cb7d4b27717074cd8152c33ad5f55ffbaaabaaad47df7b39709f52e301784a53dbf7ea7e67b389db139
49973dffd9745ce9f89e90289d23ca52dcf33758f89fddfbf9cfeea22319e3047b209f8a23d4f363295747d5aa98c1301277d80aa7f0dd82f1044978e5cbea9c
a34bd09bd06aa3566b55134452df4b51026aa7f13fff08ca1e2f166486fd7b5bed230a53a452a88119e513a51be72206767e5e5708b11111e5de05a23d1f269a
b3cb297e297d8f2221e18b9e5fd37f7ef5dedd2a3aca85a83c206bc88df55f2e970bcccf1b7a4ebe3c2b260d823068f50bfd1a40e53e6ed41eb546ad429f06a0
d90c569a71b175b61b5190630d50f6e8d03d6c0f9b750b6fe86fee71ee87ea63e13528d31fece1c7e308ac68e13528c3877bf870d01d0c6dfd1a94e15b7bf876
ad3f0cda967e0d8a2949cff7d0b5b0d58cb6ab2d200b468f9df06e188cdb8d5c7989826828a24b4db160a93c146b097ac1f818000a489124a927372bbc403308
e3085172c6897742963104de0aa54cc070ad511bd79af05f7d02fda43d8a8e3032a4152f6022f686141f4fcc3859c99eff00b4fa06e4ed8f3fbe79fdc39bd77f
7bf3d5576f5eff259f5babb2e48e51ba34e57efac36ffef3dd2fbd7ffff5f73f7dfddb6cea5dbc30f1effefcab777fffc7fbd4c38a4b53bcfde6fb773f7cfff6
db5fffeb4f5f3bb4f7393a33e1539260e13dc297de5396c0021dfcf119bf9ec43446c494e8a74b8152a46671e81fc9d8423fda208a1cb801b6edf89c43aa7101
efaf5f588427315f4be2d0f8304e2ce0296374c0b8d30a0fd55c8699a7eb74e99e9caf4ddc53842e5c734728b5bc3c5aaf20c71297ca28c616cd2714a5122d71
8aa5a7be63e7183b56f70521965d4fc98c33c116d2fb827803449c269992332b9a4aa16392805f362e82e06fcb36a7cfbd01a3ae550ff1858d84bd81a883fc14
53cb8cf7d15aa2c4a5728a126a1afc04c9d84572b2e133133712123cbdc49479a33916c225f398c37a0da73f8434e376fb29dd2436924b72eed2798218339143
761ec52859b9b01392c626f673710e218abc274cbae0a7ccde21ea1dfc80d283ee7e4eb0e5ee0f67836790614d4a6580a86fd6dce1cbfb9859f13bd9d005c2ae
54d3e7899562fb9c38a363b05e5aa17d82314597688eb1f7ec730783015b59362f493f8821ab1c6357603d4076acaaf7140bece9e6663f4f9e106185ec042fd9
013ea79b9dc4b3416982f821cd8fc0eba6cd4750ea1257003ca6b37313f888401308f1e234ca63013a8ce03ea8f5498cac02a6de853b5e37dcf2df55f618eccb
17168d2bec4b90c1d79681c46ecabcd7365344ad09ca809922e8325ce916442cf79722aab86ab1b5536e616fdad20dd01d594d4f42d20f76403bbd4ff8bfeb7d
a0c378fbbbef1c9bede3f43b6ec556b2ba66a77328991ceff4378770bb5d4dc4f89c7cfa4dcd10add32718eac87ec6baed696e7b1affffbea739b49f6f3b9943
fdc66d27e3438771dbc9e4872b1fa793299b17e86bd4814776d0a38f7d9283a73e0b42e9446e283e11fae047c0ef99f91806959c3ef2c4c529e02a864755e660
020bb7e448cb789cc95f10194f62b482d3a1baaf942c45ae7a29bc15137068a4879dba159eae935336cf0e3beb7575b09955568164395e0b8b7138a89219bad5
2e0ff00af59aed521fb46e0928d9eb903026b349341d24dadb4165247dac0b467390d02bfb282cba0e161da57eebaa3d1640adf00afce0f6e0677acf0f031001
21388f83e67caefc94b97aeb5dedcc8fe9e943c6b422001aec6d04949eee2aae0797a7569785da153c6d9130c2cd26a12da31b3c11c3cfe03c3ad5e855685cd7
d7ddd2a5163d650a3d1f845649a3dd791f8b9bfa1ae47673034dcd4c4153efb2e7b79a2184cc0cad7afe020e8de1315941ec08f59b0bd1255cbdcc24cf36fc4d
32cb8a0b394422ce0cae934e960d122231f728497abe5a7ee1069aea1ca2b9d51b90103e59725d482b9f1a3970baed64bc58e09934dd6e8c284b67af90e1b35c
e1fc568bdf1cac24d91adc3d89e797de195df3a708422c6cd79501e744c0dd413db3e69cc0655891c8caf8db294c79da356fa3740c65e388ae62945714339967
709dca0b3afaadb081f196af190c6a98242f84674b55604da35ad5b4a81a19878355f7c342ca7246d22c6ba6955554d57467316b866d19d8b1e5cd8abcc16a6b
62c8696685cf52f76ecaed6e73dd4e9f5054093078613f47d5bd424130a8959359d414e3fd34ac72763e6ad78eed023f40ed2a45c2c8faadadda1dbb1535c239
1d0cdea8f283dc6ed4c2d062db576a4beb6b73f3629b9dbd80e431842e774da5d0ae846b6b8ea0219ae89e244b1bb0455eca7c6bc093b7e6a4e77f590bfb41d4
08a34aad138e2a4133a8553a61bf59e98761b33e0aebb5e1a0f10a0a8b8c937a985dd98fe102836ef28b7b3dbe77799f6cef68eecc585265fa56beaa89ebcbfb
7ac3babccf6ee2bda9ba9cf73d0249e7cb5663dc6d7607ad4ab7d91f5782e1a053e946ad4165d88adac3f1300a3bddf12bdfbbd0e0a0df8c82d6a85369d5a3a8
12b46a8a7ea75b69078d463f68f73ba3a0ff2a6f6360e559fac86d01e6d5bceefd170000ffff0300504b0304140006000800000021000dd1909fb60000001b01
0000270000007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73848f4d0ac2301484f78277086f6fd3ba109126
dd88d0add40384e4350d363f2451eced0dae2c082e8761be9969bb979dc9136332de3168aa1a083ae995719ac16db8ec8e4052164e89d93b64b060828e6f37ed
1567914b284d262452282e3198720e274a939cd08a54f980ae38a38f56e422a3a641c8bbd048f7757da0f19b017cc524bd62107bd5001996509affb3fd381a89
672f1f165dfe514173d9850528a2c6cce0239baa4c04ca5bbabac4df000000ffff0300504b01022d0014000600080000002100e9de0fbfff0000001c02000013
00000000000000000000000000000000005b436f6e74656e745f54797065735d2e786d6c504b01022d0014000600080000002100a5d6a7e7c000000036010000
0b00000000000000000000000000300100005f72656c732f2e72656c73504b01022d00140006000800000021006b799616830000008a0000001c000000000000
00000000000000190200007468656d652f7468656d652f7468656d654d616e616765722e786d6c504b01022d0014000600080000002100b7fd7ba89e070000ca
2000001600000000000000000000000000d60200007468656d652f7468656d652f7468656d65312e786d6c504b01022d00140006000800000021000dd1909fb6
0000001b0100002700000000000000000000000000a80a00007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73504b050600000000050005005d010000a30b00000000}
{\*\colorschememapping 3c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d22796573223f3e0d0a3c613a636c724d
617020786d6c6e733a613d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f64726177696e676d6c2f323030362f6d6169
6e22206267313d226c743122207478313d22646b3122206267323d226c743222207478323d22646b322220616363656e74313d22616363656e74312220616363
656e74323d22616363656e74322220616363656e74333d22616363656e74332220616363656e74343d22616363656e74342220616363656e74353d22616363656e74352220616363656e74363d22616363656e74362220686c696e6b3d22686c696e6b2220666f6c486c696e6b3d22666f6c486c696e6b222f3e}
{\*\latentstyles\lsdstimax376\lsdlockeddef0\lsdsemihiddendef0\lsdunhideuseddef0\lsdqformatdef0\lsdprioritydef99{\lsdlockedexcept \lsdqformat1 \lsdpriority0 \lsdlocked0 Normal;\lsdqformat1 \lsdpriority9 \lsdlocked0 heading 1;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 2;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 3;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 4;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 5;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 6;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 7;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 8;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 9;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 1;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 5;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 7;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 9;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 1;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 2;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 3;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 4;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 5;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 6;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 7;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 8;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 9;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal Indent;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footnote text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 header;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footer;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index heading;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority35 \lsdlocked0 caption;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of figures;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope address;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope return;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation reference;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 line number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 page number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote text;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of authorities;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 macro;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 toa heading;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 5;\lsdqformat1 \lsdpriority10 \lsdlocked0 Title;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Closing;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Signature;\lsdsemihidden1 \lsdunhideused1 \lsdpriority1 \lsdlocked0 Default Paragraph Font;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Message Header;\lsdqformat1 \lsdpriority11 \lsdlocked0 Subtitle;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Salutation;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Date;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Note Heading;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Block Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 FollowedHyperlink;\lsdqformat1 \lsdpriority22 \lsdlocked0 Strong;
\lsdqformat1 \lsdpriority20 \lsdlocked0 Emphasis;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Document Map;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Plain Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 E-mail Signature;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Top of Form;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Bottom of Form;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal (Web);\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Acronym;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Address;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Cite;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Code;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Definition;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Keyboard;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Preformatted;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Sample;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Typewriter;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Variable;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal Table;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation subject;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 No List;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 1;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 6;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 7;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 6;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 7;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Contemporary;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Elegant;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Professional;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Subtle 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Subtle 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Balloon Text;\lsdpriority39 \lsdlocked0 Table Grid;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Theme;\lsdsemihidden1 \lsdlocked0 Placeholder Text;
\lsdqformat1 \lsdpriority1 \lsdlocked0 No Spacing;\lsdpriority60 \lsdlocked0 Light Shading;\lsdpriority61 \lsdlocked0 Light List;\lsdpriority62 \lsdlocked0 Light Grid;\lsdpriority63 \lsdlocked0 Medium Shading 1;\lsdpriority64 \lsdlocked0 Medium Shading 2;
\lsdpriority65 \lsdlocked0 Medium List 1;\lsdpriority66 \lsdlocked0 Medium List 2;\lsdpriority67 \lsdlocked0 Medium Grid 1;\lsdpriority68 \lsdlocked0 Medium Grid 2;\lsdpriority69 \lsdlocked0 Medium Grid 3;\lsdpriority70 \lsdlocked0 Dark List;
\lsdpriority71 \lsdlocked0 Colorful Shading;\lsdpriority72 \lsdlocked0 Colorful List;\lsdpriority73 \lsdlocked0 Colorful Grid;\lsdpriority60 \lsdlocked0 Light Shading Accent 1;\lsdpriority61 \lsdlocked0 Light List Accent 1;
\lsdpriority62 \lsdlocked0 Light Grid Accent 1;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 1;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 1;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 1;\lsdsemihidden1 \lsdlocked0 Revision;
\lsdqformat1 \lsdpriority34 \lsdlocked0 List Paragraph;\lsdqformat1 \lsdpriority29 \lsdlocked0 Quote;\lsdqformat1 \lsdpriority30 \lsdlocked0 Intense Quote;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 1;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 1;
\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 1;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 1;\lsdpriority70 \lsdlocked0 Dark List Accent 1;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 1;\lsdpriority72 \lsdlocked0 Colorful List Accent 1;
\lsdpriority73 \lsdlocked0 Colorful Grid Accent 1;\lsdpriority60 \lsdlocked0 Light Shading Accent 2;\lsdpriority61 \lsdlocked0 Light List Accent 2;\lsdpriority62 \lsdlocked0 Light Grid Accent 2;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 2;
\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 2;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 2;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 2;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 2;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 2;
\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 2;\lsdpriority70 \lsdlocked0 Dark List Accent 2;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 2;\lsdpriority72 \lsdlocked0 Colorful List Accent 2;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 2;
\lsdpriority60 \lsdlocked0 Light Shading Accent 3;\lsdpriority61 \lsdlocked0 Light List Accent 3;\lsdpriority62 \lsdlocked0 Light Grid Accent 3;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 3;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 3;
\lsdpriority65 \lsdlocked0 Medium List 1 Accent 3;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 3;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 3;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 3;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 3;
\lsdpriority70 \lsdlocked0 Dark List Accent 3;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 3;\lsdpriority72 \lsdlocked0 Colorful List Accent 3;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 3;\lsdpriority60 \lsdlocked0 Light Shading Accent 4;
\lsdpriority61 \lsdlocked0 Light List Accent 4;\lsdpriority62 \lsdlocked0 Light Grid Accent 4;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 4;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 4;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 4;
\lsdpriority66 \lsdlocked0 Medium List 2 Accent 4;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 4;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 4;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 4;\lsdpriority70 \lsdlocked0 Dark List Accent 4;
\lsdpriority71 \lsdlocked0 Colorful Shading Accent 4;\lsdpriority72 \lsdlocked0 Colorful List Accent 4;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 4;\lsdpriority60 \lsdlocked0 Light Shading Accent 5;\lsdpriority61 \lsdlocked0 Light List Accent 5;
\lsdpriority62 \lsdlocked0 Light Grid Accent 5;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 5;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 5;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 5;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 5;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 5;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 5;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 5;\lsdpriority70 \lsdlocked0 Dark List Accent 5;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 5;
\lsdpriority72 \lsdlocked0 Colorful List Accent 5;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 5;\lsdpriority60 \lsdlocked0 Light Shading Accent 6;\lsdpriority61 \lsdlocked0 Light List Accent 6;\lsdpriority62 \lsdlocked0 Light Grid Accent 6;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 6;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 6;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 6;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 6;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 6;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 6;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 6;\lsdpriority70 \lsdlocked0 Dark List Accent 6;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 6;
\lsdpriority72 \lsdlocked0 Colorful List Accent 6;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 6;\lsdqformat1 \lsdpriority19 \lsdlocked0 Subtle Emphasis;\lsdqformat1 \lsdpriority21 \lsdlocked0 Intense Emphasis;
\lsdqformat1 \lsdpriority31 \lsdlocked0 Subtle Reference;\lsdqformat1 \lsdpriority32 \lsdlocked0 Intense Reference;\lsdqformat1 \lsdpriority33 \lsdlocked0 Book Title;\lsdsemihidden1 \lsdunhideused1 \lsdpriority37 \lsdlocked0 Bibliography;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority39 \lsdlocked0 TOC Heading;\lsdpriority41 \lsdlocked0 Plain Table 1;\lsdpriority42 \lsdlocked0 Plain Table 2;\lsdpriority43 \lsdlocked0 Plain Table 3;\lsdpriority44 \lsdlocked0 Plain Table 4;
\lsdpriority45 \lsdlocked0 Plain Table 5;\lsdpriority40 \lsdlocked0 Grid Table Light;\lsdpriority46 \lsdlocked0 Grid Table 1 Light;\lsdpriority47 \lsdlocked0 Grid Table 2;\lsdpriority48 \lsdlocked0 Grid Table 3;\lsdpriority49 \lsdlocked0 Grid Table 4;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 1;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 1;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 1;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 1;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 1;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 2;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 2;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 2;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 2;
\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 3;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 3;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 3;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 3;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 3;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 4;
\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 4;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 4;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 4;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 4;
\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 4;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 5;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 5;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 5;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 5;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 5;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 6;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 6;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 6;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 6;
\lsdpriority46 \lsdlocked0 List Table 1 Light;\lsdpriority47 \lsdlocked0 List Table 2;\lsdpriority48 \lsdlocked0 List Table 3;\lsdpriority49 \lsdlocked0 List Table 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful;\lsdpriority52 \lsdlocked0 List Table 7 Colorful;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 List Table 2 Accent 1;\lsdpriority48 \lsdlocked0 List Table 3 Accent 1;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 1;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 1;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 1;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 List Table 2 Accent 2;\lsdpriority48 \lsdlocked0 List Table 3 Accent 2;\lsdpriority49 \lsdlocked0 List Table 4 Accent 2;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 2;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 3;
\lsdpriority47 \lsdlocked0 List Table 2 Accent 3;\lsdpriority48 \lsdlocked0 List Table 3 Accent 3;\lsdpriority49 \lsdlocked0 List Table 4 Accent 3;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 3;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 4;\lsdpriority47 \lsdlocked0 List Table 2 Accent 4;
\lsdpriority48 \lsdlocked0 List Table 3 Accent 4;\lsdpriority49 \lsdlocked0 List Table 4 Accent 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 4;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 4;
\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 List Table 2 Accent 5;\lsdpriority48 \lsdlocked0 List Table 3 Accent 5;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 5;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 5;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 5;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 List Table 2 Accent 6;\lsdpriority48 \lsdlocked0 List Table 3 Accent 6;\lsdpriority49 \lsdlocked0 List Table 4 Accent 6;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Mention;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Smart Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hashtag;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Unresolved Mention;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Smart Link;}}{\*\datastore 01050000
02000000180000004d73786d6c322e534158584d4c5265616465722e362e3000000000000000000000060000
d0cf11e0a1b11ae1000000000000000000000000000000003e000300feff090006000000000000000000000001000000010000000000000000100000feffffff00000000feffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
fffffffffffffffffdfffffffeffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffff52006f006f007400200045006e00740072007900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000500ffffffffffffffffffffffff0c6ad98892f1d411a65f0040963251e50000000000000000000000002043
8bdde3b8db01feffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff00000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff0000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000105000000000000}}