// Seed: 931028023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_7;
  wor  id_8, id_9 = 1, id_10 = id_7 ? id_2 : id_1;
  wire id_11;
  wire id_12;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  `define pp_4 0
  wire id_5;
  reg  id_6;
  function id_7(id_8);
    id_1 <= id_6;
  endfunction
  wire id_9;
  wire id_10, id_11;
  assign id_7  = id_2;
  assign id_11 = id_8;
  module_0(
      id_11, id_11, id_5, id_9, id_5, id_8
  );
endmodule
