# ==============================================================
# File generated on Fri Feb 23 00:36:58 +0800 2024
# Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
# ==============================================================
add_files TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface2.c
add_files TI_AfeSim_Spi_Interface/TI_AfeSim_Spi_Interface.c
set_part xc7z020clg400-2
create_clock -name default -period 10
config_export -format=ip_catalog
config_export -rtl=verilog
