// Seed: 1687179696
module module_0 (
    id_1
);
  inout wire id_1;
  wand id_2;
  always
    case (id_1)
      default: if ({id_1{id_2}} == -1 & -1'b0) id_1 = id_2;
    endcase
  wire id_3;
  parameter id_4 = -1;
  supply1 id_5 = id_2, id_6;
  assign id_3 = id_4;
  wire id_7, id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wire id_4,
    output wor id_5,
    input wire id_6,
    id_8
);
  wire id_9, id_10, id_11;
  module_0 modCall_1 (id_11);
  wire id_12;
  assign id_10 = id_10;
endmodule
