'''
A collection of helper functions for mapping a logic 
expression to FPGA

Overall workflow:
1. Read function from .pla file
2. Minimize function
'''