
*** Running vivado
    with args -log receiver.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source receiver.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source receiver.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/constrs_1/new/Master.xdc]
Finished Parsing XDC File [F:/receiverTransmitters/receiver/Receiver/Receiver.srcs/constrs_1/new/Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 458.047 ; gain = 248.234
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 470.063 ; gain = 12.016
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b2f3ef47

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 29e3dbb03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 949.949 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 29e3dbb03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 949.949 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 12 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1346795e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 949.949 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1346795e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 949.949 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 949.949 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1346795e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 949.949 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1346795e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 949.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 949.949 ; gain = 491.902
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 949.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/receiver_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/receiver_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 949.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 949.949 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1588c3aea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 196fcb65c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 196fcb65c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117
Phase 1 Placer Initialization | Checksum: 196fcb65c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1877a77a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1877a77a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16cec80dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12f7c53c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12f7c53c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d89d5188

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19f50e8df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19bc6fb6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19bc6fb6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117
Phase 3 Detail Placement | Checksum: 19bc6fb6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.905. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a4ad6171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 979.066 ; gain = 29.117
Phase 4.1 Post Commit Optimization | Checksum: a4ad6171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a4ad6171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a4ad6171

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 979.066 ; gain = 29.117

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 9dadaec2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 979.066 ; gain = 29.117
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9dadaec2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 979.066 ; gain = 29.117
Ending Placer Task | Checksum: 8b6b1725

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 979.066 ; gain = 29.117
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 979.066 ; gain = 29.117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 979.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/receiver_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 979.066 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 979.066 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 979.066 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 666987d6 ConstDB: 0 ShapeSum: 25018f4f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4374057c

Time (s): cpu = 00:01:21 ; elapsed = 00:01:17 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4374057c

Time (s): cpu = 00:01:21 ; elapsed = 00:01:17 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4374057c

Time (s): cpu = 00:01:21 ; elapsed = 00:01:17 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4374057c

Time (s): cpu = 00:01:21 ; elapsed = 00:01:17 . Memory (MB): peak = 1081.023 ; gain = 101.957
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 180128487

Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1081.023 ; gain = 101.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.926  | TNS=0.000  | WHS=-0.119 | THS=-0.868 |

Phase 2 Router Initialization | Checksum: 113b0575c

Time (s): cpu = 00:01:22 ; elapsed = 00:01:17 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c22279a0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1a1aec68d

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.734  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16882c67d

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957
Phase 4 Rip-up And Reroute | Checksum: 16882c67d

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10eec39ac

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.827  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10eec39ac

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10eec39ac

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957
Phase 5 Delay and Skew Optimization | Checksum: 10eec39ac

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18c6c906e

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.827  | TNS=0.000  | WHS=0.153  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 144f05209

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957
Phase 6 Post Hold Fix | Checksum: 144f05209

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0237583 %
  Global Horizontal Routing Utilization  = 0.00871942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d03ccb9c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d03ccb9c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12c6d8e17

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.827  | TNS=0.000  | WHS=0.153  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12c6d8e17

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1081.023 ; gain = 101.957

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:21 . Memory (MB): peak = 1081.023 ; gain = 101.957
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1081.023 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/receiver_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/receiver_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1081.023 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/receiver_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file receiver_power_routed.rpt -pb receiver_power_summary_routed.pb -rpx receiver_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile receiver.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./receiver.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun May 07 10:48:44 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 1419.145 ; gain = 326.203
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file receiver.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun May 07 10:48:45 2017...

*** Running vivado
    with args -log receiver.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source receiver.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source receiver.tcl -notrace
Command: open_checkpoint receiver_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 209.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/.Xil/Vivado-15252-Skipper-PC/dcp/receiver.xdc]
Finished Parsing XDC File [F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/.Xil/Vivado-15252-Skipper-PC/dcp/receiver.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 458.633 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 458.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 458.633 ; gain = 249.254
Command: write_bitstream -force -no_partial_bitfile receiver.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./receiver.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'F:/receiverTransmitters/receiver/Receiver/Receiver.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun May 07 11:14:26 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 822.250 ; gain = 363.617
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file receiver.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun May 07 11:14:27 2017...
