// Seed: 117830295
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output reg id_5,
    output id_6
);
  assign id_2[1] = 1'b0;
  assign id_6 = 1;
  always @(posedge 1) id_5 <= id_1;
  reg   id_7;
  reg   id_8;
  logic id_9;
  type_21(
      id_8, id_7, id_4
  );
  logic id_10;
  logic id_11;
  type_24(
      id_1, id_7
  );
  logic id_12;
  logic id_13;
  logic id_14 = 1;
  type_28(
      1, id_13, id_3, id_0, 1, 1
  );
  logic id_15;
  assign id_2[1] = id_1;
endmodule
