D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\icl.command.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\icl.read.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\icl.write.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\icl-mcpcom.read.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\icl-mcpcom.write.1.tlog
D:\WORK\VS\SEM8\AVMIS\HIGHPERFORMANCEPROCESSORARCHITECTURE\LAB01\RELEASE\LAB01.EXE.INTERMEDIATE.MANIFEST
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\Lab01.write.1.tlog
D:\WORK\VS\SEM8\AVMIS\HIGHPERFORMANCEPROCESSORARCHITECTURE\LAB01\RELEASE\MAIN.OBJ
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\mt.command.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\mt.read.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\mt.write.1.tlog
D:\WORK\VS\SEM8\AVMIS\HIGHPERFORMANCEPROCESSORARCHITECTURE\LAB01\RELEASE\VC100.PDB
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\xilink.command.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\xilink.read.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\xilink.write.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\xilink-link.read.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\xilink-link.write.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\xilink-mcpcom.read.1.tlog
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Lab01\Release\xilink-mcpcom.write.1.tlog
D:\WORK\VS\SEM8\AVMIS\HIGHPERFORMANCEPROCESSORARCHITECTURE\RELEASE\LAB01.EXE
D:\work\VS\sem8\avmis\HighPerformanceProcessorArchitecture\Release\Lab01.pdb
