<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › intel_mid_dma_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>intel_mid_dma_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  intel_mid_dma_regs.h - Intel MID DMA Drivers</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008-10 Intel Corp</span>
<span class="cm"> *  Author: Vinod Koul &lt;vinod.koul@intel.com&gt;</span>
<span class="cm"> *  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *  WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> *  General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.</span>
<span class="cm"> *</span>
<span class="cm"> * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __INTEL_MID_DMAC_REGS_H__</span>
<span class="cp">#define __INTEL_MID_DMAC_REGS_H__</span>

<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/dmapool.h&gt;</span>
<span class="cp">#include &lt;linux/pci_ids.h&gt;</span>

<span class="cp">#define INTEL_MID_DMA_DRIVER_VERSION &quot;1.1.0&quot;</span>

<span class="cp">#define	REG_BIT0		0x00000001</span>
<span class="cp">#define	REG_BIT8		0x00000100</span>
<span class="cp">#define INT_MASK_WE		0x8</span>
<span class="cp">#define CLEAR_DONE		0xFFFFEFFF</span>
<span class="cp">#define UNMASK_INTR_REG(chan_num) \</span>
<span class="cp">	((REG_BIT0 &lt;&lt; chan_num) | (REG_BIT8 &lt;&lt; chan_num))</span>
<span class="cp">#define MASK_INTR_REG(chan_num) (REG_BIT8 &lt;&lt; chan_num)</span>

<span class="cp">#define ENABLE_CHANNEL(chan_num) \</span>
<span class="cp">	((REG_BIT0 &lt;&lt; chan_num) | (REG_BIT8 &lt;&lt; chan_num))</span>

<span class="cp">#define DISABLE_CHANNEL(chan_num) \</span>
<span class="cp">	(REG_BIT8 &lt;&lt; chan_num)</span>

<span class="cp">#define DESCS_PER_CHANNEL	16</span>
<span class="cm">/*DMA Registers*/</span>
<span class="cm">/*registers associated with channel programming*/</span>
<span class="cp">#define DMA_REG_SIZE		0x400</span>
<span class="cp">#define DMA_CH_SIZE		0x58</span>

<span class="cm">/*CH X REG = (DMA_CH_SIZE)*CH_NO + REG*/</span>
<span class="cp">#define SAR			0x00 </span><span class="cm">/* Source Address Register*/</span><span class="cp"></span>
<span class="cp">#define DAR			0x08 </span><span class="cm">/* Destination Address Register*/</span><span class="cp"></span>
<span class="cp">#define LLP			0x10 </span><span class="cm">/* Linked List Pointer Register*/</span><span class="cp"></span>
<span class="cp">#define CTL_LOW			0x18 </span><span class="cm">/* Control Register*/</span><span class="cp"></span>
<span class="cp">#define CTL_HIGH		0x1C </span><span class="cm">/* Control Register*/</span><span class="cp"></span>
<span class="cp">#define CFG_LOW			0x40 </span><span class="cm">/* Configuration Register Low*/</span><span class="cp"></span>
<span class="cp">#define CFG_HIGH		0x44 </span><span class="cm">/* Configuration Register high*/</span><span class="cp"></span>

<span class="cp">#define STATUS_TFR		0x2E8</span>
<span class="cp">#define STATUS_BLOCK		0x2F0</span>
<span class="cp">#define STATUS_ERR		0x308</span>

<span class="cp">#define RAW_TFR			0x2C0</span>
<span class="cp">#define RAW_BLOCK		0x2C8</span>
<span class="cp">#define RAW_ERR			0x2E0</span>

<span class="cp">#define MASK_TFR		0x310</span>
<span class="cp">#define MASK_BLOCK		0x318</span>
<span class="cp">#define MASK_SRC_TRAN		0x320</span>
<span class="cp">#define MASK_DST_TRAN		0x328</span>
<span class="cp">#define MASK_ERR		0x330</span>

<span class="cp">#define CLEAR_TFR		0x338</span>
<span class="cp">#define CLEAR_BLOCK		0x340</span>
<span class="cp">#define CLEAR_SRC_TRAN		0x348</span>
<span class="cp">#define CLEAR_DST_TRAN		0x350</span>
<span class="cp">#define CLEAR_ERR		0x358</span>

<span class="cp">#define INTR_STATUS		0x360</span>
<span class="cp">#define DMA_CFG			0x398</span>
<span class="cp">#define DMA_CHAN_EN		0x3A0</span>

<span class="cm">/*DMA channel control registers*/</span>
<span class="k">union</span> <span class="n">intel_mid_dma_ctl_lo</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span>	<span class="n">int_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*enable or disable interrupts*/</span>
					<span class="cm">/*should be 0*/</span>
		<span class="n">u32</span>	<span class="n">dst_tr_width</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/*destination transfer width*/</span>
					<span class="cm">/*usually 32 bits = 010*/</span>
		<span class="n">u32</span>	<span class="n">src_tr_width</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span> <span class="cm">/*source transfer width*/</span>
					<span class="cm">/*usually 32 bits = 010*/</span>
		<span class="n">u32</span>	<span class="n">dinc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>		<span class="cm">/*destination address inc/dec*/</span>
					<span class="cm">/*For mem:INC=00, Periphral NoINC=11*/</span>
		<span class="n">u32</span>	<span class="n">sinc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>		<span class="cm">/*source address inc or dec, as above*/</span>
		<span class="n">u32</span>	<span class="n">dst_msize</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/*destination burst transaction length*/</span>
					<span class="cm">/*always = 16 ie 011*/</span>
		<span class="n">u32</span>	<span class="n">src_msize</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/*source burst transaction length*/</span>
					<span class="cm">/*always = 16 ie 011*/</span>
		<span class="n">u32</span>	<span class="n">reser1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="n">u32</span>	<span class="n">tt_fc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/*transfer type and flow controller*/</span>
					<span class="cm">/*M-M = 000</span>
<span class="cm">					  P-M = 010</span>
<span class="cm">					  M-P = 001*/</span>
		<span class="n">u32</span>	<span class="n">dms</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>		<span class="cm">/*destination master select = 0*/</span>
		<span class="n">u32</span>	<span class="n">sms</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>		<span class="cm">/*source master select = 0*/</span>
		<span class="n">u32</span>	<span class="n">llp_dst_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*enable/disable destination LLP = 0*/</span>
		<span class="n">u32</span>	<span class="n">llp_src_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*enable/disable source LLP = 0*/</span>
		<span class="n">u32</span>	<span class="n">reser2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">ctlx</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ctl_lo</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">intel_mid_dma_ctl_hi</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span>	<span class="n">block_ts</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>	<span class="cm">/*block transfer size*/</span>
		<span class="n">u32</span>	<span class="n">done</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/*Done - updated by DMAC*/</span>
		<span class="n">u32</span>	<span class="n">reser</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>	<span class="cm">/*configured by DMAC*/</span>
	<span class="p">}</span> <span class="n">ctlx</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ctl_hi</span><span class="p">;</span>

<span class="p">};</span>

<span class="cm">/*DMA channel configuration registers*/</span>
<span class="k">union</span> <span class="n">intel_mid_dma_cfg_lo</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span>	<span class="n">reser1</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="n">u32</span>	<span class="n">ch_prior</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/*channel priority = 0*/</span>
		<span class="n">u32</span>	<span class="n">ch_susp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*channel suspend = 0*/</span>
		<span class="n">u32</span>	<span class="n">fifo_empty</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*FIFO empty or not R bit = 0*/</span>
		<span class="n">u32</span>	<span class="n">hs_sel_dst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*select HW/SW destn handshaking*/</span>
					<span class="cm">/*HW = 0, SW = 1*/</span>
		<span class="n">u32</span>	<span class="n">hs_sel_src</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*select HW/SW src handshaking*/</span>
		<span class="n">u32</span>	<span class="n">reser2</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="n">u32</span>	<span class="n">dst_hs_pol</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*dest HS interface polarity*/</span>
		<span class="n">u32</span>	<span class="n">src_hs_pol</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*src HS interface polarity*/</span>
		<span class="n">u32</span>	<span class="n">max_abrst</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>	<span class="cm">/*max AMBA burst len = 0 (no sw limit*/</span>
		<span class="n">u32</span>	<span class="n">reload_src</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*auto reload src addr =1 if src is P*/</span>
		<span class="n">u32</span>	<span class="n">reload_dst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*AR destn addr =1 if dstn is P*/</span>
	<span class="p">}</span> <span class="n">cfgx</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cfg_lo</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">intel_mid_dma_cfg_hi</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span>	<span class="n">fcmode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*flow control mode = 1*/</span>
		<span class="n">u32</span>	<span class="n">fifo_mode</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/*FIFO mode select = 1*/</span>
		<span class="n">u32</span>	<span class="n">protctl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/*protection control = 0*/</span>
		<span class="n">u32</span>	<span class="n">rsvd</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="n">u32</span>	<span class="n">src_per</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/*src hw HS interface*/</span>
		<span class="n">u32</span>	<span class="n">dst_per</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>	<span class="cm">/*dstn hw HS interface*/</span>
		<span class="n">u32</span>	<span class="n">reser2</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cfgx</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cfg_hi</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/**</span>
<span class="cm"> * struct intel_mid_dma_chan - internal mid representation of a DMA channel</span>
<span class="cm"> * @chan: dma_chan strcture represetation for mid chan</span>
<span class="cm"> * @ch_regs: MMIO register space pointer to channel register</span>
<span class="cm"> * @dma_base: MMIO register space DMA engine base pointer</span>
<span class="cm"> * @ch_id: DMA channel id</span>
<span class="cm"> * @lock: channel spinlock</span>
<span class="cm"> * @active_list: current active descriptors</span>
<span class="cm"> * @queue: current queued up descriptors</span>
<span class="cm"> * @free_list: current free descriptors</span>
<span class="cm"> * @slave: dma slave struture</span>
<span class="cm"> * @descs_allocated: total number of decsiptors allocated</span>
<span class="cm"> * @dma: dma device struture pointer</span>
<span class="cm"> * @busy: bool representing if ch is busy (active txn) or not</span>
<span class="cm"> * @in_use: bool representing if ch is in use or not</span>
<span class="cm"> * @raw_tfr: raw trf interrupt received</span>
<span class="cm"> * @raw_block: raw block interrupt received</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>		<span class="n">chan</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">ch_regs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">dma_base</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">ch_id</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">active_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">free_list</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">descs_allocated</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">middma_device</span>	<span class="o">*</span><span class="n">dma</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">busy</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">in_use</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">raw_tfr</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">raw_block</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_slave</span> <span class="o">*</span><span class="n">mid_slave</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="o">*</span><span class="nf">to_intel_mid_dma_chan</span><span class="p">(</span>
						<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">intel_mid_dma_chan</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">intel_mid_dma_state</span> <span class="p">{</span>
	<span class="n">RUNNING</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">SUSPENDED</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/**</span>
<span class="cm"> * struct middma_device - internal representation of a DMA device</span>
<span class="cm"> * @pdev: PCI device</span>
<span class="cm"> * @dma_base: MMIO register space pointer of DMA</span>
<span class="cm"> * @dma_pool: for allocating DMA descriptors</span>
<span class="cm"> * @common: embedded struct dma_device</span>
<span class="cm"> * @tasklet: dma tasklet for processing interrupts</span>
<span class="cm"> * @ch: per channel data</span>
<span class="cm"> * @pci_id: DMA device PCI ID</span>
<span class="cm"> * @intr_mask: Interrupt mask to be used</span>
<span class="cm"> * @mask_reg: MMIO register for periphral mask</span>
<span class="cm"> * @chan_base: Base ch index (read from driver data)</span>
<span class="cm"> * @max_chan: max number of chs supported (from drv_data)</span>
<span class="cm"> * @block_size: Block size of DMA transfer supported (from drv_data)</span>
<span class="cm"> * @pimr_mask: MMIO register addr for periphral interrupt (from drv_data)</span>
<span class="cm"> * @state: dma PM device state</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">middma_device</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>		<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">dma_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_pool</span>		<span class="o">*</span><span class="n">dma_pool</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_device</span>	<span class="n">common</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>   <span class="n">tasklet</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_chan</span> <span class="n">ch</span><span class="p">[</span><span class="n">MAX_CHAN</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">pci_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">intr_mask</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mask_reg</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">chan_base</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">max_chan</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">block_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">pimr_mask</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">intel_mid_dma_state</span> <span class="n">state</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">middma_device</span> <span class="o">*</span><span class="nf">to_middma_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">common</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">common</span><span class="p">,</span> <span class="k">struct</span> <span class="n">middma_device</span><span class="p">,</span> <span class="n">common</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">block</span><span class="p">;</span> <span class="cm">/*ch ptr*/</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">desc_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span>	<span class="n">txd</span><span class="p">;</span>
	<span class="kt">size_t</span>				<span class="n">len</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">sar</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">dar</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">cfg_hi</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">cfg_lo</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">ctl_lo</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">ctl_hi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_pool</span>			<span class="o">*</span><span class="n">lli_pool</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_mid_dma_lli</span>	<span class="o">*</span><span class="n">lli</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">lli_phys</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">lli_length</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>			<span class="n">current_lli</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">next</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_transfer_direction</span>		<span class="n">dirn</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_status</span>			<span class="n">status</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_slave_buswidth</span>		<span class="n">width</span><span class="p">;</span> <span class="cm">/*width of DMA txn*/</span>
	<span class="k">enum</span> <span class="n">intel_mid_dma_mode</span>		<span class="n">cfg_mode</span><span class="p">;</span> <span class="cm">/*mode configuration*/</span>

<span class="p">};</span>

<span class="k">struct</span> <span class="n">intel_mid_dma_lli</span> <span class="p">{</span>
	<span class="n">dma_addr_t</span>			<span class="n">sar</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">dar</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>			<span class="n">llp</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">ctl_lo</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">ctl_hi</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">test_ch_en</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dma</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ch_no</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">en_reg</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">dma</span> <span class="o">+</span> <span class="n">DMA_CHAN_EN</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">en_reg</span> <span class="o">&gt;&gt;</span> <span class="n">ch_no</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">intel_mid_dma_desc</span> <span class="o">*</span><span class="nf">to_intel_mid_dma_desc</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">intel_mid_dma_desc</span><span class="p">,</span> <span class="n">txd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">intel_mid_dma_slave</span> <span class="o">*</span><span class="nf">to_intel_mid_dma_slave</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="n">slave</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">slave</span><span class="p">,</span> <span class="k">struct</span> <span class="n">intel_mid_dma_slave</span><span class="p">,</span> <span class="n">dma_slave</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">int</span> <span class="n">dma_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/*__INTEL_MID_DMAC_REGS_H__*/</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
