digraph "CFG for 'mbrtowc' function" {
	label="CFG for 'mbrtowc' function";

	Node0x18bffc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#ca3b3770",label="{%4:\l  %5 = alloca i32, align 4\l  %.0.sroa_cast = bitcast i32* %5 to i8*\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %.0.sroa_cast)\l  %6 = icmp eq %struct.FTW* %3, null\l  %7 = bitcast i32* @mbrtowc.internal_state to %struct.FTW*\l  %8 = select i1 %6, %struct.FTW* %7, %struct.FTW* %3\l  %9 = getelementptr %struct.FTW, %struct.FTW* %8, i64 0, i32 0\l  %10 = load i32, i32* %9, align 4, !tbaa !1632\l  %11 = icmp eq i8* %1, null\l  br i1 %11, label %12, label %14\l|{<s0>T|<s1>F}}"];
	Node0x18bffc0:s0 -> Node0x18c0160;
	Node0x18bffc0:s1 -> Node0x18c01b0;
	Node0x18c0160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%12:\l12:                                               \l  %13 = icmp eq i32 %10, 0\l  br i1 %13, label %85, label %83\l|{<s0>T|<s1>F}}"];
	Node0x18c0160:s0 -> Node0x18c0660;
	Node0x18c0160:s1 -> Node0x18c0610;
	Node0x18c01b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%14:\l14:                                               \l  %15 = icmp eq i32* %0, null\l  %16 = select i1 %15, i32* %5, i32* %0\l  %17 = icmp eq i64 %2, 0\l  br i1 %17, label %85, label %18\l|{<s0>T|<s1>F}}"];
	Node0x18c01b0:s0 -> Node0x18c0660;
	Node0x18c01b0:s1 -> Node0x18c0200;
	Node0x18c0200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%18:\l18:                                               \l  %19 = icmp eq i32 %10, 0\l  br i1 %19, label %20, label %48\l|{<s0>T|<s1>F}}"];
	Node0x18c0200:s0 -> Node0x18c0250;
	Node0x18c0200:s1 -> Node0x18c0430;
	Node0x18c0250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%20:\l20:                                               \l  %21 = load i8, i8* %1, align 1, !tbaa !1636\l  %22 = icmp sgt i8 %21, -1\l  br i1 %22, label %23, label %27\l|{<s0>T|<s1>F}}"];
	Node0x18c0250:s0 -> Node0x18c02a0;
	Node0x18c0250:s1 -> Node0x18c02f0;
	Node0x18c02a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%23:\l23:                                               \l  %24 = zext i8 %21 to i32\l  store i32 %24, i32* %16, align 4, !tbaa !1632\l  %25 = icmp ne i8 %21, 0\l  %26 = zext i1 %25 to i64\l  br label %85\l}"];
	Node0x18c02a0 -> Node0x18c0660;
	Node0x18c02f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%27:\l27:                                               \l  %28 = tail call %struct.__pthread* asm \"mov %fs:0,$0\",\l... \"=r,~\{dirflag\},~\{fpsr\},~\{flags\}\"() #29, !srcloc !1637\l  %29 = getelementptr inbounds %struct.__pthread, %struct.__pthread* %28, i64\l... 0, i32 24\l  %30 = load %struct.__locale_struct*, %struct.__locale_struct** %29, align 8,\l... !tbaa !1638\l  %31 = getelementptr inbounds %struct.__locale_struct,\l... %struct.__locale_struct* %30, i64 0, i32 0, i64 0\l  %32 = load %struct.__locale_map*, %struct.__locale_map** %31, align 8, !tbaa\l... !1643\l  %33 = icmp eq %struct.__locale_map* %32, null\l  br i1 %33, label %34, label %37\l|{<s0>T|<s1>F}}"];
	Node0x18c02f0:s0 -> Node0x18c0340;
	Node0x18c02f0:s1 -> Node0x18c0390;
	Node0x18c0340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%34:\l34:                                               \l  %35 = sext i8 %21 to i32\l  %36 = and i32 %35, 57343\l  store i32 %36, i32* %16, align 4, !tbaa !1632\l  br label %85\l}"];
	Node0x18c0340 -> Node0x18c0660;
	Node0x18c0390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%37:\l37:                                               \l  %38 = zext i8 %21 to i32\l  %39 = add nsw i32 %38, -194\l  %40 = icmp ugt i32 %39, 50\l  br i1 %40, label %83, label %41\l|{<s0>T|<s1>F}}"];
	Node0x18c0390:s0 -> Node0x18c0610;
	Node0x18c0390:s1 -> Node0x18c03e0;
	Node0x18c03e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%41:\l41:                                               \l  %42 = getelementptr inbounds i8, i8* %1, i64 1\l  %43 = zext i32 %39 to i64\l  %44 = getelementptr inbounds [51 x i32], [51 x i32]* @__fsmu8, i64 0, i64 %43\l  %45 = load i32, i32* %44, align 4, !tbaa !1632\l  %46 = add i64 %2, -1\l  %47 = icmp eq i64 %46, 0\l  br i1 %47, label %81, label %48\l|{<s0>T|<s1>F}}"];
	Node0x18c03e0:s0 -> Node0x18c05c0;
	Node0x18c03e0:s1 -> Node0x18c0430;
	Node0x18c0430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%48:\l48:                                               \l  %49 = phi i8* [ %42, %41 ], [ %1, %18 ]\l  %50 = phi i32 [ %45, %41 ], [ %10, %18 ]\l  %51 = phi i64 [ %46, %41 ], [ %2, %18 ]\l  %52 = load i8, i8* %49, align 1, !tbaa !1636\l  %53 = lshr i8 %52, 3\l  %54 = zext i8 %53 to i32\l  %55 = add nsw i32 %54, -16\l  %56 = ashr i32 %50, 26\l  %57 = add nsw i32 %56, %54\l  %58 = or i32 %55, %57\l  %59 = icmp ugt i32 %58, 7\l  br i1 %59, label %83, label %60\l|{<s0>T|<s1>F}}"];
	Node0x18c0430:s0 -> Node0x18c0610;
	Node0x18c0430:s1 -> Node0x18c0480;
	Node0x18c0480 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%60:\l60:                                               \l  %61 = phi i8 [ %78, %77 ], [ %52, %48 ]\l  %62 = phi i64 [ %70, %77 ], [ %51, %48 ]\l  %63 = phi i32 [ %69, %77 ], [ %50, %48 ]\l  %64 = phi i8* [ %66, %77 ], [ %49, %48 ]\l  %65 = shl i32 %63, 6\l  %66 = getelementptr inbounds i8, i8* %64, i64 1\l  %67 = zext i8 %61 to i32\l  %68 = add nsw i32 %67, -128\l  %69 = or i32 %68, %65\l  %70 = add i64 %62, -1\l  %71 = icmp slt i32 %69, 0\l  br i1 %71, label %75, label %72\l|{<s0>T|<s1>F}}"];
	Node0x18c0480:s0 -> Node0x18c0520;
	Node0x18c0480:s1 -> Node0x18c04d0;
	Node0x18c04d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%72:\l72:                                               \l  store i32 0, i32* %9, align 4, !tbaa !1632\l  store i32 %69, i32* %16, align 4, !tbaa !1632\l  %73 = and i64 %2, 4294967295\l  %74 = sub i64 %73, %70\l  br label %85\l}"];
	Node0x18c04d0 -> Node0x18c0660;
	Node0x18c0520 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%75:\l75:                                               \l  %76 = icmp eq i64 %70, 0\l  br i1 %76, label %81, label %77\l|{<s0>T|<s1>F}}"];
	Node0x18c0520:s0 -> Node0x18c05c0;
	Node0x18c0520:s1 -> Node0x18c0570;
	Node0x18c0570 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%77:\l77:                                               \l  %78 = load i8, i8* %66, align 1, !tbaa !1636\l  %79 = and i8 %78, -64\l  %80 = icmp eq i8 %79, -128\l  br i1 %80, label %60, label %83\l|{<s0>T|<s1>F}}"];
	Node0x18c0570:s0 -> Node0x18c0480;
	Node0x18c0570:s1 -> Node0x18c0610;
	Node0x18c05c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%81:\l81:                                               \l  %82 = phi i32 [ %45, %41 ], [ %69, %75 ]\l  store i32 %82, i32* %9, align 4, !tbaa !1632\l  br label %85\l}"];
	Node0x18c05c0 -> Node0x18c0660;
	Node0x18c0610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%83:\l83:                                               \l  store i32 0, i32* %9, align 4, !tbaa !1632\l  %84 = tail call fastcc i32* @__errno_location() #30\l  store i32 84, i32* %84, align 4, !tbaa !1632\l  br label %85\l}"];
	Node0x18c0610 -> Node0x18c0660;
	Node0x18c0660 [shape=record,color="#b70d28ff", style=filled, fillcolor="#ca3b3770",label="{%85:\l85:                                               \l  %86 = phi i64 [ -1, %83 ], [ -2, %81 ], [ %74, %72 ], [ %26, %23 ], [ 1, %34\l... ], [ 0, %12 ], [ -2, %14 ]\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %.0.sroa_cast)\l  ret i64 %86\l}"];
}
