
---------- Begin Simulation Statistics ----------
final_tick                               126807387000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173441                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710548                       # Number of bytes of host memory used
host_op_rate                                   189293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   576.56                       # Real time elapsed on the host
host_tick_rate                              219936263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.126807                       # Number of seconds simulated
sim_ticks                                126807387000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.784598                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8059813                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8686585                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             89097                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15834395                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287879                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          567490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           279611                       # Number of indirect misses.
system.cpu.branchPred.lookups                19671737                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1049050                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1191                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.268074                       # CPI: cycles per instruction
system.cpu.discardedOps                        422134                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49079966                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17519134                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10082128                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16830451                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.788598                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        126807387                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       109976936                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       320816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       641720                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 94                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1196                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1196                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            94                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2641920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2641920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1652                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1652    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1652                       # Request fanout histogram
system.membus.respLayer1.occupancy          167052000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1810500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            319711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       300018                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1197                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        300050                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       900118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        62510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                962628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1228939264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     84701184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1313640448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           320908                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002910                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053870                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 319974     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    934      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             320908                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21154872000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1355770000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19503250000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            15.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               299973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19645                       # number of demand (read+write) hits
system.l2.demand_hits::total                   319618                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              299973                       # number of overall hits
system.l2.overall_hits::.cpu.data               19645                       # number of overall hits
system.l2.overall_hits::total                  319618                       # number of overall hits
system.l2.demand_misses::.cpu.inst                 77                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1213                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1290                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                77                       # number of overall misses
system.l2.overall_misses::.cpu.data              1213                       # number of overall misses
system.l2.overall_misses::total                  1290                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     24070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    363349000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        387419000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     24070000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    363349000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       387419000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           300050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            20858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               320908                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          300050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           20858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              320908                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.058155                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004020                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.058155                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004020                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 312597.402597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 299545.754328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 300324.806202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 312597.402597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 299545.754328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 300324.806202                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst            77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1290                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    339089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    361619000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    339089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    361619000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.058155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004020                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.058155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004020                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 292597.402597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 279545.754328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 280324.806202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 292597.402597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 279545.754328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 280324.806202                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20500                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20500                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       299099                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           299099                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       299099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       299099                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1196                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    357575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     357575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 298975.752508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 298975.752508                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    333655000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    333655000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 278975.752508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 278975.752508                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         299973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             299973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     24070000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24070000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       300050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         300050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 312597.402597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 312597.402597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           77                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           77                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22530000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22530000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 292597.402597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 292597.402597                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5774000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5774000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 339647.058824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 339647.058824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 319647.058824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 319647.058824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   928.787777                       # Cycle average of tags in use
system.l2.tags.total_refs                      640790                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    496.736434                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    272000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        76.985646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       851.802131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.037591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.415919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.453510                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1239                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.629883                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5127610                       # Number of tag accesses
system.l2.tags.data_accesses                  5127610                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         157696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2484224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2641920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       157696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        157696                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst              77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1290                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1243587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19590531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20834117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1243587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1243587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1243587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19590531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             20834117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000996250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               75132                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4606417500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  206400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5380417500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    111589.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               130339.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                       362                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1290                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean   1012.617861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean  1001.598718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    88.593466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            8      0.31%      0.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7      0.27%      0.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            6      0.23%      0.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      0.27%      1.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      0.23%      1.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.27%      1.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.23%      1.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.42%      2.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2551     97.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2609                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2641920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2641920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  126688425000                       # Total gap between requests
system.mem_ctrls.avgGap                   98208081.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       157696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2484224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1243586.858232478378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19590530.636831119657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    322778250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5057639250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    130997.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    130297.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    93.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8982120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4774110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142571520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10010027040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1916759520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47079923520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59163037830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.558292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 122362856250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4234360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    210170750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9646140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5127045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           152167680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10010027040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1950701880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47051340480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        59179010265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.684250                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 122287237000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4234360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    285790000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    126807387000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     23977688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23977688                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23977688                       # number of overall hits
system.cpu.icache.overall_hits::total        23977688                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       300050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         300050                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       300050                       # number of overall misses
system.cpu.icache.overall_misses::total        300050                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  10450272000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10450272000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  10450272000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10450272000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24277738                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24277738                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24277738                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24277738                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012359                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012359                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012359                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012359                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34828.435261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34828.435261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34828.435261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34828.435261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       300018                       # number of writebacks
system.cpu.icache.writebacks::total            300018                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       300050                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       300050                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       300050                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       300050                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   9850172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9850172000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   9850172000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9850172000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012359                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012359                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012359                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012359                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32828.435261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32828.435261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32828.435261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32828.435261                       # average overall mshr miss latency
system.cpu.icache.replacements                 300018                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23977688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23977688                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       300050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        300050                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10450272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10450272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24277738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24277738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012359                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012359                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34828.435261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34828.435261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       300050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       300050                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   9850172000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9850172000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32828.435261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32828.435261                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.997910                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24277738                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            300050                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             80.912308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            293000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.997910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          97411002                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         97411002                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34603241                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34603241                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34606365                       # number of overall hits
system.cpu.dcache.overall_hits::total        34606365                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21620                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21620                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21625                       # number of overall misses
system.cpu.dcache.overall_misses::total         21625                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1168138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1168138000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1168138000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1168138000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34624861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34624861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34627990                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34627990                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000624                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54030.434783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54030.434783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54017.942197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54017.942197                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20500                       # number of writebacks
system.cpu.dcache.writebacks::total             20500                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          764                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          764                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        20856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        20858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20858                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    928283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    928283000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    928655000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    928655000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000602                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000602                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44509.158036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44509.158036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44522.725093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44522.725093                       # average overall mshr miss latency
system.cpu.dcache.replacements                  20794                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20423570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20423570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    631033000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    631033000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20443471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20443471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31708.607608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31708.607608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    567037000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    567037000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28843.633959                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28843.633959                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14179671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14179671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    537105000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    537105000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 312452.006981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 312452.006981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    361246000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    361246000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 301792.815372                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 301792.815372                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3124                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3124                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001598                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001598                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       372000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       372000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000639                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000639                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       186000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       186000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.956415                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34798443                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1668.349938                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            807000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.956415                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999319                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         556808218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        556808218                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 126807387000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
