// Seed: 626281466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri0 id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1 - -1 !== id_1;
  assign id_4 = -1;
  logic id_5;
  ;
  assign id_5 = id_2;
  localparam id_6 = 1;
  wor id_7;
  assign id_7 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_1
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_6
  );
  output wire id_2;
  input wire id_1;
  assign id_4[-1'h0] = id_7;
endmodule
