US	US	PRP	0
20070002544	20070002544	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11170823	11170823	CD	0
20050630	20050630	CD	0
11	11	CD	0
20060101	20060101	CD	0
A	A	DT	0
H	H	NNP	0
05	05	CD	0
K	K	NNP	0
7	7	CD	0
00	00	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
361748000	361748000	CD	0
361750000	361750000	CD	0
361757000	361757000	CD	0
Method	Method	NNP	0
and	and	CC	0
apparatus	apparatus	NN	B-NP
for	for	IN	0
marking	marking	VBG	0
a	a	DT	0
printed	printed	JJ	0
circuit	circuit	NN	B-NP
board	board	NN	I-NP
Forbes	Forbes	NNP	I-NP
Brian	Brian	NNP	I-NP
S	S	NNP	I-NP
.	.	.	I-NP
Portland	Portland	NNP	0
OR	OR	NNP	0
US	US	NNP	0
Hillsboro	Hillsboro	NNP	B-NP
OR	OR	NNP	0
US	US	NNP	0
Aloha	Aloha	NNP	B-NP
OR	OR	NNP	0
US	US	NNP	0
Aloha	Aloha	NNP	B-NP
OR	OR	NNP	0
US	US	NNP	0
Buckley	Buckley	NNP	0
,	,	,	0
Maschoff	Maschoff	NNP	B-NP
Talwalkar	Talwalkar	NNP	I-NP
LLC	LLC	NNP	I-NP
Five	Five	NNP	0
Elm	Elm	NNP	0
Street	Street	NNP	0
New	New	NNP	B-NP
Canaan	Canaan	NNP	I-NP
CT	CT	NNP	I-NP
06840	06840	CD	0
US	US	NNP	0
A	A	DT	0
method	method	NN	0
and	and	CC	0
apparatus	apparatus	NN	B-NP
include	include	VBP	0
providing	providing	VBG	0
a	a	DT	0
printed	printed	JJ	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
(	(	-LRB-	0
PCB	PCB	NNP	B-NP
)	)	-RRB-	0
having	having	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
,	,	,	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
having	having	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
therethrough	therethrough	NN	I-NP
that	that	WDT	0
may	may	MD	0
be	be	VB	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	VBG	B-NP
to	to	TO	0
simultaneously	simultaneously	RB	0
illuminate	illuminate	VB	0
through	through	IN	0
the	the	DT	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
.	.	.	0
A	A	DT	0
printed	printed	JJ	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
(	(	-LRB-	0
PCB	PCB	NNP	B-NP
)	)	-RRB-	0
may	may	MD	0
be	be	VB	0
labeled	labeled	VBN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
by	by	IN	0
spraying	spraying	VBG	0
a	a	DT	0
silk	silk	JJ	0
screen	screen	NN	0
ink	ink	NN	0
onto	onto	IN	0
a	a	DT	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
.	.	.	0
The	The	DT	0
ink	ink	NN	0
may	may	MD	0
be	be	VB	0
applied	applied	VBN	0
to	to	TO	0
identify	identify	VB	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
using	using	VBG	0
text	text	NN	0
,	,	,	0
numbers	numbers	NNS	0
,	,	,	0
or	or	CC	0
other	other	JJ	0
printed	printed	JJ	0
symbols	symbols	NNS	0
and	and	CC	0
indicia	indicia	NN	B-NP
.	.	.	0
However	However	RB	0
,	,	,	0
the	the	DT	0
silk	silk	JJ	0
screen	screen	NN	0
ink	ink	NN	0
,	,	,	0
like	like	IN	0
other	other	JJ	0
surface	surface	NN	0
marking	marking	VBG	B-NP
method	method	NN	I-NP
,	,	,	0
may	may	MD	0
be	be	VB	0
removed	removed	VBN	0
using	using	VBG	0
a	a	DT	0
variety	variety	NN	0
of	of	IN	0
mechanical	mechanical	JJ	0
and	and	CC	0
chemical	chemical	JJ	B-NP
method	method	NN	I-NP
and	and	CC	0
techniques	techniques	NNS	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
chemical	chemical	JJ	B-NP
solvent	solvent	JJ	I-NP
to	to	TO	0
dissolve	dissolve	VB	0
the	the	DT	0
ink	ink	NN	0
or	or	CC	0
other	other	JJ	0
marking	marking	NN	0
.	.	.	0
Additionally	Additionally	RB	0
,	,	,	0
the	the	DT	0
ink	ink	NN	0
printing	printing	NN	0
and	and	CC	0
other	other	JJ	0
types	types	NNS	0
of	of	IN	0
markings	markings	NN	0
on	on	IN	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
may	may	MD	0
not	not	RB	0
be	be	VB	0
easily	easily	RB	0
read	read	VBN	0
in	in	IN	0
the	the	DT	0
low	low	JJ	0
light	light	JJ	0
conditions	conditions	NNS	0
that	that	WDT	0
tend	tend	VBP	0
to	to	TO	0
exist	exist	VB	0
inside	inside	RB	0
of	of	IN	0
an	an	DT	0
electronic	electronic	JJ	B-NP
housing	housing	NN	I-NP
such	such	JJ	0
as	as	IN	0
those	those	DT	0
that	that	IN	0
commonly	commonly	RB	0
contain	contain	VB	0
pcb	pcb	NN	B-NP
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
printed	printed	VBN	0
ink	ink	NN	0
and	and	CC	0
other	other	JJ	0
types	types	NNS	0
of	of	IN	0
pcb	pcb	NN	B-NP
surface	surface	NN	I-NP
marking	marking	NN	I-NP
may	may	MD	0
be	be	VB	0
inadequate	inadequate	JJ	0
at	at	IN	0
providing	providing	VBG	0
a	a	DT	0
method	method	NN	0
of	of	IN	0
identifying	identifying	VBG	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
in	in	IN	0
an	an	DT	0
operational	operational	JJ	B-NP
environment	environment	NN	I-NP
.	.	.	0
There	There	EX	0
is	is	VBZ	0
a	a	DT	0
general	general	JJ	0
need	need	NN	0
for	for	IN	0
a	a	DT	0
method	method	NN	0
and	and	CC	0
system	system	NN	0
to	to	TO	0
mark	mark	VB	0
and	and	CC	0
identifying	identifying	VBG	B-NP
pcb	pcb	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
schematic	schematic	JJ	I-NP
cross-section	cross-section	NN	I-NP
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
;	;	:	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
,	,	,	0
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
;	;	:	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
another	another	DT	0
apparatus	apparatus	NN	B-NP
,	,	,	0
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
;	;	:	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
a	a	DT	0
side	side	NN	B-NP
elevation	elevation	NN	I-NP
view	view	NN	I-NP
of	of	IN	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
apparatus	apparatus	NN	I-NP
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
;	;	:	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
illustration	illustration	NN	I-NP
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
;	;	:	0
FIG.	FIG.	CD	0
6	6	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
flow	flow	NN	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
a	a	DT	0
method	method	NN	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
;	;	:	0
and	and	CC	0
FIG.	FIG.	CD	0
7	7	CD	0
is	is	VBZ	0
a	a	DT	0
block	block	NN	0
diagram	diagram	NN	0
of	of	IN	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
system	system	NN	I-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
The	The	DT	0
several	several	JJ	0
embodiments	embodiments	NN	0
described	described	VBD	0
herein	herein	NNS	0
are	are	VBP	0
solely	solely	RB	0
for	for	IN	0
the	the	DT	0
purpose	purpose	NN	0
of	of	IN	0
illustration	illustration	NN	B-NP
.	.	.	0
Embodiments	Embodiments	NNP	0
may	may	MD	0
include	include	VB	0
any	any	DT	0
currently	currently	RB	0
or	or	CC	0
hereafter-known	hereafter-known	JJ	0
versions	versions	NNS	0
of	of	IN	0
the	the	DT	0
elements	elements	NNS	0
described	described	VBD	0
herein	herein	VBN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
persons	persons	JJ	0
skilled	skilled	NN	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
will	will	MD	0
recognize	recognize	VB	0
from	from	IN	0
this	this	DT	0
description-that	description-that	JJ	0
other	other	JJ	0
embodiments	embodiments	NN	0
may	may	MD	0
be	be	VB	0
practiced	practiced	VBN	0
with	with	IN	0
various	various	JJ	0
modification	modification	NN	B-NP
and	and	CC	0
alterations	alterations	NN	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
schematic	schematic	JJ	I-NP
cross-section	cross-section	NN	I-NP
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
100	100	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
Apparatus	Apparatus	NNP	B-NP
100	100	CD	0
includes	includes	VBZ	0
,	,	,	0
generally	generally	RB	0
,	,	,	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
105	105	CD	0
and	and	CC	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	CD	B-NP
135	135	CD	0
,	,	,	0
140	140	CD	0
.	.	.	0
The	The	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	NN	B-NP
in	in	IN	0
the	the	DT	0
depicted	depicted	JJ	0
apparatus	apparatus	NN	B-NP
includes	includes	VBZ	0
two	two	CD	0
illumination	illumination	CD	B-NP
point	point	NN	I-NP
source	source	NN	I-NP
135	135	CD	0
,	,	,	0
140	140	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	NN	B-NP
may	may	MD	0
be	be	VB	0
generated	generated	VBN	0
from	from	IN	0
a	a	DT	0
single	single	JJ	0
location	location	NN	0
(	(	-LRB-	0
FIG.	FIG.	CD	0
4	4	CD	0
)	)	-RRB-	0
or	or	CC	0
from	from	IN	0
multiple	multiple	JJ	0
locations	locations	NNS	0
(	(	-LRB-	0
FIG.	FIG.	CD	0
1	1	CD	0
)	)	-RRB-	0
.	.	.	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
105	105	CD	0
may	may	MD	0
comprise	comprise	VB	0
a	a	DT	0
variety	variety	NN	0
of	of	IN	0
components	components	NNS	0
and	and	CC	0
composite	composite	JJ	0
materials	materials	NNS	0
.	.	.	0
The	The	DT	0
materials	materials	NNS	0
and	and	CC	0
components	components	NNS	0
forming	forming	VBG	B-NP
PCB	PCB	NNP	I-NP
105	105	CD	0
may	may	MD	0
vary	vary	VB	0
to	to	TO	0
include	include	VB	0
materials	materials	NNS	0
now	now	RB	0
known	known	VBN	0
and	and	CC	0
that	that	WDT	0
become	become	VBP	0
known	known	VBN	0
for	for	IN	0
the	the	DT	0
fabrication	fabrication	NN	0
of	of	IN	0
pcb	pcb	NN	B-NP
,	,	,	0
so	so	RB	0
long	long	RB	0
as	as	IN	0
the	the	DT	0
materials	materials	NNS	0
comprising	comprising	VBG	B-NP
PCB	PCB	NNP	I-NP
105	105	CD	0
are	are	VBP	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
various	various	JJ	0
embodiments	embodiments	JJ	0
hereof	hereof	NN	0
.	.	.	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
105	105	CD	0
may	may	MD	0
comprise	comprise	VB	0
a	a	DT	0
laminate	laminate	NN	0
of	of	IN	0
alternate	alternate	JJ	0
layers	layers	NNS	0
of	of	IN	0
conductor	conductor	NN	B-NP
and	and	CC	0
an	an	DT	0
insulator	insulator	NN	0
.	.	.	0
The	The	DT	0
conductor	conductor	NN	B-NP
may	may	MD	0
include	include	VB	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
copper	copper	NN	B-NP
or	or	CC	0
other	other	JJ	0
metals	metals	NNS	0
.	.	.	0
The	The	DT	0
insulator	insulator	JJ	B-NP
layer	layer	NN	I-NP
may	may	MD	0
include	include	VB	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
layer	layer	NN	0
of	of	IN	0
cured	cured	JJ	0
fiberglass-epoxy	fiberglass-epoxy	JJ	B-NP
resin	resin	NN	I-NP
and	and	CC	0
a	a	DT	0
layer	layer	NN	0
of	of	IN	0
an	an	DT	0
uncured	uncured	JJ	B-NP
fiberglass-epoxy	fiberglass-epoxy	JJ	I-NP
resin	resin	NN	I-NP
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
105	105	CD	0
includes	includes	VBZ	0
a	a	DT	0
top	top	JJ	0
light	light	JJ	0
permeable	permeable	JJ	0
resin	resin	NN	B-NP
layer	layer	NN	I-NP
115	115	CD	0
and	and	CC	0
a	a	DT	0
bottom	bottom	JJ	0
light	light	JJ	0
permeable	permeable	JJ	0
resin	resin	NN	B-NP
layer	layer	NN	I-NP
130	130	CD	0
.	.	.	0
Top	Top	JJ	0
and	and	CC	0
bottom	bottom	JJ	0
light	light	JJ	0
permeable	permeable	JJ	0
resin	resin	NN	B-NP
layers	layers	VBD	0
115	115	CD	0
,	,	,	0
130	130	CD	0
may	may	MD	0
comprise	comprise	VB	0
an	an	DT	0
uncured	uncured	JJ	B-NP
fiberglass-epoxy	fiberglass-epoxy	JJ	I-NP
resin	resin	NN	I-NP
and	and	CC	0
are	are	VBP	0
also	also	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
prepreg	prepreg	NN	B-NP
.	.	.	0
Top	Top	JJ	0
and	and	CC	0
bottom	bottom	JJ	0
light	light	NN	0
permeable	permeable	FW	0
resin	resin	NN	B-NP
layer	layer	NN	I-NP
115,130	115,130	FW	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
conductor	conductor	JJ	B-NP
layer	layer	NN	I-NP
110	110	CD	0
attached	attached	VBN	0
to	to	TO	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
planar	planar	NN	B-NP
surface	surface	VBP	0
thereof	thereof	RB	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
top	top	JJ	0
and	and	CC	0
bottom	bottom	JJ	0
light	light	JJ	0
permeable	permeable	JJ	0
resin	resin	NN	B-NP
layers	layers	VBD	0
115	115	CD	0
,	,	,	0
130	130	CD	0
may	may	MD	0
have	have	VB	0
a	a	DT	0
conductor	conductor	JJ	B-NP
layer	layer	NN	I-NP
attached	attached	VBN	0
to	to	TO	0
both	both	DT	0
sides	sides	NNS	0
thereof	thereof	RB	0
.	.	.	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
105	105	CD	0
also	also	RB	0
includes	includes	VBZ	0
a	a	DT	0
core	core	NN	0
layer	layer	NN	0
125	125	CD	0
between	between	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
120	120	CD	0
.	.	.	0
Core	Core	JJ	0
layer	layer	NN	0
125	125	CD	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
thin	thin	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
of	of	IN	0
cured	cured	JJ	0
fiberglass-epoxy	fiberglass-epoxy	JJ	B-NP
resin	resin	NN	I-NP
that	that	WDT	0
is	is	VBZ	0
separated	separated	VBN	0
from	from	IN	0
other	other	JJ	0
layers	layers	NNS	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
core	core	NN	0
layers	layers	NNS	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
prepreg	prepreg	CD	B-NP
)	)	-RRB-	0
by	by	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
120	120	CD	0
.	.	.	0
In	In	IN	0
accordance	accordance	JJ	0
herewith	herewith	NN	0
,	,	,	0
core	core	JJ	0
layer	layer	NN	0
125	125	CD	0
and	and	CC	0
prepreg	prepreg	CD	B-NP
layer	layer	NN	I-NP
115	115	CD	0
,	,	,	0
130	130	CD	0
are	are	VBP	0
light	light	JJ	0
permeable	permeable	NN	0
.	.	.	0
That	That	WDT	0
is	is	VBZ	0
,	,	,	0
core	core	JJ	0
layer	layer	NN	0
125	125	CD	0
and	and	CC	0
prepreg	prepreg	CD	B-NP
layer	layer	NN	I-NP
115	115	CD	0
,	,	,	0
130	130	CD	0
allow	allow	VBP	0
a	a	DT	0
percentage	percentage	NN	0
of	of	IN	0
light	light	NN	0
from	from	IN	0
a	a	DT	0
source	source	NN	0
on	on	IN	0
a	a	DT	0
first	first	JJ	0
side	side	NN	0
thereof	thereof	RB	0
to	to	TO	0
illuminate	illuminate	VB	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
travel	travel	NN	0
)	)	-RRB-	0
therethrough	therethrough	NN	B-NP
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
,	,	,	0
a	a	DT	0
void	void	NN	B-NP
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
120	120	CD	0
of	of	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
105	105	CD	0
.	.	.	0
The	The	DT	0
void	void	NN	B-NP
in	in	IN	0
the	the	DT	0
conductor	conductor	JJ	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
light	light	JJ	0
permeable	permeable	NN	0
layers	layers	VBD	0
115	115	CD	0
,	,	,	0
125	125	CD	0
,	,	,	0
130	130	CD	0
.	.	.	0
The	The	DT	0
void	void	NN	B-NP
allows	allows	VBZ	0
light	light	JJ	0
to	to	TO	0
pass	pass	VB	0
through	through	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
120	120	CD	0
.	.	.	0
The	The	DT	0
void	void	NN	B-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
120	120	CD	0
in	in	IN	0
any	any	DT	0
manner	manner	NN	0
consistent	consistent	NN	0
with	with	IN	0
the	the	DT	0
materials	materials	NNS	0
comprising	comprising	VBG	B-NP
PCB	PCB	NNP	I-NP
105	105	CD	0
and	and	CC	0
the	the	DT	0
various	various	JJ	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
,	,	,	0
including	including	VBG	0
known	known	VBN	0
pcb	pcb	NN	B-NP
fabrication	fabrication	NN	I-NP
technique	technique	NN	I-NP
and	and	CC	0
methods	methods	NNS	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
,	,	,	0
a	a	DT	0
void	void	NN	B-NP
or	or	CC	0
multiple	multiple	JJ	0
void	void	JJ	B-NP
may	may	MD	0
be	be	VB	0
placed	placed	VBN	0
in	in	IN	0
and	and	CC	0
through	through	IN	0
a	a	DT	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
of	of	IN	0
material	material	NN	0
.	.	.	0
The	The	DT	0
non-light	non-light	JJ	B-NP
permeable	permeable	NN	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
dielectric	dielectric	NN	B-NP
,	,	,	0
an	an	DT	0
insulator	insulator	NN	0
,	,	,	0
a	a	DT	0
conductor	conductor	NN	B-NP
,	,	,	0
and	and	CC	0
conductor	conductor	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
120	120	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
a	a	DT	0
number	number	NN	0
of	of	IN	0
void	void	JJ	B-NP
may	may	MD	0
be	be	VB	0
in	in	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
120	120	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
at	at	IN	0
least	least	JJS	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
void	void	JJ	B-NP
in	in	IN	0
the	the	DT	0
conductor	conductor	NN	B-NP
layers	layers	VBD	0
110	110	CD	0
,	,	,	0
120	120	CD	0
may	may	MD	0
be	be	VB	0
interconnected	interconnected	VBN	0
.	.	.	0
The	The	DT	0
plurality	plurality	NN	0
of	of	IN	0
interconnected	interconnected	JJ	0
void	void	JJ	B-NP
may	may	MD	0
be	be	VB	0
connected	connected	VBN	0
in	in	IN	0
some	some	DT	0
patterned	patterned	JJ	0
manner	manner	NN	0
.	.	.	0
Sources	Sources	NNS	0
of	of	IN	0
illumination	illumination	CD	B-NP
135	135	CD	0
,	,	,	0
140	140	CD	0
are	are	VBP	0
provided	provided	VBN	0
to	to	TO	0
illuminate	illuminate	VB	0
through	through	IN	0
the	the	DT	0
light	light	JJ	0
permeable	permeable	NN	0
prepreg	prepreg	VBD	0
115	115	CD	0
,	,	,	0
130	130	CD	0
and	and	CC	0
void	void	VB	0
provided	provided	VBN	0
in	in	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
120	120	CD	0
.	.	.	0
light	light	JJ	B-NP
ray	ray	NN	I-NP
150	150	CD	0
originating	originating	NN	0
from	from	IN	0
sources	sources	NNS	0
of	of	IN	0
illumination	illumination	CD	B-NP
135	135	CD	0
,	,	,	0
140	140	CD	0
may	may	MD	0
be	be	VB	0
reflected	reflected	VBN	0
off	off	RP	0
of	of	IN	0
a	a	DT	0
reflective	reflective	JJ	B-NP
surface	surface	NN	I-NP
145	145	CD	0
.	.	.	0
Reflective	Reflective	JJ	B-NP
surface	surface	NN	I-NP
145	145	CD	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
mirror	mirror	NN	0
or	or	CC	0
other	other	JJ	0
suitable	suitable	JJ	0
reflective	reflective	JJ	B-NP
material	material	NN	I-NP
or	or	CC	0
surface	surface	NN	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
reflective	reflective	JJ	B-NP
surface	surface	NN	I-NP
145	145	CD	0
may	may	MD	0
comprise	comprise	VB	0
an	an	DT	0
equipment	equipment	NN	B-NP
housing	housing	NN	I-NP
or	or	CC	0
chassis	chassis	NN	B-NP
or	or	CC	0
a	a	DT	0
reflective	reflective	JJ	B-NP
surface	surface	NN	I-NP
thereon	thereon	NN	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	NN	B-NP
may	may	MD	0
directly	directly	RB	0
shine	shine	VB	0
through	through	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
105	105	CD	0
in	in	IN	0
the	the	DT	0
area	area	NN	0
of	of	IN	0
the	the	DT	0
void	void	NN	B-NP
through	through	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
120	120	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
one	one	CD	0
,	,	,	0
two	two	CD	0
,	,	,	0
or	or	CC	0
more	more	JJR	0
sources	sources	NNS	0
of	of	IN	0
illumination	illumination	NN	B-NP
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
ambient	ambient	JJ	0
light	light	NN	0
in	in	IN	0
a	a	DT	0
vicinity	vicinity	NN	0
of	of	IN	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
,	,	,	0
apparatus	apparatus	NN	B-NP
,	,	,	0
and	and	CC	0
system	system	NN	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
,	,	,	0
may	may	MD	0
comprise	comprise	VB	0
the	the	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	NN	B-NP
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
,	,	,	0
light	light	JJ	0
rays	rays	NNS	0
150	150	CD	0
are	are	VBP	0
able	able	JJ	0
to	to	TO	0
pass	pass	VB	0
through	through	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
105	105	CD	0
in	in	IN	0
an	an	DT	0
area	area	NN	0
thereof	thereof	RB	0
where	where	WRB	0
the	the	DT	0
void	void	NN	B-NP
in	in	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
120	120	CD	0
is	is	VBZ	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
light	light	JJ	0
permeable	permeable	NN	0
layers	layers	VBD	0
115	115	CD	0
,	,	,	0
125	125	CD	0
,	,	,	0
130	130	CD	0
.	.	.	0
Rays	Rays	NNS	0
of	of	IN	0
light	light	JJ	0
cannot	cannot	NNS	0
pass	pass	VBP	0
through	through	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
in	in	IN	0
areas	areas	NNS	0
other	other	JJ	0
than	than	IN	0
the	the	DT	0
voided	voided	JJ	0
area	area	NN	0
since	since	IN	0
conductor	conductor	CD	B-NP
layer	layer	NN	I-NP
115	115	CD	0
,	,	,	0
125	125	CD	0
,	,	,	0
130	130	CD	0
are	are	VBP	0
not	not	RB	0
light	light	JJ	0
permeable	permeable	NN	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
multiple	multiple	JJ	0
void	void	JJ	B-NP
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
through	through	IN	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
conductor	conductor	JJ	I-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
multiple	multiple	JJ	0
void	void	JJ	B-NP
through	through	IN	0
the	the	DT	0
pcb	pcb	NN	B-NP
conductor	conductor	NN	I-NP
may	may	MD	0
be	be	VB	0
interconnected	interconnected	VBN	0
to	to	TO	0
form	form	VB	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
word	word	NN	0
,	,	,	0
company	company	NN	B-NP
logo	logo	NN	I-NP
,	,	,	0
a	a	DT	0
serial	serial	JJ	0
number	number	NN	0
,	,	,	0
a	a	DT	0
part	part	NN	0
number	number	NN	0
,	,	,	0
or	or	CC	0
other	other	JJ	0
identifying	identifying	JJ	0
indicia	indicia	NN	B-NP
or	or	CC	0
mark	mark	NN	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
top	top	JJ	0
plan	plan	NN	B-NP
view	view	NN	I-NP
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
200	200	CD	0
.	.	.	0
Apparatus	Apparatus	NNP	B-NP
200	200	CD	0
includes	includes	VBZ	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
205	205	CD	0
with	with	IN	0
a	a	DT	0
text	text	NN	0
mark	mark	NN	0
210	210	CD	0
formed	formed	VBD	0
therein	therein	RB	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
Text	Text	NN	0
mark	mark	NN	0
210	210	CD	0
spells	spells	CD	0
intel	intel	NN	B-NP
.	.	.	0
As	As	IN	0
illustrated	illustrated	NN	0
,	,	,	0
text	text	NN	0
mark	mark	NN	0
210	210	CD	0
also	also	RB	0
includes	includes	VBZ	0
the	the	DT	0
registered	registered	JJ	0
trademark	trademark	NN	B-NP
symbol	symbol	NN	I-NP
,	,	,	0
.	.	.	0
It	It	PRP	0
should	should	MD	0
be	be	VB	0
understood	understood	VBN	0
that	that	IN	0
these	these	DT	0
and	and	CC	0
other	other	JJ	0
words	words	NNS	0
,	,	,	0
marks	marks	NNS	0
,	,	,	0
symbols	symbols	NNS	0
,	,	,	0
designs	designs	NNS	0
,	,	,	0
and	and	CC	0
marking	marking	NNS	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
on	on	IN	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
an	an	DT	0
embodiment	embodiment	NN	0
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
300	300	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
Apparatus	Apparatus	NNP	B-NP
300	300	CD	0
includes	includes	VBZ	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
305	305	CD	0
having	having	VBG	0
a	a	DT	0
mark	mark	NN	0
intel	intel	VBZ	0
formed	formed	VBN	0
therein	therein	RB	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
Apparatus	Apparatus	NNP	B-NP
300	300	CD	0
also	also	RB	0
has	has	VBZ	0
a	a	DT	0
number	number	NN	0
of	of	IN	0
components	components	NNS	0
attached	attached	VBN	0
to	to	TO	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
305	305	CD	0
.	.	.	0
The	The	DT	0
components	components	NNS	0
attached	attached	VBN	0
to	to	TO	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
may	may	MD	0
include	include	VB	0
electrical	electrical	JJ	0
and	and	CC	0
electronic	electronic	JJ	B-NP
component	component	JJ	I-NP
such	such	JJ	0
as	as	RB	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
resistors	resistors	NN	0
,	,	,	0
integrated	integrated	JJ	0
circuits	circuits	NNS	0
,	,	,	0
device	device	NN	0
leads	leads	VBZ	0
,	,	,	0
and	and	CC	0
other	other	JJ	0
devices	devices	NNS	0
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
a	a	DT	0
side	side	NN	B-NP
elevation	elevation	NN	I-NP
view	view	NN	I-NP
of	of	IN	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
apparatus	apparatus	NN	I-NP
400	400	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
Apparatus	Apparatus	NNP	B-NP
400	400	CD	0
includes	includes	VBZ	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
405	405	CD	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
a	a	DT	0
multilayer	multilayer	JJ	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
)	)	-RRB-	0
and	and	CC	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	CD	B-NP
410	410	CD	0
.	.	.	0
Illumination	Illumination	JJ	B-NP
source	source	NN	I-NP
410	410	CD	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
LED	LED	NNP	0
,	,	,	0
a	a	DT	0
fiber-optic	fiber-optic	JJ	0
light	light	JJ	0
source	source	NN	0
,	,	,	0
or	or	CC	0
other	other	JJ	0
light	light	JJ	0
source	source	NN	0
.	.	.	0
Illumination	Illumination	JJ	B-NP
source	source	NN	I-NP
410	410	CD	0
is	is	VBZ	0
supported	supported	VBN	0
in	in	IN	0
proximity	proximity	VBG	0
to	to	TO	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
by	by	IN	0
support	support	NN	B-NP
structure	structure	NN	I-NP
420	420	CD	0
.	.	.	0
Support	Support	NN	B-NP
structure	structure	NN	I-NP
420	420	CD	0
may	may	MD	0
form	form	VB	0
a	a	DT	0
part	part	NN	0
of	of	IN	0
illumination	illumination	JJ	B-NP
source	source	NN	I-NP
410	410	CD	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
leads	leads	VBZ	0
)	)	-RRB-	0
or	or	CC	0
be	be	VB	0
a	a	DT	0
separate	separate	JJ	0
structure	structure	NN	0
from	from	IN	0
illumination	illumination	JJ	B-NP
source	source	NN	I-NP
410	410	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
support	support	NN	B-NP
structure	structure	NN	I-NP
420	420	CD	0
may	may	MD	0
provide	provide	VB	0
a	a	DT	0
mechanism	mechanism	NN	0
for	for	IN	0
mounting	mounting	VBG	B-NP
illumination	illumination	JJ	I-NP
source	source	NN	I-NP
410	410	CD	0
in	in	IN	0
proximity	proximity	VBG	0
to	to	TO	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
405	405	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
support	support	NN	B-NP
structure	structure	NN	I-NP
420	420	CD	0
may	may	MD	0
provide	provide	VB	0
an	an	DT	0
electrical	electrical	JJ	B-NP
connection	connection	NN	I-NP
between	between	IN	0
illumination	illumination	JJ	B-NP
source	source	NN	I-NP
410	410	CD	0
and	and	CC	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
for	for	IN	0
powering	powering	VBG	0
the	the	DT	0
illumination	illumination	JJ	B-NP
source	source	NN	I-NP
.	.	.	0
The	The	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
dedicated	dedicated	NN	0
or	or	CC	0
shared	shared	JJ	0
power	power	NN	B-NP
supply	supply	NN	I-NP
,	,	,	0
battery	battery	NN	B-NP
,	,	,	0
supply	supply	NN	B-NP
line	line	NN	I-NP
,	,	,	0
etc	etc	FW	0
.	.	.	0
Stake	Stake	NN	0
pins	pins	VBZ	0
425	425	CD	0
and	and	CC	0
430	430	CD	0
may	may	MD	0
connect	connect	VB	0
to	to	TO	0
different	different	JJ	0
electrical	electrical	JJ	B-NP
potential	potential	JJ	I-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
a	a	DT	0
positive	positive	JJ	B-NP
supply	supply	NN	I-NP
,	,	,	0
a	a	DT	0
negative	negative	JJ	B-NP
supply	supply	NN	I-NP
,	,	,	0
and	and	CC	0
ground	ground	NN	B-NP
potential	potential	NN	I-NP
)	)	-RRB-	0
for	for	IN	0
providing	providing	VBG	B-NP
power	power	NN	I-NP
to	to	TO	0
illumination	illumination	VB	B-NP
source	source	NN	I-NP
410	410	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
support	support	NN	B-NP
structure	structure	NN	I-NP
420	420	CD	0
may	may	MD	0
have	have	VB	0
an	an	DT	0
electrical	electrical	JJ	B-NP
conductor	conductor	NN	I-NP
on	on	IN	0
or	or	CC	0
therein	therein	RB	0
to	to	TO	0
connect	connect	VB	0
illumination	illumination	JJ	B-NP
source	source	NN	I-NP
410	410	CD	0
to	to	TO	0
a	a	DT	0
power	power	NN	B-NP
supply	supply	NN	I-NP
.	.	.	0
The	The	DT	0
electrical	electrical	JJ	B-NP
conductor	conductor	NN	I-NP
may	may	MD	0
include	include	VB	0
a	a	DT	0
conductive	conductive	JJ	B-NP
trace	trace	NN	I-NP
,	,	,	0
a	a	DT	0
wire	wire	NN	0
,	,	,	0
or	or	CC	0
other	other	JJ	0
electrical	electrical	JJ	B-NP
connection	connection	NN	I-NP
device	device	NN	I-NP
or	or	CC	0
method	method	NN	0
.	.	.	0
light	light	JJ	B-NP
ray	ray	NN	I-NP
415	415	CD	0
are	are	VBP	0
generated	generated	VBN	0
by	by	IN	0
illumination	illumination	JJ	B-NP
device	device	NN	I-NP
410	410	CD	0
and	and	CC	0
are	are	VBP	0
directed	directed	VBN	0
up	up	RP	0
towards	towards	IN	0
an	an	DT	0
underside	underside	NN	0
of	of	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
405	405	CD	0
.	.	.	0
A	A	DT	0
mark	mark	NN	0
formed	formed	VBN	0
in	in	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
allows	allows	VBZ	0
light	light	JJ	0
rays	rays	NNS	0
415	415	CD	0
to	to	TO	0
pass	pass	VB	0
through	through	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
405	405	CD	0
in	in	IN	0
an	an	DT	0
area	area	NN	0
occupied	occupied	VBD	0
by	by	IN	0
light	light	JJ	0
permeable	permeable	JJ	0
layers	layers	NNS	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
core	core	NN	0
layers	layers	NNS	0
and	and	CC	0
prepreg	prepreg	JJ	B-NP
layer	layer	NN	I-NP
)	)	-RRB-	0
and	and	CC	0
void	void	JJ	B-NP
through	through	IN	0
conductor	conductor	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
Accordingly	Accordingly	RB	0
,	,	,	0
viewing	viewing	VBG	B-NP
PCB	PCB	NNP	I-NP
from	from	IN	0
a	a	DT	0
top	top	JJ	0
side	side	NN	0
thereof	thereof	RB	0
provides	provides	VBZ	0
a	a	DT	0
mark	mark	NN	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
word	word	NN	0
,	,	,	0
logo	logo	NN	0
,	,	,	0
design	design	NN	0
,	,	,	0
number	number	NN	0
,	,	,	0
etc.	etc.	FW	0
)	)	-RRB-	0
that	that	WDT	0
appears	appears	VBZ	0
to	to	TO	0
be	be	VB	0
illuminated	illuminated	NNS	0
.	.	.	0
The	The	DT	0
appearance	appearance	NN	0
of	of	IN	0
being	being	VBG	0
illuminated	illuminated	NNS	0
may	may	MD	0
be	be	VB	0
particularly	particularly	RB	0
enhanced	enhanced	VBN	0
in	in	IN	0
an	an	DT	0
instance	instance	NN	0
the	the	DT	0
surrounding	surrounding	VBG	0
top	top	JJ	0
layer	layer	NN	0
of	of	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
is	is	VBZ	0
dark	dark	JJ	0
in	in	IN	0
color	color	NN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
is	is	VBZ	0
located	located	VBN	0
in	in	IN	0
a	a	DT	0
relatively	relatively	RB	0
dark	dark	JJ	0
environment	environment	NN	0
.	.	.	0
Consistent	Consistent	JJ	0
in	in	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
hereof	hereof	NN	0
is	is	VBZ	0
an	an	DT	0
illumination	illumination	JJ	B-NP
source	source	NN	I-NP
that	that	IN	0
shines	shines	NN	0
from	from	IN	0
one	one	CD	0
side	side	NN	0
of	of	IN	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
,	,	,	0
through	through	IN	0
both	both	PDT	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
light	light	JJ	0
permeable	permeable	JJ	0
layers	layers	NNS	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
core	core	NN	0
layers	layers	NNS	0
and	and	CC	0
prepreg	prepreg	JJ	B-NP
layer	layer	NN	I-NP
)	)	-RRB-	0
and	and	CC	0
the	the	DT	0
void	void	JJ	B-NP
in	in	IN	0
the	the	DT	0
conductor	conductor	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
and	and	CC	0
out	out	RB	0
of	of	IN	0
an	an	DT	0
opposing	opposing	JJ	0
side	side	NN	0
of	of	IN	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
.	.	.	0
The	The	DT	0
light	light	NN	0
simultaneously	simultaneously	RB	0
shines	shines	VBN	0
through	through	IN	0
the	the	DT	0
light	light	JJ	0
permeable	permeable	JJ	0
layers	layers	NNS	0
and	and	CC	0
the	the	DT	0
void	void	JJ	B-NP
in	in	IN	0
the	the	DT	0
conductor	conductor	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
Referring	Referring	VBG	0
to	to	TO	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
there	there	EX	0
is	is	VBZ	0
illustrated	illustrated	VBN	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
apparatus	apparatus	NN	I-NP
500	500	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
Apparatus	Apparatus	NNP	B-NP
500	500	CD	0
includes	includes	VBZ	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
505	505	CD	0
having	having	VBG	0
LEDs	LEDs	JJ	0
510	510	CD	0
and	and	CC	0
515	515	CD	0
connected	connected	JJ	0
thereto	thereto	NN	0
.	.	.	0
LEDs	LEDs	JJ	0
510	510	CD	0
and	and	CC	0
515	515	CD	0
are	are	VBP	0
powered	powered	VBN	0
from	from	IN	0
a	a	DT	0
power	power	NN	0
routing	routing	VBG	B-NP
trace	trace	CD	I-NP
525	525	CD	0
and	and	CC	0
a	a	DT	0
ground	ground	NN	0
routing	routing	VBG	B-NP
trace	trace	CD	I-NP
520	520	CD	0
.	.	.	0
stake	stake	NN	B-NP
pin	pin	NN	I-NP
holder	holder	NN	I-NP
530	530	CD	0
and	and	CC	0
535	535	CD	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
anchor	anchor	VB	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
to	to	TO	0
another	another	DT	0
device	device	NN	0
,	,	,	0
housing	housing	NN	0
,	,	,	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
,	,	,	0
etc	etc	FW	0
.	.	.	0
It	It	PRP	0
should	should	MD	0
be	be	VB	0
appreciated	appreciated	VBN	0
that	that	IN	0
the	the	DT	0
particular	particular	JJ	0
mounting	mounting	NN	0
of	of	IN	0
an	an	DT	0
illumination	illumination	JJ	B-NP
source	source	NN	I-NP
may	may	MD	0
be	be	VB	0
varied	varied	VBN	0
.	.	.	0
FIG.	FIG.	CD	0
6	6	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
method	method	NN	I-NP
600	600	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
At	At	IN	0
operation	operation	NN	0
605	605	CD	0
,	,	,	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
PCB	PCB	NNP	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
.	.	.	0
The	The	DT	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
may	may	MD	0
be	be	VB	0
any	any	DT	0
light	light	JJ	0
permeable	permeable	JJ	0
material	material	NN	0
now	now	RB	0
known	known	VBN	0
or	or	CC	0
becomes	becomes	VBZ	0
known	known	VBN	0
in	in	IN	0
the	the	DT	0
future	future	NN	0
that	that	WDT	0
is	is	VBZ	0
consistent	consistent	JJ	0
with	with	IN	0
the	the	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
and	and	CC	0
compatible	compatible	JJ	0
with	with	IN	0
PCB	PCB	NNP	B-NP
construction	construction	NN	I-NP
and	and	CC	0
fabrication	fabrication	NN	B-NP
technique	technique	NN	I-NP
and	and	CC	0
processes	processes	NNS	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
light	light	JJ	0
permeable	permeable	JJ	0
layers	layers	NNS	0
may	may	MD	0
comprise	comprise	VB	0
core	core	JJ	0
layers	layers	NNS	0
and	and	CC	0
prepreg	prepreg	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
At	At	IN	0
operation	operation	NN	0
610	610	CD	0
,	,	,	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
conductor	conductor	NN	B-NP
layer	layer	NN	I-NP
having	having	VBG	0
a	a	DT	0
void	void	JJ	B-NP
therethrough	therethrough	NN	I-NP
is	is	VBZ	0
provided	provided	VBN	0
.	.	.	0
The	The	DT	0
void	void	NN	B-NP
may	may	MD	0
be	be	VB	0
sufficiently	sufficiently	RB	0
sized	sized	VBD	0
to	to	TO	0
allow	allow	VB	0
an	an	DT	0
appreciable	appreciable	NN	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
discernable	discernable	NN	B-NP
,	,	,	0
humanly	humanly	JJ	0
detectable	detectable	NN	0
)	)	-RRB-	0
amount	amount	NN	0
of	of	IN	0
light	light	JJ	0
therethrough	therethrough	NN	B-NP
.	.	.	0
In	In	IN	0
further	further	JJ	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
,	,	,	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
is	is	VBZ	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
in	in	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
conductor	conductor	NN	B-NP
layer	layer	NN	I-NP
at	at	IN	0
an	an	DT	0
operation	operation	NN	0
615	615	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
aligning	aligning	NN	0
occurs	occurs	VBZ	0
along	along	IN	0
a	a	DT	0
vertical	vertical	JJ	B-NP
axis	axis	NN	I-NP
.	.	.	0
At	At	IN	0
operation	operation	NN	0
620	620	CD	0
,	,	,	0
light	light	NN	0
from	from	IN	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	VBG	B-NP
simultaneously	simultaneously	RB	0
shines	shines	VBN	0
through	through	IN	0
the	the	DT	0
aligned	aligned	VBN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
and	and	CC	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
.	.	.	0
The	The	DT	0
light	light	NN	0
,	,	,	0
at	at	IN	0
least	least	JJS	0
an	an	DT	0
appreciable	appreciable	NN	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
visually	visually	RB	0
perceptible	perceptible	CD	0
)	)	-RRB-	0
percentage	percentage	NN	0
thereof	thereof	RB	0
,	,	,	0
passes	passes	VBZ	0
through	through	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
of	of	IN	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
7	7	CD	0
is	is	VBZ	0
a	a	DT	0
block	block	NN	0
diagram	diagram	NN	0
of	of	IN	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
system	system	NN	I-NP
700	700	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
System	System	NNP	0
700	700	CD	0
includes	includes	VBZ	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
705	705	CD	0
.	.	.	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
705	705	CD	0
may	may	MD	0
include	include	VB	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
and	and	CC	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
conductor	conductor	NN	B-NP
layer	layer	NN	I-NP
,	,	,	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
conductor	conductor	NN	B-NP
layer	layer	NN	I-NP
having	having	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
therethrough	therethrough	NN	I-NP
that	that	WDT	0
is	is	VBZ	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
.	.	.	0
The	The	DT	0
aligned	aligned	VBN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
of	of	IN	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
705	705	CD	0
cooperate	cooperate	NN	0
to	to	TO	0
provide	provide	VB	0
mark	mark	NN	0
710	710	CD	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
,	,	,	0
mark	mark	NN	0
710	710	CD	0
provides	provides	VBZ	0
the	the	DT	0
word	word	NN	B-NP
LOGO	LOGO	NNP	I-NP
.	.	.	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
705	705	CD	0
also	also	RB	0
includes	includes	VBZ	0
a	a	DT	0
light	light	JJ	0
source	source	NN	0
715	715	CD	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	CD	B-NP
)	)	-RRB-	0
to	to	TO	0
simultaneously	simultaneously	RB	0
illuminate	illuminate	VB	0
through	through	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
.	.	.	0
Light	Light	JJ	B-NP
source	source	NN	I-NP
715	715	CD	0
is	is	VBZ	0
powered	powered	VBN	0
by	by	IN	0
some	some	DT	0
type	type	NN	0
of	of	IN	0
power	power	NN	B-NP
supply	supply	NN	I-NP
.	.	.	0
Battery	Battery	NNP	B-NP
720	720	CD	0
is	is	VBZ	0
provided	provided	VBN	0
in	in	IN	0
system	system	NN	0
700	700	CD	0
to	to	TO	0
provide	provide	VB	0
power	power	NN	0
to	to	TO	0
,	,	,	0
at	at	IN	0
least	least	JJS	0
,	,	,	0
light	light	JJ	0
source	source	NN	0
715	715	CD	0
.	.	.	0
Mark	Mark	NNP	0
710	710	CD	0
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
shape	shape	NN	0
or	or	CC	0
configuration	configuration	NN	B-NP
of	of	IN	0
a	a	DT	0
word	word	NN	0
,	,	,	0
a	a	DT	0
logo	logo	NN	0
,	,	,	0
a	a	DT	0
serial	serial	JJ	0
number	number	NN	0
,	,	,	0
a	a	DT	0
part	part	NN	0
number	number	NN	0
,	,	,	0
and	and	CC	0
other	other	JJ	0
identifying	identifying	JJ	0
indicia	indicia	NN	B-NP
in	in	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
conductor	conductor	NN	I-NP
layer	layer	NN	I-NP
705	705	CD	0
.	.	.	0
The	The	DT	0
foregoing	foregoing	JJ	0
disclosure	disclosure	NN	0
has	has	VBZ	0
been	been	VBN	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
specific	specific	JJ	0
exemplary	exemplary	NNS	B-NP
embodiment	embodiment	NN	I-NP
thereof	thereof	RB	0
.	.	.	0
It	It	PRP	0
will	will	MD	0
,	,	,	0
however	however	RB	0
,	,	,	0
be	be	VB	0
evident	evident	JJ	0
that	that	IN	0
various	various	JJ	0
modification	modification	NN	B-NP
and	and	CC	0
changes	changes	NNS	0
may	may	MD	0
be	be	VB	0
made	made	VBN	0
thereto	thereto	VBN	0
without	without	IN	0
departing	departing	VBG	0
from	from	IN	0
the	the	DT	0
broader	broader	JJR	0
spirit	spirit	NN	0
and	and	CC	0
scope	scope	NN	0
set	set	VBD	0
forth	forth	RB	0
in	in	IN	0
the	the	DT	0
appended	appended	JJ	0
claims	claims	NNS	0
.	.	.	0
What	What	WP	0
is	is	VBZ	0
claimed	claimed	VBN	0
is	is	VBZ	0
:	:	:	0
1	1	LS	0
.	.	.	0
A	A	DT	0
printed	printed	JJ	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
(	(	-LRB-	0
PCB	PCB	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
comprising	comprising	VBG	0
:	:	:	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
;	;	:	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
having	having	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
therein	therein	RB	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
is	is	VBZ	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	VBG	B-NP
to	to	TO	0
simultaneously	simultaneously	RB	0
illuminate	illuminate	VB	0
through	through	IN	0
the	the	DT	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
2	2	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
is	is	VBZ	0
a	a	DT	0
conductor.	conductor.	CD	B-NP
3	3	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
is	is	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
PCB	PCB	NNP	B-NP
core	core	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
prepreg	prepreg	VBD	0
layer.	layer.	CD	0
4	4	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
multiple	multiple	JJ	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layers	layers	NNS	0
alternately	alternately	VBP	0
separated	separated	VBN	0
by	by	IN	0
a	a	DT	0
layer	layer	NN	0
of	of	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
5	5	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
comprises	comprises	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
void	void	JJ	B-NP
through	through	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
that	that	WDT	0
are	are	VBP	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
6	6	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	NN	B-NP
includes	includes	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
light	light	JJ	0
emitting	emitting	JJ	0
diode	diode	NN	0
and	and	CC	0
ambient	ambient	CD	0
light.	light.	CD	0
7	7	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	NN	B-NP
receives	receives	VBZ	0
electrical	electrical	JJ	B-NP
power	power	NN	I-NP
from	from	IN	0
a	a	DT	0
power	power	NN	B-NP
source	source	NN	I-NP
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
8	8	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
forms	forms	VBZ	0
a	a	DT	0
word	word	NN	0
,	,	,	0
a	a	DT	0
logo	logo	NN	0
,	,	,	0
a	a	DT	0
serial	serial	JJ	0
number	number	NN	0
,	,	,	0
a	a	DT	0
part	part	NN	0
number	number	NN	0
,	,	,	0
and	and	CC	0
other	other	JJ	0
identifying	identifying	JJ	0
indicia	indicia	NN	B-NP
in	in	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer.	layer.	CD	0
9	9	CD	0
.	.	.	0
A	A	DT	0
printed	printed	JJ	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
(	(	-LRB-	0
PCB	PCB	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
comprising	comprising	VBG	0
:	:	:	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
,	,	,	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
having	having	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
therethrough	therethrough	VBZ	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
to	to	TO	0
allow	allow	VB	0
light	light	JJ	0
to	to	TO	0
simultaneously	simultaneously	RB	0
illuminate	illuminate	VB	0
through	through	IN	0
the	the	DT	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
10	10	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
9	9	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
is	is	VBZ	0
a	a	DT	0
conductor.	conductor.	CD	B-NP
11	11	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
9	9	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
is	is	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
PCB	PCB	NNP	B-NP
core	core	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
prepreg	prepreg	VBD	0
layer.	layer.	CD	0
12	12	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
9	9	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
multiple	multiple	JJ	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layers	layers	NNS	0
alternately	alternately	VBP	0
separated	separated	VBN	0
by	by	IN	0
a	a	DT	0
layer	layer	NN	0
of	of	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
13	13	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
9	9	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
comprises	comprises	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
void	void	JJ	B-NP
through	through	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
that	that	WDT	0
are	are	VBP	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
14	14	CD	0
.	.	.	0
The	The	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
of	of	IN	0
claim	claim	NN	0
9	9	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
forms	forms	VBZ	0
a	a	DT	0
word	word	NN	0
,	,	,	0
a	a	DT	0
logo	logo	NN	0
,	,	,	0
a	a	DT	0
serial	serial	JJ	0
number	number	NN	0
,	,	,	0
a	a	DT	0
part	part	NN	0
number	number	NN	0
,	,	,	0
and	and	CC	0
other	other	JJ	0
identifying	identifying	JJ	0
indicia	indicia	NN	B-NP
in	in	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer.	layer.	CD	0
15	15	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
comprising	comprising	NNS	0
:	:	:	0
providing	providing	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
providing	providing	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
having	having	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
therethrough	therethrough	NN	I-NP
;	;	:	0
and	and	CC	0
vertically	vertically	RB	0
aligning	aligning	VB	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
,	,	,	0
wherein	wherein	JJ	0
light	light	NN	0
can	can	MD	0
simultaneously	simultaneously	RB	0
pass	pass	VB	0
through	through	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
16	16	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
15	15	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
is	is	VBZ	0
a	a	DT	0
conductor.	conductor.	CD	B-NP
17	17	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
15	15	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
is	is	VBZ	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
a	a	DT	0
PCB	PCB	NNP	B-NP
core	core	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
a	a	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
prepreg	prepreg	VBD	0
layer.	layer.	CD	0
18	18	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
15	15	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
providing	providing	VBG	0
multiple	multiple	JJ	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layers	layers	NNS	0
;	;	:	0
and	and	CC	0
alternately	alternately	VBP	0
separating	separating	VBG	0
the	the	DT	0
multiple	multiple	JJ	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layers	layers	NNS	0
with	with	IN	0
a	a	DT	0
layer	layer	NN	0
of	of	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
19	19	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
15	15	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
comprises	comprises	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
void	void	JJ	B-NP
through	through	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
that	that	WDT	0
are	are	VBP	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
20	20	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
15	15	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
providing	providing	VBG	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	VBG	B-NP
to	to	TO	0
simultaneously	simultaneously	RB	0
illuminate	illuminate	VB	0
through	through	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
21	21	CD	0
.	.	.	0
A	A	DT	0
system	system	NN	0
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
printed	printed	JJ	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
(	(	-LRB-	0
PCB	PCB	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
PCB	PCB	NNP	B-NP
comprising	comprising	NN	I-NP
:	:	:	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
;	;	:	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
,	,	,	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer	layer	NN	0
having	having	VBG	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
therethrough	therethrough	VBZ	0
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	VBG	B-NP
to	to	TO	0
simultaneously	simultaneously	RB	0
illuminate	illuminate	VB	0
through	through	IN	0
the	the	DT	0
void	void	NN	B-NP
and	and	CC	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	JJ	0
permeable	permeable	JJ	0
layer	layer	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
battery	battery	NN	B-NP
electrically	electrically	RB	0
connected	connected	VBN	0
to	to	TO	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
22	22	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
of	of	IN	0
claim	claim	NN	0
21	21	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
void	void	NN	B-NP
forms	forms	VBZ	0
a	a	DT	0
word	word	NN	0
,	,	,	0
a	a	DT	0
logo	logo	NN	0
,	,	,	0
a	a	DT	0
serial	serial	JJ	0
number	number	NN	0
,	,	,	0
a	a	DT	0
part	part	NN	0
number	number	NN	0
,	,	,	0
and	and	CC	0
other	other	JJ	0
identifying	identifying	JJ	0
indicia	indicia	NN	B-NP
in	in	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
non-light	non-light	JJ	B-NP
permeable	permeable	JJ	0
layer.	layer.	CD	0
23	23	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
of	of	IN	0
claim	claim	NN	0
21	21	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
further	further	RB	0
comprises	comprises	VBZ	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
void	void	JJ	B-NP
through-the	through-the	NN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
conductor	conductor	NN	B-NP
layer	layer	NN	I-NP
vertically	vertically	RB	0
aligned	aligned	VBN	0
with	with	IN	0
the	the	DT	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
light	light	NN	0
permeable	permeable	VBD	0
layer.	layer.	CD	0
24	24	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
of	of	IN	0
claim	claim	NN	0
21	21	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
battery	battery	NN	B-NP
provides	provides	VBZ	0
power	power	NN	0
to	to	TO	0
the	the	DT	0
source	source	NN	0
of	of	IN	0
illumination	illumination	NN	B-NP
.	.	.	0
