

================================================================
== Vivado HLS Report for 'xFResizeAreaDownScal'
================================================================
* Date:           Fri Jan 31 22:07:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  491300|  497837|  491300|  497837|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Hoffset_loop     |    3520|    7680|  11 ~ 24 |          -|          -|    320|    no    |
        | + Hoffset_loop.1  |       1|       4|         1|          -|          -| 1 ~ 4 |    no    |
        |- Voffset_loop     |    1800|    4140|  10 ~ 23 |          -|          -|    180|    no    |
        | + Voffset_loop.1  |       1|       4|         1|          -|          -| 1 ~ 4 |    no    |
        |- Loop 3           |    3215|    3215|       643|          -|          -|      5|    no    |
        | + Loop 3.1        |     640|     640|         2|          1|          1|    640|    yes   |
        |- outerloop        |  482760|  482760|      1341|          -|          -|    360|    no    |
        | + innerloop       |    1335|    1335|        48|          2|          1|    645|    yes   |
        +-------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 119
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 26 27 }
  Pipeline-1 : II = 2, D = 48, States = { 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	14  / (exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (tmp_17)
	7  / (!tmp_17)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	9  / (tmp_46)
	10  / (!tmp_46 & tmp_60)
	12  / (!tmp_46 & !tmp_60)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
	15  / (!exitcond3)
	25  / (exitcond3)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (tmp_45)
	19  / (!tmp_45)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	21  / (tmp_61)
	22  / (!tmp_61 & tmp_69)
	24  / (!tmp_61 & !tmp_69)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	14  / true
25 --> 
	26  / (!exitcond4)
	29  / (exitcond4)
26 --> 
	28  / (exitcond2)
	27  / (!exitcond2)
27 --> 
	26  / true
28 --> 
	25  / true
29 --> 
	30  / (!exitcond1)
	82  / (exitcond1 & tmp_71)
	119  / (exitcond1 & !tmp_71)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	81  / (exitcond)
	36  / (!exitcond)
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	33  / true
81 --> 
	29  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %resize_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%lbuf_in_0_V = alloca [640 x i24], align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:232]   --->   Operation 122 'alloca' 'lbuf_in_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%lbuf_in_1_V = alloca [640 x i24], align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:232]   --->   Operation 123 'alloca' 'lbuf_in_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%lbuf_in_2_V = alloca [640 x i24], align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:232]   --->   Operation 124 'alloca' 'lbuf_in_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%lbuf_in_3_V = alloca [640 x i24], align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:232]   --->   Operation 125 'alloca' 'lbuf_in_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%lbuf_in_4_V = alloca [640 x i24], align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:232]   --->   Operation 126 'alloca' 'lbuf_in_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%lbuf_in_5_V = alloca [640 x i24], align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:232]   --->   Operation 127 'alloca' 'lbuf_in_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%Hweight_0 = alloca [640 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:241]   --->   Operation 128 'alloca' 'Hweight_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%Hweight_1 = alloca [640 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:241]   --->   Operation 129 'alloca' 'Hweight_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%Hweight_2 = alloca [640 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:241]   --->   Operation 130 'alloca' 'Hweight_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%Hweight_3 = alloca [640 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:241]   --->   Operation 131 'alloca' 'Hweight_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%Hweight_4 = alloca [640 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:241]   --->   Operation 132 'alloca' 'Hweight_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%Vweight = alloca [720 x i16], align 16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:241]   --->   Operation 133 'alloca' 'Vweight' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%Hstart = alloca [640 x i14], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:248]   --->   Operation 134 'alloca' 'Hstart' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%Vstart = alloca [360 x i13], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:248]   --->   Operation 135 'alloca' 'Vstart' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%Hreq_0 = alloca [80 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 136 'alloca' 'Hreq_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%Hreq_1 = alloca [80 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 137 'alloca' 'Hreq_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%Hreq_2 = alloca [80 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 138 'alloca' 'Hreq_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%Hreq_3 = alloca [80 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 139 'alloca' 'Hreq_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%Hreq_4 = alloca [80 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 140 'alloca' 'Hreq_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%Hreq_5 = alloca [80 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 141 'alloca' 'Hreq_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%Hreq_6 = alloca [80 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 142 'alloca' 'Hreq_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%Hreq_7 = alloca [80 x i16], align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 143 'alloca' 'Hreq_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%Vreq = alloca [360 x i16], align 16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:250]   --->   Operation 144 'alloca' 'Vreq' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [8 x i8]* @Inverse_str, [1 x i8]* @p_str) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:229]   --->   Operation 145 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([640 x i24]* %lbuf_in_0_V, [640 x i24]* %lbuf_in_1_V, [640 x i24]* %lbuf_in_2_V, [640 x i24]* %lbuf_in_3_V, [640 x i24]* %lbuf_in_4_V, [640 x i24]* %lbuf_in_5_V, [1 x i8]* @p_str, [13 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:234]   --->   Operation 146 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%Hweight_0_addr = getelementptr [640 x i16]* %Hweight_0, i64 0, i64 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:305]   --->   Operation 147 'getelementptr' 'Hweight_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (3.25ns)   --->   "store i16 0, i16* %Hweight_0_addr, align 16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:305]   --->   Operation 148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%Vweight_addr = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:305]   --->   Operation 149 'getelementptr' 'Vweight_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (3.25ns)   --->   "store i16 0, i16* %Vweight_addr, align 16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:305]   --->   Operation 150 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%Hstart_addr = getelementptr [640 x i14]* %Hstart, i64 0, i64 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:306]   --->   Operation 151 'getelementptr' 'Hstart_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (3.25ns)   --->   "store i14 0, i14* %Hstart_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:306]   --->   Operation 152 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_1 : Operation 153 [1/1] (1.76ns)   --->   "br label %0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:307]   --->   Operation 153 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.66>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%N = phi i8 [ undef, %arrayctor.loop6.preheader ], [ %N_2, %._crit_edge1843280 ]"   --->   Operation 154 'phi' 'N' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%t_V_2 = phi i9 [ 0, %arrayctor.loop6.preheader ], [ %x_V, %._crit_edge1843280 ]"   --->   Operation 155 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%count = phi i16 [ 0, %arrayctor.loop6.preheader ], [ %count_3, %._crit_edge1843280 ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:357]   --->   Operation 156 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 0)"   --->   Operation 157 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (1.66ns)   --->   "%exitcond5 = icmp eq i9 %t_V_2, -192" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:307]   --->   Operation 158 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (1.82ns)   --->   "%x_V = add i9 %t_V_2, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:307]   --->   Operation 159 'add' 'x_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %9, label %1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:307]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp = call i26 @_ssdm_op_BitConcatenate.i26.i9.i17(i9 %t_V_2, i17 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:307]   --->   Operation 161 'bitconcatenate' 'tmp' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%Xtemp0_cast1_cast = zext i26 %tmp to i27" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:311]   --->   Operation 162 'zext' 'Xtemp0_cast1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (2.40ns)   --->   "%tmp_s = sub i27 41943040, %Xtemp0_cast1_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:313]   --->   Operation 163 'sub' 'tmp_s' <Predicate = (!exitcond5)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (2.45ns)   --->   "%tmp_1 = icmp ugt i27 %tmp_s, 131072" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:313]   --->   Operation 164 'icmp' 'tmp_1' <Predicate = (!exitcond5)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %tmp_s, i32 4, i32 19)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 165 'partselect' 'tmp_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.80ns)   --->   "%tmp_6 = select i1 %tmp_1, i16 8192, i16 %tmp_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:313]   --->   Operation 166 'select' 'tmp_6' <Predicate = (!exitcond5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%Vstart_addr = getelementptr [360 x i13]* %Vstart, i64 0, i64 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:363]   --->   Operation 167 'getelementptr' 'Vstart_addr' <Predicate = (exitcond5)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (3.25ns)   --->   "store i13 0, i13* %Vstart_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:363]   --->   Operation 168 'store' <Predicate = (exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_2 : Operation 169 [1/1] (1.76ns)   --->   "br label %10" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 169 'br' <Predicate = (exitcond5)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 170 [2/2] (5.96ns)   --->   "%call_ret1 = call fastcc { i32, i8 } @Inverse(i16 %tmp_6, i8 %N)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 170 'call' 'call_ret1' <Predicate = true> <Delay = 5.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.93>
ST_4 : Operation 171 [1/1] (2.37ns)   --->   "%Xtemp1 = add i27 %Xtemp0_cast1_cast, 131072" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:312]   --->   Operation 171 'add' 'Xtemp1' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/2] (5.02ns)   --->   "%call_ret1 = call fastcc { i32, i8 } @Inverse(i16 %tmp_6, i8 %N)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 172 'call' 'call_ret1' <Predicate = true> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%N_2 = extractvalue { i32, i8 } %call_ret1, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 173 'extractvalue' 'N_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %t_V_2, i1 false)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:307]   --->   Operation 174 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %tmp_5 to i12" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:318]   --->   Operation 175 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_PartSelect.i11.i27.i32.i32(i27 %Xtemp1, i32 16, i32 26)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:319]   --->   Operation 176 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_8 = zext i11 %tmp_7 to i12" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:319]   --->   Operation 177 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (1.88ns)   --->   "%tmp_9 = icmp ult i12 %tmp_8, 639" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:321]   --->   Operation 178 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.69ns)   --->   "%offset_temp1 = select i1 %tmp_9, i12 %tmp_8, i12 639" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:321]   --->   Operation 179 'select' 'offset_temp1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (1.99ns)   --->   "%tmp_12 = icmp ult i12 %tmp_6_cast, %offset_temp1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:322]   --->   Operation 180 'icmp' 'tmp_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.36>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str20) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:308]   --->   Operation 181 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%Xtemp0_cast3 = zext i26 %tmp to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:311]   --->   Operation 182 'zext' 'Xtemp0_cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%Xtemp1_cast = zext i27 %Xtemp1 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:312]   --->   Operation 183 'zext' 'Xtemp1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node inv_cellWidth)   --->   "%tmp_3 = extractvalue { i32, i8 } %call_ret1, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 184 'extractvalue' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i8 %N_2 to i9" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 185 'sext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (1.91ns)   --->   "%tmp_4 = add i9 %tmp_52_cast, -16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 186 'add' 'tmp_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node inv_cellWidth)   --->   "%tmp_53_cast = sext i9 %tmp_4 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 187 'sext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (4.42ns) (out node of the LUT)   --->   "%inv_cellWidth = lshr i32 %tmp_3, %tmp_53_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:315]   --->   Operation 188 'lshr' 'inv_cellWidth' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%offset_temp0 = zext i10 %tmp_5 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:318]   --->   Operation 189 'zext' 'offset_temp0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%offset_temp1_cast = zext i12 %offset_temp1 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:321]   --->   Operation 190 'zext' 'offset_temp1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%offset_temp1_4_cast1 = zext i12 %offset_temp1 to i15" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:321]   --->   Operation 191 'zext' 'offset_temp1_4_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.69ns)   --->   "%offset_temp0_1 = select i1 %tmp_12, i12 %tmp_6_cast, i12 %offset_temp1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:322]   --->   Operation 192 'select' 'offset_temp0_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%i_V = zext i12 %offset_temp0_1 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:322]   --->   Operation 193 'zext' 'i_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_14 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %offset_temp0_1, i16 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:322]   --->   Operation 194 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%offset_temp0_fixed = zext i28 %tmp_14 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:324]   --->   Operation 195 'zext' 'offset_temp0_fixed' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_15 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %offset_temp1, i16 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:321]   --->   Operation 196 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%offset_temp1_fixed = zext i28 %tmp_15 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:325]   --->   Operation 197 'zext' 'offset_temp1_fixed' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (2.43ns)   --->   "%tmp_16 = sub i32 %offset_temp0_fixed, %Xtemp0_cast3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:327]   --->   Operation 198 'sub' 'tmp_16' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (2.46ns)   --->   "%tmp_17 = icmp ugt i32 %tmp_16, 65" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:327]   --->   Operation 199 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (1.76ns)   --->   "br i1 %tmp_17, label %2, label %._crit_edge" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:327]   --->   Operation 200 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 201 [1/1] (8.51ns)   --->   "%temp = mul i32 %inv_cellWidth, %tmp_16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:330]   --->   Operation 201 'mul' 'temp' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %temp, i32 16, i32 31)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:331]   --->   Operation 202 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.22>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_19 = zext i9 %t_V_2 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:331]   --->   Operation 203 'zext' 'tmp_19' <Predicate = (tmp_17)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%Hweight_0_addr_1 = getelementptr [640 x i16]* %Hweight_0, i64 0, i64 %tmp_19" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:331]   --->   Operation 204 'getelementptr' 'Hweight_0_addr_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (3.25ns)   --->   "store i16 %tmp_18, i16* %Hweight_0_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:331]   --->   Operation 205 'store' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_7 : Operation 206 [1/1] (2.07ns)   --->   "%tmp_20 = add i16 %count, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:334]   --->   Operation 206 'add' 'tmp_20' <Predicate = (tmp_17)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (1.54ns)   --->   "%tmp_21 = add i13 %i_V, -1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:335]   --->   Operation 207 'add' 'tmp_21' <Predicate = (tmp_17)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:336]   --->   Operation 208 'br' <Predicate = (tmp_17)> <Delay = 1.76>
ST_7 : Operation 209 [1/1] (1.99ns)   --->   "%tmp_22 = icmp ugt i12 %tmp_6_cast, %offset_temp1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:318]   --->   Operation 209 'icmp' 'tmp_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.69ns)   --->   "%p_v1 = select i1 %tmp_22, i13 %offset_temp1_cast, i13 %offset_temp0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:318]   --->   Operation 210 'select' 'p_v1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_74_cast1 = zext i13 %p_v1 to i15" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:318]   --->   Operation 211 'zext' 'tmp_74_cast1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_74_cast = zext i13 %p_v1 to i16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:318]   --->   Operation 212 'zext' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (1.99ns)   --->   "%tmp_23 = icmp ugt i13 %offset_temp1_cast, %p_v1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:321]   --->   Operation 213 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%smax2 = select i1 %tmp_23, i15 %offset_temp1_4_cast1, i15 %tmp_74_cast1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:321]   --->   Operation 214 'select' 'smax2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%smax2_cast = zext i15 %smax2 to i16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:321]   --->   Operation 215 'zext' 'smax2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_24 = sub i16 %smax2_cast, %tmp_74_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:340]   --->   Operation 216 'sub' 'tmp_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i16 %tmp_24 to i3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:340]   --->   Operation 217 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%wind = phi i1 [ true, %2 ], [ false, %1 ]"   --->   Operation 218 'phi' 'wind' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%start_index = phi i13 [ %tmp_21, %2 ], [ %i_V, %1 ]"   --->   Operation 219 'phi' 'start_index' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node count_2)   --->   "%count_1 = phi i16 [ %tmp_20, %2 ], [ %count, %1 ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:334]   --->   Operation 220 'phi' 'count_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%wind_cast = zext i1 %wind to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:335]   --->   Operation 221 'zext' 'wind_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (2.07ns) (out node of the LUT)   --->   "%count_2 = add i16 %tmp_24, %count_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:334]   --->   Operation 222 'add' 'count_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_26 = zext i1 %wind to i3"   --->   Operation 223 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %inv_cellWidth to i16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 224 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_28 = zext i9 %t_V_2 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 225 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%Hweight_0_addr_2 = getelementptr [640 x i16]* %Hweight_0, i64 0, i64 %tmp_28" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 226 'getelementptr' 'Hweight_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%Hweight_1_addr = getelementptr [640 x i16]* %Hweight_1, i64 0, i64 %tmp_28" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 227 'getelementptr' 'Hweight_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%Hweight_2_addr = getelementptr [640 x i16]* %Hweight_2, i64 0, i64 %tmp_28" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 228 'getelementptr' 'Hweight_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%Hweight_3_addr = getelementptr [640 x i16]* %Hweight_3, i64 0, i64 %tmp_28" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 229 'getelementptr' 'Hweight_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%Hweight_4_addr = getelementptr [640 x i16]* %Hweight_4, i64 0, i64 %tmp_28" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 230 'getelementptr' 'Hweight_4_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (1.76ns)   --->   "br label %3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:340]   --->   Operation 231 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 6.85>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%t_V = phi i13 [ %i_V, %._crit_edge ], [ %i_V_1, %5 ]"   --->   Operation 232 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%wind_1 = phi i32 [ %wind_cast, %._crit_edge ], [ %tmp_70, %5 ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:335]   --->   Operation 233 'phi' 'wind_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (2.09ns)   --->   "%tmp_46 = icmp ult i13 %t_V, %offset_temp1_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:340]   --->   Operation 234 'icmp' 'tmp_46' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %4, label %6" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:340]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:341]   --->   Operation 236 'specregionbegin' 'tmp_56' <Predicate = (tmp_46)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:342]   --->   Operation 237 'speclooptripcount' <Predicate = (tmp_46)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i32 %wind_1 to i3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 238 'trunc' 'tmp_57' <Predicate = (tmp_46)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (1.30ns)   --->   "switch i3 %tmp_57, label %branch4 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 239 'switch' <Predicate = (tmp_46)> <Delay = 1.30>
ST_9 : Operation 240 [1/1] (3.25ns)   --->   "store i16 %tmp_27, i16* %Hweight_3_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 240 'store' <Predicate = (tmp_46 & tmp_57 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "br label %5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 241 'br' <Predicate = (tmp_46 & tmp_57 == 3)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (3.25ns)   --->   "store i16 %tmp_27, i16* %Hweight_2_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 242 'store' <Predicate = (tmp_46 & tmp_57 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "br label %5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 243 'br' <Predicate = (tmp_46 & tmp_57 == 2)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (3.25ns)   --->   "store i16 %tmp_27, i16* %Hweight_1_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 244 'store' <Predicate = (tmp_46 & tmp_57 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "br label %5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 245 'br' <Predicate = (tmp_46 & tmp_57 == 1)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (3.25ns)   --->   "store i16 %tmp_27, i16* %Hweight_0_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 246 'store' <Predicate = (tmp_46 & tmp_57 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "br label %5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 247 'br' <Predicate = (tmp_46 & tmp_57 == 0)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (3.25ns)   --->   "store i16 %tmp_27, i16* %Hweight_4_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 248 'store' <Predicate = (tmp_46 & tmp_57 != 0 & tmp_57 != 1 & tmp_57 != 2 & tmp_57 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "br label %5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:344]   --->   Operation 249 'br' <Predicate = (tmp_46 & tmp_57 != 0 & tmp_57 != 1 & tmp_57 != 2 & tmp_57 != 3)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (2.55ns)   --->   "%tmp_70 = add nsw i32 %wind_1, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:345]   --->   Operation 250 'add' 'tmp_70' <Predicate = (tmp_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_56)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:348]   --->   Operation 251 'specregionend' 'empty' <Predicate = (tmp_46)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (1.67ns)   --->   "%i_V_1 = add i13 %t_V, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:340]   --->   Operation 252 'add' 'i_V_1' <Predicate = (tmp_46)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "br label %3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:340]   --->   Operation 253 'br' <Predicate = (tmp_46)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (2.43ns)   --->   "%tmp_58 = sub i32 %Xtemp1_cast, %offset_temp1_fixed" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:349]   --->   Operation 254 'sub' 'tmp_58' <Predicate = (!tmp_46)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %tmp_58 to i17" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:349]   --->   Operation 255 'trunc' 'tmp_59' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (2.46ns)   --->   "%tmp_60 = icmp ugt i32 %tmp_58, 65" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:349]   --->   Operation 256 'icmp' 'tmp_60' <Predicate = (!tmp_46)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (1.76ns)   --->   "br i1 %tmp_60, label %7, label %._crit_edge1843" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:349]   --->   Operation 257 'br' <Predicate = (!tmp_46)> <Delay = 1.76>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_62 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_58, i32 16, i32 31)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:352]   --->   Operation 258 'partselect' 'tmp_62' <Predicate = (!tmp_46 & tmp_60)> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (2.42ns)   --->   "%icmp = icmp eq i16 %tmp_62, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:352]   --->   Operation 259 'icmp' 'icmp' <Predicate = (!tmp_46 & tmp_60)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.78ns)   --->   "%overlaptemp = select i1 %icmp, i17 %tmp_59, i17 -65536" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:352]   --->   Operation 260 'select' 'overlaptemp' <Predicate = (!tmp_46 & tmp_60)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (1.65ns)   --->   "%wind_2_t = add i3 %tmp_25, %tmp_26" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 261 'add' 'wind_2_t' <Predicate = (!tmp_46 & tmp_60)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%overlaptemp_1_cast = zext i17 %overlaptemp to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:353]   --->   Operation 262 'zext' 'overlaptemp_1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (8.51ns)   --->   "%tmp_63 = mul i32 %inv_cellWidth, %overlaptemp_1_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 263 'mul' 'tmp_63' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_63, i32 16, i32 31)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 264 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (1.30ns)   --->   "switch i3 %wind_2_t, label %branch9 [
    i3 0, label %branch5
    i3 1, label %branch6
    i3 2, label %branch7
    i3 3, label %branch8
  ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 265 'switch' <Predicate = true> <Delay = 1.30>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 266 [1/1] (3.25ns)   --->   "store i16 %tmp_64, i16* %Hweight_3_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 266 'store' <Predicate = (wind_2_t == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "br label %8" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 267 'br' <Predicate = (wind_2_t == 3)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (3.25ns)   --->   "store i16 %tmp_64, i16* %Hweight_2_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 268 'store' <Predicate = (wind_2_t == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "br label %8" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 269 'br' <Predicate = (wind_2_t == 2)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (3.25ns)   --->   "store i16 %tmp_64, i16* %Hweight_1_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 270 'store' <Predicate = (wind_2_t == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "br label %8" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 271 'br' <Predicate = (wind_2_t == 1)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (3.25ns)   --->   "store i16 %tmp_64, i16* %Hweight_0_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 272 'store' <Predicate = (wind_2_t == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "br label %8" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 273 'br' <Predicate = (wind_2_t == 0)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (3.25ns)   --->   "store i16 %tmp_64, i16* %Hweight_4_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 274 'store' <Predicate = (wind_2_t != 0 & wind_2_t != 1 & wind_2_t != 2 & wind_2_t != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "br label %8" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:354]   --->   Operation 275 'br' <Predicate = (wind_2_t != 0 & wind_2_t != 1 & wind_2_t != 2 & wind_2_t != 3)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (2.07ns)   --->   "%count_7 = add i16 %count_2, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:357]   --->   Operation 276 'add' 'count_7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (1.76ns)   --->   "br label %._crit_edge1843" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:358]   --->   Operation 277 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%count_3 = phi i16 [ %count_7, %8 ], [ %count_2, %6 ]"   --->   Operation 278 'phi' 'count_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i9 %t_V_2 to i3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 279 'trunc' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%newIndex = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %t_V_2, i32 3, i32 8)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 280 'partselect' 'newIndex' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%newIndex1 = zext i6 %newIndex to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 281 'zext' 'newIndex1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%Hreq_0_addr = getelementptr [80 x i16]* %Hreq_0, i64 0, i64 %newIndex1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 282 'getelementptr' 'Hreq_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%Hreq_1_addr = getelementptr [80 x i16]* %Hreq_1, i64 0, i64 %newIndex1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 283 'getelementptr' 'Hreq_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%Hreq_2_addr = getelementptr [80 x i16]* %Hreq_2, i64 0, i64 %newIndex1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 284 'getelementptr' 'Hreq_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%Hreq_3_addr = getelementptr [80 x i16]* %Hreq_3, i64 0, i64 %newIndex1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 285 'getelementptr' 'Hreq_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%Hreq_4_addr = getelementptr [80 x i16]* %Hreq_4, i64 0, i64 %newIndex1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 286 'getelementptr' 'Hreq_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%Hreq_5_addr = getelementptr [80 x i16]* %Hreq_5, i64 0, i64 %newIndex1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 287 'getelementptr' 'Hreq_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%Hreq_6_addr = getelementptr [80 x i16]* %Hreq_6, i64 0, i64 %newIndex1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 288 'getelementptr' 'Hreq_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%Hreq_7_addr = getelementptr [80 x i16]* %Hreq_7, i64 0, i64 %newIndex1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 289 'getelementptr' 'Hreq_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (1.36ns)   --->   "switch i3 %tmp_113, label %branch17 [
    i3 0, label %branch10
    i3 1, label %branch11
    i3 2, label %branch12
    i3 3, label %branch13
    i3 -4, label %branch14
    i3 -3, label %branch15
    i3 -2, label %branch16
  ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 290 'switch' <Predicate = true> <Delay = 1.36>
ST_12 : Operation 291 [1/1] (3.25ns)   --->   "store i16 %count_3, i16* %Hreq_6_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 291 'store' <Predicate = (tmp_113 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "br label %._crit_edge1843280" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 292 'br' <Predicate = (tmp_113 == 6)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (3.25ns)   --->   "store i16 %count_3, i16* %Hreq_5_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 293 'store' <Predicate = (tmp_113 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "br label %._crit_edge1843280" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 294 'br' <Predicate = (tmp_113 == 5)> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (3.25ns)   --->   "store i16 %count_3, i16* %Hreq_4_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 295 'store' <Predicate = (tmp_113 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "br label %._crit_edge1843280" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 296 'br' <Predicate = (tmp_113 == 4)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (3.25ns)   --->   "store i16 %count_3, i16* %Hreq_3_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 297 'store' <Predicate = (tmp_113 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "br label %._crit_edge1843280" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 298 'br' <Predicate = (tmp_113 == 3)> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (3.25ns)   --->   "store i16 %count_3, i16* %Hreq_2_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 299 'store' <Predicate = (tmp_113 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "br label %._crit_edge1843280" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 300 'br' <Predicate = (tmp_113 == 2)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (3.25ns)   --->   "store i16 %count_3, i16* %Hreq_1_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 301 'store' <Predicate = (tmp_113 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "br label %._crit_edge1843280" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 302 'br' <Predicate = (tmp_113 == 1)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (3.25ns)   --->   "store i16 %count_3, i16* %Hreq_0_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 303 'store' <Predicate = (tmp_113 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "br label %._crit_edge1843280" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 304 'br' <Predicate = (tmp_113 == 0)> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (3.25ns)   --->   "store i16 %count_3, i16* %Hreq_7_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 305 'store' <Predicate = (tmp_113 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "br label %._crit_edge1843280" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:359]   --->   Operation 306 'br' <Predicate = (tmp_113 == 7)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%Hstart_addr_1 = getelementptr [640 x i14]* %Hstart, i64 0, i64 %tmp_28" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:360]   --->   Operation 307 'getelementptr' 'Hstart_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%start_index_cast_cas = sext i13 %start_index to i14" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:360]   --->   Operation 308 'sext' 'start_index_cast_cas' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (3.25ns)   --->   "store i14 %start_index_cast_cas, i14* %Hstart_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:360]   --->   Operation 309 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "br label %0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:307]   --->   Operation 310 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 5.63>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%N_1 = phi i8 [ %N, %9 ], [ %N_3, %._crit_edge1845 ]"   --->   Operation 311 'phi' 'N_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%t_V_5 = phi i8 [ 0, %9 ], [ %x_V_1, %._crit_edge1845 ]"   --->   Operation 312 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%t_V_1 = phi i13 [ 0, %9 ], [ %p_0834_7, %._crit_edge1845 ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:407]   --->   Operation 313 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 0)"   --->   Operation 314 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (1.55ns)   --->   "%exitcond3 = icmp eq i8 %t_V_5, -76" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 315 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (1.91ns)   --->   "%x_V_1 = add i8 %t_V_5, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 316 'add' 'x_V_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader1835.preheader, label %11" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_29 = call i25 @_ssdm_op_BitConcatenate.i25.i8.i17(i8 %t_V_5, i17 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 318 'bitconcatenate' 'tmp_29' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%Ytemp0_cast6_cast = zext i25 %tmp_29 to i26" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:368]   --->   Operation 319 'zext' 'Ytemp0_cast6_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (2.37ns)   --->   "%tmp_30 = sub i26 23592960, %Ytemp0_cast6_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:370]   --->   Operation 320 'sub' 'tmp_30' <Predicate = (!exitcond3)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (2.45ns)   --->   "%tmp_31 = icmp ugt i26 %tmp_30, 131072" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:370]   --->   Operation 321 'icmp' 'tmp_31' <Predicate = (!exitcond3)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %tmp_30, i32 4, i32 19)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 322 'partselect' 'tmp_32' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_14 : Operation 323 [1/1] (0.80ns)   --->   "%tmp_33 = select i1 %tmp_31, i16 8192, i16 %tmp_32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:370]   --->   Operation 323 'select' 'tmp_33' <Predicate = (!exitcond3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 324 [1/1] (1.76ns)   --->   "br label %.preheader1835" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:416]   --->   Operation 324 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 15 <SV = 3> <Delay = 5.96>
ST_15 : Operation 325 [2/2] (5.96ns)   --->   "%call_ret = call fastcc { i32, i8 } @Inverse(i16 %tmp_33, i8 %N_1)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 325 'call' 'call_ret' <Predicate = true> <Delay = 5.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 6.68>
ST_16 : Operation 326 [1/1] (2.34ns)   --->   "%Ytemp1 = add i26 %Ytemp0_cast6_cast, 131072" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:369]   --->   Operation 326 'add' 'Ytemp1' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/2] (5.02ns)   --->   "%call_ret = call fastcc { i32, i8 } @Inverse(i16 %tmp_33, i8 %N_1)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 327 'call' 'call_ret' <Predicate = true> <Delay = 5.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%N_3 = extractvalue { i32, i8 } %call_ret, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 328 'extractvalue' 'N_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_36 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %t_V_5, i1 false)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 329 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i9 %tmp_36 to i11" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 330 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_38 = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %Ytemp1, i32 16, i32 25)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:374]   --->   Operation 331 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_39 = zext i10 %tmp_38 to i11" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:374]   --->   Operation 332 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (1.77ns)   --->   "%tmp_40 = icmp ult i11 %tmp_39, 359" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:376]   --->   Operation 333 'icmp' 'tmp_40' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [1/1] (0.68ns)   --->   "%offset_temp1_1 = select i1 %tmp_40, i11 %tmp_39, i11 359" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:376]   --->   Operation 334 'select' 'offset_temp1_1' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 335 [1/1] (1.88ns)   --->   "%tmp_41 = icmp ult i11 %tmp_37_cast, %offset_temp1_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:377]   --->   Operation 335 'icmp' 'tmp_41' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 7.32>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str22) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:365]   --->   Operation 336 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%Ytemp0_cast4 = zext i25 %tmp_29 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:368]   --->   Operation 337 'zext' 'Ytemp0_cast4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%Ytemp1_cast = zext i26 %Ytemp1 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:369]   --->   Operation 338 'zext' 'Ytemp1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node inv_cellWidth_1)   --->   "%tmp_34 = extractvalue { i32, i8 } %call_ret, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 339 'extractvalue' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_92_cast = sext i8 %N_3 to i9" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 340 'sext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 341 [1/1] (1.91ns)   --->   "%tmp_35 = add i9 %tmp_92_cast, -16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 341 'add' 'tmp_35' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node inv_cellWidth_1)   --->   "%tmp_93_cast = sext i9 %tmp_35 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 342 'sext' 'tmp_93_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 343 [1/1] (4.42ns) (out node of the LUT)   --->   "%inv_cellWidth_1 = lshr i32 %tmp_34, %tmp_93_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:371]   --->   Operation 343 'lshr' 'inv_cellWidth_1' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_37 = zext i9 %tmp_36 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 344 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%offset_temp1_1_cast = zext i11 %offset_temp1_1 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:376]   --->   Operation 345 'zext' 'offset_temp1_1_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%offset_temp1_5_cast1 = zext i11 %offset_temp1_1 to i15" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:376]   --->   Operation 346 'zext' 'offset_temp1_5_cast1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (0.69ns)   --->   "%offset_temp0_2 = select i1 %tmp_41, i11 %tmp_37_cast, i11 %offset_temp1_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:377]   --->   Operation 347 'select' 'offset_temp0_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%offset_temp0_2_cast = zext i11 %offset_temp0_2 to i12" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:377]   --->   Operation 348 'zext' 'offset_temp0_2_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_42 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %offset_temp0_2, i16 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:377]   --->   Operation 349 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%offset_temp0_fixed_1 = zext i27 %tmp_42 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:379]   --->   Operation 350 'zext' 'offset_temp0_fixed_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_43 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %offset_temp1_1, i16 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:376]   --->   Operation 351 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%offset_temp1_fixed_1 = zext i27 %tmp_43 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:380]   --->   Operation 352 'zext' 'offset_temp1_fixed_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (2.40ns)   --->   "%tmp_44 = sub i32 %offset_temp0_fixed_1, %Ytemp0_cast4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:382]   --->   Operation 353 'sub' 'tmp_44' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (2.46ns)   --->   "%tmp_45 = icmp ugt i32 %tmp_44, 65" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:382]   --->   Operation 354 'icmp' 'tmp_45' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 355 [1/1] (1.76ns)   --->   "br i1 %tmp_45, label %12, label %._crit_edge1844" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:382]   --->   Operation 355 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 6> <Delay = 8.51>
ST_18 : Operation 356 [1/1] (8.51ns)   --->   "%temp_1 = mul i32 %inv_cellWidth_1, %tmp_44" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:384]   --->   Operation 356 'mul' 'temp_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_47 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %temp_1, i32 16, i32 31)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:385]   --->   Operation 357 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>

State 19 <SV = 7> <Delay = 3.25>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_48 = zext i13 %t_V_1 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:385]   --->   Operation 358 'zext' 'tmp_48' <Predicate = (tmp_45)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%Vweight_addr_1 = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 %tmp_48" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:385]   --->   Operation 359 'getelementptr' 'Vweight_addr_1' <Predicate = (tmp_45)> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (3.25ns)   --->   "store i16 %tmp_47, i16* %Vweight_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:385]   --->   Operation 360 'store' <Predicate = (tmp_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_19 : Operation 361 [1/1] (1.67ns)   --->   "%tmp_49 = add i13 %t_V_1, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:387]   --->   Operation 361 'add' 'tmp_49' <Predicate = (tmp_45)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 362 [1/1] (1.63ns)   --->   "%tmp_50 = add i12 %offset_temp0_2_cast, -1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:389]   --->   Operation 362 'add' 'tmp_50' <Predicate = (tmp_45)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 363 [1/1] (1.76ns)   --->   "br label %._crit_edge1844" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:390]   --->   Operation 363 'br' <Predicate = (tmp_45)> <Delay = 1.76>
ST_19 : Operation 364 [1/1] (1.88ns)   --->   "%tmp_51 = icmp ugt i11 %tmp_37_cast, %offset_temp1_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 364 'icmp' 'tmp_51' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 365 [1/1] (0.69ns)   --->   "%p_v = select i1 %tmp_51, i13 %offset_temp1_1_cast, i13 %tmp_37" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 365 'select' 'p_v' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 8> <Delay = 5.19>
ST_20 : Operation 366 [1/1] (0.00ns)   --->   "%p_0834_5 = phi i13 [ %tmp_49, %12 ], [ %t_V_1, %11 ]"   --->   Operation 366 'phi' 'p_0834_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%start_index_1 = phi i12 [ %tmp_50, %12 ], [ %offset_temp0_2_cast, %11 ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:389]   --->   Operation 367 'phi' 'start_index_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node count_5)   --->   "%count_4 = phi i1 [ true, %12 ], [ false, %11 ]"   --->   Operation 368 'phi' 'count_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node count_5)   --->   "%count_4_cast = zext i1 %count_4 to i16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:389]   --->   Operation 369 'zext' 'count_4_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%i_V_2 = zext i11 %offset_temp0_2 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:394]   --->   Operation 370 'zext' 'i_V_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_120_cast1 = zext i13 %p_v to i15" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 371 'zext' 'tmp_120_cast1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%tmp_120_cast = zext i13 %p_v to i16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 372 'zext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (1.88ns)   --->   "%tmp_52 = icmp ugt i13 %offset_temp1_1_cast, %p_v" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:376]   --->   Operation 373 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%smax3 = select i1 %tmp_52, i15 %offset_temp1_5_cast1, i15 %tmp_120_cast1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:376]   --->   Operation 374 'select' 'smax3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node tmp_53)   --->   "%smax3_cast = zext i15 %smax3 to i16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:376]   --->   Operation 375 'zext' 'smax3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 376 [1/1] (1.63ns) (out node of the LUT)   --->   "%tmp_53 = sub i16 %smax3_cast, %tmp_120_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:394]   --->   Operation 376 'sub' 'tmp_53' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (1.54ns) (out node of the LUT)   --->   "%count_5 = add i16 %tmp_53, %count_4_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:399]   --->   Operation 377 'add' 'count_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i16 %tmp_53 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:394]   --->   Operation 378 'trunc' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (1.67ns)   --->   "%k_V = add i13 %tmp_54, %p_0834_5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:387]   --->   Operation 379 'add' 'k_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i32 %inv_cellWidth_1 to i16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:397]   --->   Operation 380 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (1.76ns)   --->   "br label %13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:394]   --->   Operation 381 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 9> <Delay = 6.82>
ST_21 : Operation 382 [1/1] (0.00ns)   --->   "%t_V_4 = phi i13 [ %i_V_2, %._crit_edge1844 ], [ %i_V_3, %14 ]"   --->   Operation 382 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%t_V_3 = phi i13 [ %p_0834_5, %._crit_edge1844 ], [ %k_V_1, %14 ]"   --->   Operation 383 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (2.09ns)   --->   "%tmp_61 = icmp ult i13 %t_V_4, %offset_temp1_1_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:394]   --->   Operation 384 'icmp' 'tmp_61' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %14, label %15" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:394]   --->   Operation 385 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:395]   --->   Operation 386 'specregionbegin' 'tmp_65' <Predicate = (tmp_61)> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:396]   --->   Operation 387 'speclooptripcount' <Predicate = (tmp_61)> <Delay = 0.00>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_66 = zext i13 %t_V_3 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:397]   --->   Operation 388 'zext' 'tmp_66' <Predicate = (tmp_61)> <Delay = 0.00>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "%Vweight_addr_2 = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 %tmp_66" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:397]   --->   Operation 389 'getelementptr' 'Vweight_addr_2' <Predicate = (tmp_61)> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (3.25ns)   --->   "store i16 %tmp_55, i16* %Vweight_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:397]   --->   Operation 390 'store' <Predicate = (tmp_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_21 : Operation 391 [1/1] (1.67ns)   --->   "%k_V_1 = add i13 %t_V_3, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:398]   --->   Operation 391 'add' 'k_V_1' <Predicate = (tmp_61)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 392 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_65)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:400]   --->   Operation 392 'specregionend' 'empty_22' <Predicate = (tmp_61)> <Delay = 0.00>
ST_21 : Operation 393 [1/1] (1.67ns)   --->   "%i_V_3 = add i13 %t_V_4, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:394]   --->   Operation 393 'add' 'i_V_3' <Predicate = (tmp_61)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "br label %13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:394]   --->   Operation 394 'br' <Predicate = (tmp_61)> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (2.40ns)   --->   "%tmp_67 = sub i32 %Ytemp1_cast, %offset_temp1_fixed_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:401]   --->   Operation 395 'sub' 'tmp_67' <Predicate = (!tmp_61)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %tmp_67 to i17" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:401]   --->   Operation 396 'trunc' 'tmp_68' <Predicate = (!tmp_61)> <Delay = 0.00>
ST_21 : Operation 397 [1/1] (2.46ns)   --->   "%tmp_69 = icmp ugt i32 %tmp_67, 65" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:401]   --->   Operation 397 'icmp' 'tmp_69' <Predicate = (!tmp_61)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [1/1] (1.76ns)   --->   "br i1 %tmp_69, label %16, label %._crit_edge1845" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:401]   --->   Operation 398 'br' <Predicate = (!tmp_61)> <Delay = 1.76>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_94 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_67, i32 16, i32 31)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:403]   --->   Operation 399 'partselect' 'tmp_94' <Predicate = (!tmp_61 & tmp_69)> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (2.42ns)   --->   "%icmp3 = icmp eq i16 %tmp_94, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:403]   --->   Operation 400 'icmp' 'icmp3' <Predicate = (!tmp_61 & tmp_69)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 401 [1/1] (0.78ns)   --->   "%overlaptemp_1 = select i1 %icmp3, i17 %tmp_68, i17 -65536" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:403]   --->   Operation 401 'select' 'overlaptemp_1' <Predicate = (!tmp_61 & tmp_69)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 10> <Delay = 8.51>
ST_22 : Operation 402 [1/1] (0.00ns)   --->   "%overlaptemp_3_cast = zext i17 %overlaptemp_1 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:404]   --->   Operation 402 'zext' 'overlaptemp_3_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 403 [1/1] (8.51ns)   --->   "%tmp_83 = mul i32 %inv_cellWidth_1, %overlaptemp_3_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:405]   --->   Operation 403 'mul' 'tmp_83' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_84 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_83, i32 16, i32 31)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:405]   --->   Operation 404 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.25>
ST_23 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_85 = zext i13 %k_V to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:405]   --->   Operation 405 'zext' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 406 [1/1] (0.00ns)   --->   "%Vweight_addr_3 = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 %tmp_85" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:405]   --->   Operation 406 'getelementptr' 'Vweight_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 407 [1/1] (3.25ns)   --->   "store i16 %tmp_84, i16* %Vweight_addr_3, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:405]   --->   Operation 407 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_23 : Operation 408 [1/1] (1.67ns)   --->   "%k_V_2 = add i13 %k_V, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:407]   --->   Operation 408 'add' 'k_V_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 409 [1/1] (1.81ns)   --->   "%count_8 = add i16 %count_5, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:408]   --->   Operation 409 'add' 'count_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 410 [1/1] (1.76ns)   --->   "br label %._crit_edge1845" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:409]   --->   Operation 410 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 12> <Delay = 3.25>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%p_0834_7 = phi i13 [ %k_V_2, %16 ], [ %k_V, %15 ]"   --->   Operation 411 'phi' 'p_0834_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 412 [1/1] (0.00ns)   --->   "%count_6 = phi i16 [ %count_8, %16 ], [ %count_5, %15 ]"   --->   Operation 412 'phi' 'count_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_86 = zext i8 %t_V_5 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:410]   --->   Operation 413 'zext' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "%Vreq_addr = getelementptr inbounds [360 x i16]* %Vreq, i64 0, i64 %tmp_86" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:410]   --->   Operation 414 'getelementptr' 'Vreq_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 415 [1/1] (3.25ns)   --->   "store i16 %count_6, i16* %Vreq_addr, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:410]   --->   Operation 415 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%Vstart_addr_2 = getelementptr [360 x i13]* %Vstart, i64 0, i64 %tmp_86" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:411]   --->   Operation 416 'getelementptr' 'Vstart_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%start_index_1_cast_c = sext i12 %start_index_1 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:411]   --->   Operation 417 'sext' 'start_index_1_cast_c' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (3.25ns)   --->   "store i13 %start_index_1_cast_c, i13* %Vstart_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:411]   --->   Operation 418 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "br label %10" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:364]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 3> <Delay = 2.10>
ST_25 : Operation 420 [1/1] (0.00ns)   --->   "%p = phi i3 [ %p_1, %.preheader1835.loopexit ], [ 0, %.preheader1835.preheader ]"   --->   Operation 420 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 421 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %p, -3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:416]   --->   Operation 421 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 422 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 423 [1/1] (1.65ns)   --->   "%p_1 = add i3 %p, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:416]   --->   Operation 423 'add' 'p_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %arrayctor.loop10.preheader.preheader, label %.preheader1834.preheader" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:416]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 425 [1/1] (1.76ns)   --->   "br label %.preheader1834"   --->   Operation 425 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_25 : Operation 426 [1/1] (0.00ns)   --->   "%countpx = alloca i32"   --->   Operation 426 'alloca' 'countpx' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 427 [1/1] (0.00ns)   --->   "%m0 = alloca i32"   --->   Operation 427 'alloca' 'm0' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 428 [1/1] (0.00ns)   --->   "%m1 = alloca i32"   --->   Operation 428 'alloca' 'm1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 429 [1/1] (0.00ns)   --->   "%m2 = alloca i32"   --->   Operation 429 'alloca' 'm2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 430 [1/1] (0.00ns)   --->   "%m3 = alloca i32"   --->   Operation 430 'alloca' 'm3' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 431 [1/1] (0.00ns)   --->   "%m4 = alloca i32"   --->   Operation 431 'alloca' 'm4' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 432 [1/1] (0.00ns)   --->   "%m5 = alloca i32"   --->   Operation 432 'alloca' 'm5' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 433 [1/1] (0.00ns)   --->   "%col_buf_0_V_2 = alloca i24"   --->   Operation 433 'alloca' 'col_buf_0_V_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 434 [1/1] (0.00ns)   --->   "%col_buf_1_V_2 = alloca i24"   --->   Operation 434 'alloca' 'col_buf_1_V_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 435 [1/1] (0.00ns)   --->   "%col_buf_2_V_2 = alloca i24"   --->   Operation 435 'alloca' 'col_buf_2_V_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%col_buf_3_V_2 = alloca i24"   --->   Operation 436 'alloca' 'col_buf_3_V_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_V = alloca i24"   --->   Operation 437 'alloca' 'tmp_V' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%data0_0_V_1 = alloca i24"   --->   Operation 438 'alloca' 'data0_0_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (0.00ns)   --->   "%data0_1_V_1 = alloca i24"   --->   Operation 439 'alloca' 'data0_1_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%data0_2_V_1 = alloca i24"   --->   Operation 440 'alloca' 'data0_2_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 441 [1/1] (0.00ns)   --->   "%data0_3_V_1 = alloca i24"   --->   Operation 441 'alloca' 'data0_3_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 442 [1/1] (0.00ns)   --->   "%data0_4_V_1 = alloca i24"   --->   Operation 442 'alloca' 'data0_4_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%data1_0_V_1 = alloca i24"   --->   Operation 443 'alloca' 'data1_0_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%data1_1_V_1 = alloca i24"   --->   Operation 444 'alloca' 'data1_1_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 445 [1/1] (0.00ns)   --->   "%data1_2_V_1 = alloca i24"   --->   Operation 445 'alloca' 'data1_2_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 446 [1/1] (0.00ns)   --->   "%data1_3_V_1 = alloca i24"   --->   Operation 446 'alloca' 'data1_3_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%data1_4_V_1 = alloca i24"   --->   Operation 447 'alloca' 'data1_4_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%data2_0_V_1 = alloca i24"   --->   Operation 448 'alloca' 'data2_0_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 449 [1/1] (0.00ns)   --->   "%data2_1_V_1 = alloca i24"   --->   Operation 449 'alloca' 'data2_1_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 450 [1/1] (0.00ns)   --->   "%data2_2_V_1 = alloca i24"   --->   Operation 450 'alloca' 'data2_2_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 451 [1/1] (0.00ns)   --->   "%data2_3_V_1 = alloca i24"   --->   Operation 451 'alloca' 'data2_3_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 452 [1/1] (0.00ns)   --->   "%data2_4_V_1 = alloca i24"   --->   Operation 452 'alloca' 'data2_4_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 453 [1/1] (0.00ns)   --->   "%data3_0_V_1 = alloca i24"   --->   Operation 453 'alloca' 'data3_0_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 454 [1/1] (0.00ns)   --->   "%data3_1_V_1 = alloca i24"   --->   Operation 454 'alloca' 'data3_1_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%data3_2_V_1 = alloca i24"   --->   Operation 455 'alloca' 'data3_2_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 456 [1/1] (0.00ns)   --->   "%data3_3_V_1 = alloca i24"   --->   Operation 456 'alloca' 'data3_3_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 457 [1/1] (0.00ns)   --->   "%data3_4_V_1 = alloca i24"   --->   Operation 457 'alloca' 'data3_4_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 458 [1/1] (0.00ns)   --->   "%data4_0_V_1 = alloca i24"   --->   Operation 458 'alloca' 'data4_0_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 459 [1/1] (0.00ns)   --->   "%data4_1_V_1 = alloca i24"   --->   Operation 459 'alloca' 'data4_1_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 460 [1/1] (0.00ns)   --->   "%data4_2_V_1 = alloca i24"   --->   Operation 460 'alloca' 'data4_2_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 461 [1/1] (0.00ns)   --->   "%data4_3_V_1 = alloca i24"   --->   Operation 461 'alloca' 'data4_3_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%data4_4_V_1 = alloca i24"   --->   Operation 462 'alloca' 'data4_4_V_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 463 [1/1] (0.00ns)   --->   "%buf_read_area_win_1 = alloca i24"   --->   Operation 463 'alloca' 'buf_read_area_win_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "%buf_read_area_win_1_1 = alloca i24"   --->   Operation 464 'alloca' 'buf_read_area_win_1_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "%D1_0_V = alloca i24"   --->   Operation 465 'alloca' 'D1_0_V' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "%buf_read_area_win_0 = alloca i24"   --->   Operation 466 'alloca' 'buf_read_area_win_0' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%buf_read_area_win_0_1 = alloca i24"   --->   Operation 467 'alloca' 'buf_read_area_win_0_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "%buf_read_area_win_0_2 = alloca i24"   --->   Operation 468 'alloca' 'buf_read_area_win_0_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 469 [1/1] (0.00ns)   --->   "%D0_0_V = alloca i24"   --->   Operation 469 'alloca' 'D0_0_V' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "%buf_read_area_win_1_2 = alloca i24"   --->   Operation 470 'alloca' 'buf_read_area_win_1_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 471 [1/1] (0.00ns)   --->   "%D2_0_V = alloca i24"   --->   Operation 471 'alloca' 'D2_0_V' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%buf_read_area_win_2 = alloca i24"   --->   Operation 472 'alloca' 'buf_read_area_win_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%buf_read_area_win_2_1 = alloca i24"   --->   Operation 473 'alloca' 'buf_read_area_win_2_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 474 [1/1] (0.00ns)   --->   "%buf_read_area_win_2_2 = alloca i24"   --->   Operation 474 'alloca' 'buf_read_area_win_2_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 475 [1/1] (0.00ns)   --->   "%D3_0_V = alloca i24"   --->   Operation 475 'alloca' 'D3_0_V' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 476 [1/1] (0.00ns)   --->   "%buf_read_area_win_3 = alloca i24"   --->   Operation 476 'alloca' 'buf_read_area_win_3' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 477 [1/1] (0.00ns)   --->   "%buf_read_area_win_3_1 = alloca i24"   --->   Operation 477 'alloca' 'buf_read_area_win_3_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%buf_read_area_win_3_2 = alloca i24"   --->   Operation 478 'alloca' 'buf_read_area_win_3_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (0.00ns)   --->   "%buf_read_area_win_4 = alloca i24"   --->   Operation 479 'alloca' 'buf_read_area_win_4' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 480 [1/1] (0.00ns)   --->   "%buf_read_area_win_4_1 = alloca i24"   --->   Operation 480 'alloca' 'buf_read_area_win_4_1' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 481 [1/1] (0.00ns)   --->   "%buf_read_area_win_4_2 = alloca i24"   --->   Operation 481 'alloca' 'buf_read_area_win_4_2' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 482 [1/1] (0.00ns)   --->   "%buf_read_area_win_4_3 = alloca i24"   --->   Operation 482 'alloca' 'buf_read_area_win_4_3' <Predicate = (exitcond4)> <Delay = 0.00>
ST_25 : Operation 483 [1/1] (1.76ns)   --->   "store i32 0, i32* %m5"   --->   Operation 483 'store' <Predicate = (exitcond4)> <Delay = 1.76>
ST_25 : Operation 484 [1/1] (1.76ns)   --->   "store i32 0, i32* %m4"   --->   Operation 484 'store' <Predicate = (exitcond4)> <Delay = 1.76>
ST_25 : Operation 485 [1/1] (1.76ns)   --->   "store i32 0, i32* %m3"   --->   Operation 485 'store' <Predicate = (exitcond4)> <Delay = 1.76>
ST_25 : Operation 486 [1/1] (1.76ns)   --->   "store i32 0, i32* %m2"   --->   Operation 486 'store' <Predicate = (exitcond4)> <Delay = 1.76>
ST_25 : Operation 487 [1/1] (1.76ns)   --->   "store i32 0, i32* %m1"   --->   Operation 487 'store' <Predicate = (exitcond4)> <Delay = 1.76>
ST_25 : Operation 488 [1/1] (1.76ns)   --->   "store i32 0, i32* %m0"   --->   Operation 488 'store' <Predicate = (exitcond4)> <Delay = 1.76>
ST_25 : Operation 489 [1/1] (1.76ns)   --->   "store i32 0, i32* %countpx"   --->   Operation 489 'store' <Predicate = (exitcond4)> <Delay = 1.76>
ST_25 : Operation 490 [1/1] (1.76ns)   --->   "br label %arrayctor.loop10.preheader"   --->   Operation 490 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 26 <SV = 4> <Delay = 3.25>
ST_26 : Operation 491 [1/1] (0.00ns)   --->   "%t_V_6 = phi i10 [ %x_V_2, %17 ], [ 0, %.preheader1834.preheader ]"   --->   Operation 491 'phi' 't_V_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 492 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 0)"   --->   Operation 492 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 493 [1/1] (1.77ns)   --->   "%exitcond2 = icmp eq i10 %t_V_6, -384" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:418]   --->   Operation 493 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 494 [1/1] (1.73ns)   --->   "%x_V_2 = add i10 %t_V_6, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:418]   --->   Operation 494 'add' 'x_V_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader1835.loopexit, label %17" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:418]   --->   Operation 495 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_81 = zext i10 %t_V_6 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:422]   --->   Operation 496 'zext' 'tmp_81' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%lbuf_in_1_V_addr = getelementptr [640 x i24]* %lbuf_in_1_V, i64 0, i64 %tmp_81" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 497 'getelementptr' 'lbuf_in_1_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 498 [2/2] (3.25ns)   --->   "%lbuf_in_1_V_load = load i24* %lbuf_in_1_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 498 'load' 'lbuf_in_1_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_26 : Operation 499 [1/1] (0.00ns)   --->   "%lbuf_in_2_V_addr = getelementptr [640 x i24]* %lbuf_in_2_V, i64 0, i64 %tmp_81" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 499 'getelementptr' 'lbuf_in_2_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 500 [2/2] (3.25ns)   --->   "%lbuf_in_2_V_load = load i24* %lbuf_in_2_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 500 'load' 'lbuf_in_2_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_26 : Operation 501 [1/1] (0.00ns)   --->   "%lbuf_in_3_V_addr = getelementptr [640 x i24]* %lbuf_in_3_V, i64 0, i64 %tmp_81" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 501 'getelementptr' 'lbuf_in_3_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 502 [2/2] (3.25ns)   --->   "%lbuf_in_3_V_load = load i24* %lbuf_in_3_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 502 'load' 'lbuf_in_3_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_26 : Operation 503 [1/1] (0.00ns)   --->   "%lbuf_in_4_V_addr = getelementptr [640 x i24]* %lbuf_in_4_V, i64 0, i64 %tmp_81" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 503 'getelementptr' 'lbuf_in_4_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 504 [2/2] (3.25ns)   --->   "%lbuf_in_4_V_load = load i24* %lbuf_in_4_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 504 'load' 'lbuf_in_4_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>

State 27 <SV = 5> <Delay = 6.88>
ST_27 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:418]   --->   Operation 505 'specregionbegin' 'tmp_80' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:419]   --->   Operation 506 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 507 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %stream_in_V_V)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:422]   --->   Operation 507 'read' 'tmp_V_1' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 0> <FIFO>
ST_27 : Operation 508 [1/1] (0.00ns)   --->   "%lbuf_in_5_V_addr = getelementptr [640 x i24]* %lbuf_in_5_V, i64 0, i64 %tmp_81" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:422]   --->   Operation 508 'getelementptr' 'lbuf_in_5_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 509 [1/1] (3.25ns)   --->   "store i24 %tmp_V_1, i24* %lbuf_in_5_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:422]   --->   Operation 509 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 510 [1/2] (3.25ns)   --->   "%lbuf_in_1_V_load = load i24* %lbuf_in_1_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 510 'load' 'lbuf_in_1_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 511 [1/1] (0.00ns)   --->   "%lbuf_in_0_V_addr = getelementptr [640 x i24]* %lbuf_in_0_V, i64 0, i64 %tmp_81" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 511 'getelementptr' 'lbuf_in_0_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 512 [1/1] (3.25ns)   --->   "store i24 %lbuf_in_1_V_load, i24* %lbuf_in_0_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 512 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 513 [1/2] (3.25ns)   --->   "%lbuf_in_2_V_load = load i24* %lbuf_in_2_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 513 'load' 'lbuf_in_2_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 514 [1/1] (3.25ns)   --->   "store i24 %lbuf_in_2_V_load, i24* %lbuf_in_1_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 514 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 515 [1/2] (3.25ns)   --->   "%lbuf_in_3_V_load = load i24* %lbuf_in_3_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 515 'load' 'lbuf_in_3_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 516 [1/1] (3.25ns)   --->   "store i24 %lbuf_in_3_V_load, i24* %lbuf_in_2_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 516 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 517 [1/2] (3.25ns)   --->   "%lbuf_in_4_V_load = load i24* %lbuf_in_4_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 517 'load' 'lbuf_in_4_V_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 518 [1/1] (3.25ns)   --->   "store i24 %lbuf_in_4_V_load, i24* %lbuf_in_3_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 518 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 519 [1/1] (3.25ns)   --->   "store i24 %tmp_V_1, i24* %lbuf_in_4_V_addr, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:426]   --->   Operation 519 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_27 : Operation 520 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_80)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:428]   --->   Operation 520 'specregionend' 'empty_23' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_27 : Operation 521 [1/1] (0.00ns)   --->   "br label %.preheader1834" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:418]   --->   Operation 521 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 28 <SV = 5> <Delay = 0.00>
ST_28 : Operation 522 [1/1] (0.00ns)   --->   "br label %.preheader1835"   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 4> <Delay = 4.42>
ST_29 : Operation 523 [1/1] (0.00ns)   --->   "%t_V_8 = phi i9 [ %j_V, %_ifconv1 ], [ 0, %arrayctor.loop10.preheader.preheader ]"   --->   Operation 523 'phi' 't_V_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 524 [1/1] (0.00ns)   --->   "%p_2 = phi i13 [ %p_01080_3, %_ifconv1 ], [ 0, %arrayctor.loop10.preheader.preheader ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 524 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 525 [1/1] (0.00ns)   --->   "%t_V_7 = phi i13 [ %out_j_V_1, %_ifconv1 ], [ 0, %arrayctor.loop10.preheader.preheader ]"   --->   Operation 525 'phi' 't_V_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 526 [1/1] (0.00ns)   --->   "%op2_assign = phi i16 [ %p_s_25, %_ifconv1 ], [ 0, %arrayctor.loop10.preheader.preheader ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:597]   --->   Operation 526 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 527 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ %weight_index_1, %_ifconv1 ], [ 0, %arrayctor.loop10.preheader.preheader ]"   --->   Operation 527 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 360, i64 360, i64 0)"   --->   Operation 528 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 529 [1/1] (1.66ns)   --->   "%exitcond1 = icmp eq i9 %t_V_8, -152" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:433]   --->   Operation 529 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 530 [1/1] (1.82ns)   --->   "%j_V = add i9 %t_V_8, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:433]   --->   Operation 530 'add' 'j_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 531 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %22, label %_ifconv" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:433]   --->   Operation 531 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_78 = zext i16 %i_op_assign to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 532 'zext' 'tmp_78' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 533 [1/1] (0.00ns)   --->   "%Vweight_addr_4 = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 %tmp_78" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 533 'getelementptr' 'Vweight_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 534 [2/2] (3.25ns)   --->   "%Vweight_load = load i16* %Vweight_addr_4, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 534 'load' 'Vweight_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_29 : Operation 535 [1/1] (1.66ns)   --->   "%tmp_79 = icmp ugt i9 %t_V_8, -157" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:482]   --->   Operation 535 'icmp' 'tmp_79' <Predicate = (!exitcond1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 536 [1/1] (0.00ns)   --->   "%m0_load = load i32* %m0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:610]   --->   Operation 536 'load' 'm0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_29 : Operation 537 [1/1] (2.47ns)   --->   "%tmp_71 = icmp sgt i32 %m0_load, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:610]   --->   Operation 537 'icmp' 'tmp_71' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 538 [1/1] (1.76ns)   --->   "br i1 %tmp_71, label %23, label %24" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:610]   --->   Operation 538 'br' <Predicate = (exitcond1)> <Delay = 1.76>
ST_29 : Operation 539 [1/1] (0.00ns)   --->   "%m1_load = load i32* %m1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 539 'load' 'm1_load' <Predicate = (exitcond1 & tmp_71)> <Delay = 0.00>
ST_29 : Operation 540 [1/1] (0.00ns)   --->   "%m2_load = load i32* %m2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 540 'load' 'm2_load' <Predicate = (exitcond1 & tmp_71)> <Delay = 0.00>
ST_29 : Operation 541 [36/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 541 'sdiv' 'centercol' <Predicate = (exitcond1 & tmp_71)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 542 [36/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 542 'sdiv' 'centerrow' <Predicate = (exitcond1 & tmp_71)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 5> <Delay = 5.33>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %i_op_assign to i17" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 543 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 544 [1/2] (3.25ns)   --->   "%Vweight_load = load i16* %Vweight_addr_4, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 544 'load' 'Vweight_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_30 : Operation 545 [1/1] (2.07ns)   --->   "%ret_V_1_1 = add i17 %lhs_V, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 545 'add' 'ret_V_1_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_183_1 = zext i17 %ret_V_1_1 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 546 'zext' 'tmp_183_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 547 [1/1] (0.00ns)   --->   "%Vweight_addr_5 = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 %tmp_183_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 547 'getelementptr' 'Vweight_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 548 [2/2] (3.25ns)   --->   "%Vweight_load_1 = load i16* %Vweight_addr_5, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 548 'load' 'Vweight_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_30 : Operation 549 [1/1] (2.07ns)   --->   "%ret_V_1_2 = add i17 %lhs_V, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 549 'add' 'ret_V_1_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_183_2 = zext i17 %ret_V_1_2 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 550 'zext' 'tmp_183_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 551 [1/1] (0.00ns)   --->   "%Vweight_addr_6 = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 %tmp_183_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 551 'getelementptr' 'Vweight_addr_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 552 [2/2] (3.25ns)   --->   "%Vweight_load_2 = load i16* %Vweight_addr_6, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 552 'load' 'Vweight_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>

State 31 <SV = 6> <Delay = 5.33>
ST_31 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_74 = zext i13 %t_V_7 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:439]   --->   Operation 553 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%Vstart_addr_1 = getelementptr [360 x i13]* %Vstart, i64 0, i64 %tmp_74" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:439]   --->   Operation 554 'getelementptr' 'Vstart_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 555 [2/2] (3.25ns)   --->   "%Vstart_load = load i13* %Vstart_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:439]   --->   Operation 555 'load' 'Vstart_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_31 : Operation 556 [1/1] (0.00ns)   --->   "%Vreq_addr_1 = getelementptr inbounds [360 x i16]* %Vreq, i64 0, i64 %tmp_74" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:440]   --->   Operation 556 'getelementptr' 'Vreq_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 557 [2/2] (3.25ns)   --->   "%ylimit = load i16* %Vreq_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:440]   --->   Operation 557 'load' 'ylimit' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_31 : Operation 558 [1/2] (3.25ns)   --->   "%Vweight_load_1 = load i16* %Vweight_addr_5, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 558 'load' 'Vweight_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_31 : Operation 559 [1/2] (3.25ns)   --->   "%Vweight_load_2 = load i16* %Vweight_addr_6, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 559 'load' 'Vweight_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_31 : Operation 560 [1/1] (2.07ns)   --->   "%ret_V_1_3 = add i17 %lhs_V, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 560 'add' 'ret_V_1_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_183_3 = zext i17 %ret_V_1_3 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 561 'zext' 'tmp_183_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 562 [1/1] (0.00ns)   --->   "%Vweight_addr_7 = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 %tmp_183_3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 562 'getelementptr' 'Vweight_addr_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 563 [2/2] (3.25ns)   --->   "%Vweight_load_3 = load i16* %Vweight_addr_7, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 563 'load' 'Vweight_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_31 : Operation 564 [1/1] (2.07ns)   --->   "%ret_V_1_4 = add i17 %lhs_V, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 564 'add' 'ret_V_1_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_183_4 = zext i17 %ret_V_1_4 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 565 'zext' 'tmp_183_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (0.00ns)   --->   "%Vweight_addr_8 = getelementptr inbounds [720 x i16]* %Vweight, i64 0, i64 %tmp_183_4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 566 'getelementptr' 'Vweight_addr_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 567 [2/2] (3.25ns)   --->   "%Vweight_load_4 = load i16* %Vweight_addr_8, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 567 'load' 'Vweight_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>

State 32 <SV = 7> <Delay = 7.36>
ST_32 : Operation 568 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str26) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:434]   --->   Operation 568 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str26)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:434]   --->   Operation 569 'specregionbegin' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 570 [1/1] (2.09ns)   --->   "%tmp_73 = icmp ult i13 %t_V_7, 180" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:437]   --->   Operation 570 'icmp' 'tmp_73' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 571 [1/2] (3.25ns)   --->   "%Vstart_load = load i13* %Vstart_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:439]   --->   Operation 571 'load' 'Vstart_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_32 : Operation 572 [1/1] (0.00ns)   --->   "%extLd = sext i13 %Vstart_load to i16" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:439]   --->   Operation 572 'sext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 573 [1/1] (0.00ns)   --->   "%Yoffset_V = sext i13 %Vstart_load to i14" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:439]   --->   Operation 573 'sext' 'Yoffset_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 574 [1/2] (3.25ns)   --->   "%ylimit = load i16* %Vreq_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:440]   --->   Operation 574 'load' 'ylimit' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_32 : Operation 575 [1/1] (0.69ns)   --->   "%p_3 = select i1 %tmp_73, i14 %Yoffset_V, i14 -1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:437]   --->   Operation 575 'select' 'p_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_168_cast1 = sext i14 %p_3 to i18" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 576 'sext' 'tmp_168_cast1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_168_cast = sext i14 %p_3 to i17" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 577 'sext' 'tmp_168_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_169_cast = zext i16 %op2_assign to i17" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 578 'zext' 'tmp_169_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 579 [1/1] (2.42ns)   --->   "%tmp_75 = icmp eq i17 %tmp_168_cast, %tmp_169_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 579 'icmp' 'tmp_75' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 580 [1/1] (2.07ns)   --->   "%p_4 = add i17 %tmp_169_cast, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 580 'add' 'p_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 581 [1/1] (0.00ns)   --->   "%p_4_cast = zext i17 %p_4 to i18" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 581 'zext' 'p_4_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 582 [1/1] (2.43ns)   --->   "%tmp_76 = icmp eq i18 %tmp_168_cast1, %p_4_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 582 'icmp' 'tmp_76' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 583 [1/1] (0.97ns)   --->   "%p_s = or i1 %tmp_75, %tmp_76" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 583 'or' 'p_s' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 584 [1/1] (2.42ns)   --->   "%not_s = icmp ne i16 %extLd, %op2_assign" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:455]   --->   Operation 584 'icmp' 'not_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 585 [1/1] (2.42ns)   --->   "%tmp_77 = icmp eq i16 %ylimit, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 585 'icmp' 'tmp_77' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 586 [1/1] (0.80ns)   --->   "%Wy_0 = select i1 %tmp_77, i16 0, i16 %Vweight_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 586 'select' 'Wy_0' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_82 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %ylimit, i32 1, i32 15)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 587 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 588 [1/1] (2.31ns)   --->   "%icmp1 = icmp ne i15 %tmp_82, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 588 'icmp' 'icmp1' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 589 [1/1] (0.80ns)   --->   "%Wy_1 = select i1 %icmp1, i16 %Vweight_load_1, i16 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 589 'select' 'Wy_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 590 [1/1] (2.42ns)   --->   "%tmp_179_2 = icmp ugt i16 %ylimit, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 590 'icmp' 'tmp_179_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 591 [1/1] (0.80ns)   --->   "%Wy_2 = select i1 %tmp_179_2, i16 %Vweight_load_2, i16 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 591 'select' 'Wy_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_93 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %ylimit, i32 2, i32 15)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 592 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 593 [1/1] (2.20ns)   --->   "%icmp2 = icmp ne i14 %tmp_93, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 593 'icmp' 'icmp2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 594 [1/2] (3.25ns)   --->   "%Vweight_load_3 = load i16* %Vweight_addr_7, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 594 'load' 'Vweight_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_32 : Operation 595 [1/1] (0.80ns)   --->   "%Wy_3 = select i1 %icmp2, i16 %Vweight_load_3, i16 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 595 'select' 'Wy_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 596 [1/1] (2.42ns)   --->   "%tmp_179_4 = icmp ugt i16 %ylimit, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 596 'icmp' 'tmp_179_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 597 [1/2] (3.25ns)   --->   "%Vweight_load_4 = load i16* %Vweight_addr_8, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:467]   --->   Operation 597 'load' 'Vweight_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_32 : Operation 598 [1/1] (0.80ns)   --->   "%Wy_4 = select i1 %tmp_179_4, i16 %Vweight_load_4, i16 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:466]   --->   Operation 598 'select' 'Wy_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 599 [1/1] (1.76ns)   --->   "br label %.preheader1833" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:472]   --->   Operation 599 'br' <Predicate = true> <Delay = 1.76>

State 33 <SV = 8> <Delay = 4.70>
ST_33 : Operation 600 [1/1] (0.00ns)   --->   "%r_V = phi i10 [ 0, %_ifconv ], [ %i_V_4, %.preheader.preheader.0 ]"   --->   Operation 600 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_97 = phi i13 [ %p_2, %_ifconv ], [ %p_01080_2, %.preheader.preheader.0 ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 601 'phi' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 602 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %r_V, -379" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:472]   --->   Operation 602 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 603 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str28) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:473]   --->   Operation 603 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str28)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:473]   --->   Operation 604 'specregionbegin' 'tmp_98' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 605 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:477]   --->   Operation 605 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 606 [1/1] (0.00ns)   --->   "br i1 %not_s, label %19, label %.preheader1830.preheader_ifconv" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:480]   --->   Operation 606 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_100 = zext i10 %r_V to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 607 'zext' 'tmp_100' <Predicate = (!exitcond & !not_s)> <Delay = 0.00>
ST_33 : Operation 608 [1/1] (0.00ns)   --->   "%lbuf_in_0_V_addr_2 = getelementptr [640 x i24]* %lbuf_in_0_V, i64 0, i64 %tmp_100" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 608 'getelementptr' 'lbuf_in_0_V_addr_2' <Predicate = (!exitcond & !not_s)> <Delay = 0.00>
ST_33 : Operation 609 [2/2] (3.25ns)   --->   "%buf_read_area_win_0_3 = load i24* %lbuf_in_0_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 609 'load' 'buf_read_area_win_0_3' <Predicate = (!exitcond & !not_s)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 610 [1/1] (0.00ns)   --->   "%lbuf_in_1_V_addr_2 = getelementptr [640 x i24]* %lbuf_in_1_V, i64 0, i64 %tmp_100" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 610 'getelementptr' 'lbuf_in_1_V_addr_2' <Predicate = (!exitcond & !not_s)> <Delay = 0.00>
ST_33 : Operation 611 [2/2] (3.25ns)   --->   "%lbuf_in_1_V_load_1 = load i24* %lbuf_in_1_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 611 'load' 'lbuf_in_1_V_load_1' <Predicate = (!exitcond & !not_s)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 612 [1/1] (0.00ns)   --->   "%lbuf_in_2_V_addr_3 = getelementptr [640 x i24]* %lbuf_in_2_V, i64 0, i64 %tmp_100" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 612 'getelementptr' 'lbuf_in_2_V_addr_3' <Predicate = (!exitcond & !not_s)> <Delay = 0.00>
ST_33 : Operation 613 [2/2] (3.25ns)   --->   "%buf_read_area_win_2_3 = load i24* %lbuf_in_2_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 613 'load' 'buf_read_area_win_2_3' <Predicate = (!exitcond & !not_s)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 614 [1/1] (0.00ns)   --->   "%lbuf_in_3_V_addr_3 = getelementptr [640 x i24]* %lbuf_in_3_V, i64 0, i64 %tmp_100" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 614 'getelementptr' 'lbuf_in_3_V_addr_3' <Predicate = (!exitcond & !not_s)> <Delay = 0.00>
ST_33 : Operation 615 [2/2] (3.25ns)   --->   "%lbuf_in_3_V_load_1 = load i24* %lbuf_in_3_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 615 'load' 'lbuf_in_3_V_load_1' <Predicate = (!exitcond & !not_s)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 616 [1/1] (1.77ns)   --->   "%p_not = icmp ugt i10 %r_V, -385" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:482]   --->   Operation 616 'icmp' 'p_not' <Predicate = (!exitcond & not_s)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 617 [1/1] (0.97ns)   --->   "%brmerge = or i1 %p_not, %tmp_79" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:482]   --->   Operation 617 'or' 'brmerge' <Predicate = (!exitcond & not_s)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 618 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %20, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit35" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:482]   --->   Operation 618 'br' <Predicate = (!exitcond & not_s)> <Delay = 0.00>
ST_33 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_102 = zext i10 %r_V to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:485]   --->   Operation 619 'zext' 'tmp_102' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 0.00>
ST_33 : Operation 620 [1/1] (0.00ns)   --->   "%lbuf_in_1_V_addr_1 = getelementptr [640 x i24]* %lbuf_in_1_V, i64 0, i64 %tmp_102" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 620 'getelementptr' 'lbuf_in_1_V_addr_1' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 0.00>
ST_33 : Operation 621 [2/2] (3.25ns)   --->   "%col_buf_0_V = load i24* %lbuf_in_1_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 621 'load' 'col_buf_0_V' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 622 [1/1] (0.00ns)   --->   "%lbuf_in_2_V_addr_1 = getelementptr [640 x i24]* %lbuf_in_2_V, i64 0, i64 %tmp_102" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 622 'getelementptr' 'lbuf_in_2_V_addr_1' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 0.00>
ST_33 : Operation 623 [2/2] (3.25ns)   --->   "%col_buf_1_V = load i24* %lbuf_in_2_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 623 'load' 'col_buf_1_V' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 624 [1/1] (0.00ns)   --->   "%lbuf_in_3_V_addr_1 = getelementptr [640 x i24]* %lbuf_in_3_V, i64 0, i64 %tmp_102" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 624 'getelementptr' 'lbuf_in_3_V_addr_1' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 0.00>
ST_33 : Operation 625 [2/2] (3.25ns)   --->   "%col_buf_2_V = load i24* %lbuf_in_3_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 625 'load' 'col_buf_2_V' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 626 [1/1] (0.00ns)   --->   "%lbuf_in_4_V_addr_1 = getelementptr [640 x i24]* %lbuf_in_4_V, i64 0, i64 %tmp_102" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 626 'getelementptr' 'lbuf_in_4_V_addr_1' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 0.00>
ST_33 : Operation 627 [2/2] (3.25ns)   --->   "%col_buf_3_V = load i24* %lbuf_in_4_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 627 'load' 'col_buf_3_V' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 628 [1/1] (1.77ns)   --->   "%tmp_101 = icmp ult i10 %r_V, -384" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:498]   --->   Operation 628 'icmp' 'tmp_101' <Predicate = (!exitcond & not_s & brmerge)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 629 [1/1] (0.00ns)   --->   "br i1 %tmp_101, label %.preheader1832.preheader, label %.loopexit" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:498]   --->   Operation 629 'br' <Predicate = (!exitcond & not_s & brmerge)> <Delay = 0.00>
ST_33 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_103 = zext i10 %r_V to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 630 'zext' 'tmp_103' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 0.00>
ST_33 : Operation 631 [1/1] (0.00ns)   --->   "%lbuf_in_1_V_addr_3 = getelementptr [640 x i24]* %lbuf_in_1_V, i64 0, i64 %tmp_103" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 631 'getelementptr' 'lbuf_in_1_V_addr_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 0.00>
ST_33 : Operation 632 [2/2] (3.25ns)   --->   "%col_buf_0_V_3 = load i24* %lbuf_in_1_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 632 'load' 'col_buf_0_V_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 633 [1/1] (0.00ns)   --->   "%lbuf_in_2_V_addr_2 = getelementptr [640 x i24]* %lbuf_in_2_V, i64 0, i64 %tmp_103" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 633 'getelementptr' 'lbuf_in_2_V_addr_2' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 0.00>
ST_33 : Operation 634 [2/2] (3.25ns)   --->   "%col_buf_1_V_3 = load i24* %lbuf_in_2_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 634 'load' 'col_buf_1_V_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 635 [1/1] (0.00ns)   --->   "%lbuf_in_3_V_addr_2 = getelementptr [640 x i24]* %lbuf_in_3_V, i64 0, i64 %tmp_103" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 635 'getelementptr' 'lbuf_in_3_V_addr_2' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 0.00>
ST_33 : Operation 636 [2/2] (3.25ns)   --->   "%col_buf_2_V_3 = load i24* %lbuf_in_3_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 636 'load' 'col_buf_2_V_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 637 [1/1] (0.00ns)   --->   "%lbuf_in_4_V_addr_2 = getelementptr [640 x i24]* %lbuf_in_4_V, i64 0, i64 %tmp_103" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 637 'getelementptr' 'lbuf_in_4_V_addr_2' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 0.00>
ST_33 : Operation 638 [2/2] (3.25ns)   --->   "%col_buf_3_V_3 = load i24* %lbuf_in_4_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 638 'load' 'col_buf_3_V_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 639 [1/1] (0.00ns)   --->   "%lbuf_in_5_V_addr_2 = getelementptr [640 x i24]* %lbuf_in_5_V, i64 0, i64 %tmp_103" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 639 'getelementptr' 'lbuf_in_5_V_addr_2' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 0.00>
ST_33 : Operation 640 [2/2] (3.25ns)   --->   "%col_buf_4_V_1 = load i24* %lbuf_in_5_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 640 'load' 'col_buf_4_V_1' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_33 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_105 = zext i13 %tmp_97 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:537]   --->   Operation 641 'zext' 'tmp_105' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 642 [1/1] (0.00ns)   --->   "%Hstart_addr_2 = getelementptr [640 x i14]* %Hstart, i64 0, i64 %tmp_105" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:537]   --->   Operation 642 'getelementptr' 'Hstart_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 643 [2/2] (3.25ns)   --->   "%Hstart_load = load i14* %Hstart_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:537]   --->   Operation 643 'load' 'Hstart_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>

State 34 <SV = 9> <Delay = 9.09>
ST_34 : Operation 644 [1/1] (1.73ns)   --->   "%i_V_4 = add i10 %r_V, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:472]   --->   Operation 644 'add' 'i_V_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 645 [1/1] (1.77ns)   --->   "%tmp_99 = icmp ult i10 %r_V, -384" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:527]   --->   Operation 645 'icmp' 'tmp_99' <Predicate = (!exitcond & !not_s)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 646 [1/2] (3.25ns)   --->   "%buf_read_area_win_0_3 = load i24* %lbuf_in_0_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 646 'load' 'buf_read_area_win_0_3' <Predicate = (!exitcond & !not_s)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 647 [1/2] (3.25ns)   --->   "%lbuf_in_1_V_load_1 = load i24* %lbuf_in_1_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 647 'load' 'lbuf_in_1_V_load_1' <Predicate = (!exitcond & !not_s)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 648 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_s = select i1 %tmp_99, i24 %buf_read_area_win_0_3, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:527]   --->   Operation 648 'select' 'buf_read_area_win_V_s' <Predicate = (!exitcond & !not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 649 [1/1] (0.69ns)   --->   "%buf_read_area_win_1_3 = select i1 %tmp_99, i24 %lbuf_in_1_V_load_1, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:527]   --->   Operation 649 'select' 'buf_read_area_win_1_3' <Predicate = (!exitcond & !not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 650 [1/2] (3.25ns)   --->   "%buf_read_area_win_2_3 = load i24* %lbuf_in_2_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 650 'load' 'buf_read_area_win_2_3' <Predicate = (!exitcond & !not_s)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 651 [1/2] (3.25ns)   --->   "%lbuf_in_3_V_load_1 = load i24* %lbuf_in_3_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 651 'load' 'lbuf_in_3_V_load_1' <Predicate = (!exitcond & !not_s)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 652 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_1 = select i1 %tmp_99, i24 %buf_read_area_win_2_3, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:527]   --->   Operation 652 'select' 'buf_read_area_win_V_1' <Predicate = (!exitcond & !not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 653 [1/1] (0.69ns)   --->   "%buf_read_area_win_3_3 = select i1 %tmp_99, i24 %lbuf_in_3_V_load_1, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:527]   --->   Operation 653 'select' 'buf_read_area_win_3_3' <Predicate = (!exitcond & !not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 654 [1/1] (1.81ns)   --->   "br i1 %tmp_99, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit23.4, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit21" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:527]   --->   Operation 654 'br' <Predicate = (!exitcond & !not_s)> <Delay = 1.81>
ST_34 : Operation 655 [1/1] (3.63ns)   --->   "%tmp_V_5 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %stream_in_V_V)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:484]   --->   Operation 655 'read' 'tmp_V_5' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 0> <FIFO>
ST_34 : Operation 656 [1/1] (0.00ns)   --->   "%lbuf_in_5_V_addr_1 = getelementptr [640 x i24]* %lbuf_in_5_V, i64 0, i64 %tmp_102" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:485]   --->   Operation 656 'getelementptr' 'lbuf_in_5_V_addr_1' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 0.00>
ST_34 : Operation 657 [1/1] (3.25ns)   --->   "store i24 %tmp_V_5, i24* %lbuf_in_5_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:485]   --->   Operation 657 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 658 [1/2] (3.25ns)   --->   "%col_buf_0_V = load i24* %lbuf_in_1_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 658 'load' 'col_buf_0_V' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 659 [1/1] (0.00ns)   --->   "%lbuf_in_0_V_addr_1 = getelementptr [640 x i24]* %lbuf_in_0_V, i64 0, i64 %tmp_102" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:491]   --->   Operation 659 'getelementptr' 'lbuf_in_0_V_addr_1' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 0.00>
ST_34 : Operation 660 [1/1] (3.25ns)   --->   "store i24 %col_buf_0_V, i24* %lbuf_in_0_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:491]   --->   Operation 660 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 661 [1/2] (3.25ns)   --->   "%col_buf_1_V = load i24* %lbuf_in_2_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 661 'load' 'col_buf_1_V' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 662 [1/1] (3.25ns)   --->   "store i24 %col_buf_1_V, i24* %lbuf_in_1_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:491]   --->   Operation 662 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 663 [1/2] (3.25ns)   --->   "%col_buf_2_V = load i24* %lbuf_in_3_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 663 'load' 'col_buf_2_V' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 664 [1/1] (3.25ns)   --->   "store i24 %col_buf_2_V, i24* %lbuf_in_2_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:491]   --->   Operation 664 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 665 [1/2] (3.25ns)   --->   "%col_buf_3_V = load i24* %lbuf_in_4_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:489]   --->   Operation 665 'load' 'col_buf_3_V' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 666 [1/1] (3.25ns)   --->   "store i24 %col_buf_3_V, i24* %lbuf_in_3_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:491]   --->   Operation 666 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 667 [1/1] (3.25ns)   --->   "store i24 %tmp_V_5, i24* %lbuf_in_4_V_addr_1, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:493]   --->   Operation 667 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 668 [1/1] (1.76ns)   --->   "store i24 %tmp_V_5, i24* %tmp_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:484]   --->   Operation 668 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 1.76>
ST_34 : Operation 669 [1/1] (1.76ns)   --->   "store i24 %col_buf_3_V, i24* %col_buf_3_V_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:490]   --->   Operation 669 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 1.76>
ST_34 : Operation 670 [1/1] (1.76ns)   --->   "store i24 %col_buf_2_V, i24* %col_buf_2_V_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:490]   --->   Operation 670 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 1.76>
ST_34 : Operation 671 [1/1] (1.76ns)   --->   "store i24 %col_buf_1_V, i24* %col_buf_1_V_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:490]   --->   Operation 671 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 1.76>
ST_34 : Operation 672 [1/1] (1.76ns)   --->   "store i24 %col_buf_0_V, i24* %col_buf_0_V_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:490]   --->   Operation 672 'store' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 1.76>
ST_34 : Operation 673 [1/1] (0.00ns)   --->   "br label %.loopexit" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:495]   --->   Operation 673 'br' <Predicate = (!exitcond & not_s & !brmerge)> <Delay = 0.00>
ST_34 : Operation 674 [1/2] (3.25ns)   --->   "%col_buf_0_V_3 = load i24* %lbuf_in_1_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 674 'load' 'col_buf_0_V_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 675 [1/1] (0.00ns)   --->   "%lbuf_in_0_V_addr_3 = getelementptr [640 x i24]* %lbuf_in_0_V, i64 0, i64 %tmp_103" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:505]   --->   Operation 675 'getelementptr' 'lbuf_in_0_V_addr_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 0.00>
ST_34 : Operation 676 [1/1] (3.25ns)   --->   "store i24 %col_buf_0_V_3, i24* %lbuf_in_0_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:505]   --->   Operation 676 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 677 [1/2] (3.25ns)   --->   "%col_buf_1_V_3 = load i24* %lbuf_in_2_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 677 'load' 'col_buf_1_V_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 678 [1/1] (3.25ns)   --->   "store i24 %col_buf_1_V_3, i24* %lbuf_in_1_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:505]   --->   Operation 678 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 679 [1/2] (3.25ns)   --->   "%col_buf_2_V_3 = load i24* %lbuf_in_3_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 679 'load' 'col_buf_2_V_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 680 [1/1] (3.25ns)   --->   "store i24 %col_buf_2_V_3, i24* %lbuf_in_2_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:505]   --->   Operation 680 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 681 [1/2] (3.25ns)   --->   "%col_buf_3_V_3 = load i24* %lbuf_in_4_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 681 'load' 'col_buf_3_V_3' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 682 [1/1] (3.25ns)   --->   "store i24 %col_buf_3_V_3, i24* %lbuf_in_3_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:505]   --->   Operation 682 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 683 [1/2] (3.25ns)   --->   "%col_buf_4_V_1 = load i24* %lbuf_in_5_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:503]   --->   Operation 683 'load' 'col_buf_4_V_1' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 684 [1/1] (3.25ns)   --->   "store i24 %col_buf_4_V_1, i24* %lbuf_in_4_V_addr_2, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:505]   --->   Operation 684 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_34 : Operation 685 [1/1] (1.76ns)   --->   "store i24 %col_buf_4_V_1, i24* %tmp_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:504]   --->   Operation 685 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 1.76>
ST_34 : Operation 686 [1/1] (1.76ns)   --->   "store i24 %col_buf_3_V_3, i24* %col_buf_3_V_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:504]   --->   Operation 686 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 1.76>
ST_34 : Operation 687 [1/1] (1.76ns)   --->   "store i24 %col_buf_2_V_3, i24* %col_buf_2_V_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:504]   --->   Operation 687 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 1.76>
ST_34 : Operation 688 [1/1] (1.76ns)   --->   "store i24 %col_buf_1_V_3, i24* %col_buf_1_V_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:504]   --->   Operation 688 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 1.76>
ST_34 : Operation 689 [1/1] (1.76ns)   --->   "store i24 %col_buf_0_V_3, i24* %col_buf_0_V_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:504]   --->   Operation 689 'store' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 1.76>
ST_34 : Operation 690 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 690 'br' <Predicate = (!exitcond & not_s & brmerge & tmp_101)> <Delay = 0.00>
ST_34 : Operation 691 [1/1] (1.77ns)   --->   "%tmp_104 = icmp ult i10 %r_V, -384" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:512]   --->   Operation 691 'icmp' 'tmp_104' <Predicate = (!exitcond & not_s)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 692 [1/2] (3.25ns)   --->   "%Hstart_load = load i14* %Hstart_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:537]   --->   Operation 692 'load' 'Hstart_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 693 [1/1] (0.00ns)   --->   "%block_start_V = trunc i14 %Hstart_load to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:537]   --->   Operation 693 'trunc' 'block_start_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_34 : Operation 694 [1/1] (2.09ns)   --->   "%tmp_106 = icmp ult i13 %tmp_97, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 694 'icmp' 'tmp_106' <Predicate = (!exitcond)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 695 [1/1] (0.97ns)   --->   "%or_cond = and i1 %p_s, %tmp_106" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 695 'and' 'or_cond' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 696 [1/1] (1.76ns)   --->   "br i1 %or_cond, label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %.preheader.preheader.0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 696 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_34 : Operation 697 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i13 %block_start_V to i14" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 697 'zext' 'lhs_V_1' <Predicate = (!exitcond & or_cond)> <Delay = 0.00>
ST_34 : Operation 698 [1/1] (1.67ns)   --->   "%ret_V = add i14 %lhs_V_1, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 698 'add' 'ret_V' <Predicate = (!exitcond & or_cond)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 699 [1/1] (0.00ns)   --->   "%ret_V_cast = zext i14 %ret_V to i15" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 699 'zext' 'ret_V_cast' <Predicate = (!exitcond & or_cond)> <Delay = 0.00>
ST_34 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_188_cast = zext i10 %r_V to i15" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 700 'zext' 'tmp_188_cast' <Predicate = (!exitcond & or_cond)> <Delay = 0.00>
ST_34 : Operation 701 [1/1] (2.20ns)   --->   "%tmp_107 = icmp eq i15 %ret_V_cast, %tmp_188_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 701 'icmp' 'tmp_107' <Predicate = (!exitcond & or_cond)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 702 [1/1] (2.09ns)   --->   "%tmp_108 = icmp ult i13 %block_start_V, 640" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 702 'icmp' 'tmp_108' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 703 [1/1] (1.67ns)   --->   "%ret_V_3_1 = add i14 1, %lhs_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 703 'add' 'ret_V_3_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 704 [1/1] (2.20ns)   --->   "%tmp_207_1 = icmp ult i14 %ret_V_3_1, 640" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 704 'icmp' 'tmp_207_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 705 [1/1] (1.67ns)   --->   "%ret_V_3_2 = add i14 2, %lhs_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 705 'add' 'ret_V_3_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 706 [1/1] (2.20ns)   --->   "%tmp_207_2 = icmp ult i14 %ret_V_3_2, 640" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 706 'icmp' 'tmp_207_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 707 [1/1] (1.67ns)   --->   "%ret_V_3_3 = add i14 3, %lhs_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 707 'add' 'ret_V_3_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 708 [1/1] (2.20ns)   --->   "%tmp_207_3 = icmp ult i14 %ret_V_3_3, 640" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 708 'icmp' 'tmp_207_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 709 [1/1] (2.20ns)   --->   "%tmp_207_4 = icmp ult i14 %ret_V, 640" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 709 'icmp' 'tmp_207_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 710 [1/1] (1.67ns)   --->   "%ret_V_1 = add i13 -1, %tmp_97" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 710 'add' 'ret_V_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %ret_V_1, i32 3, i32 12)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 711 'partselect' 'tmp_10' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_11 = sext i10 %tmp_10 to i30" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 712 'sext' 'tmp_11' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 713 [1/1] (0.00ns)   --->   "%newIndex3 = zext i30 %tmp_11 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 713 'zext' 'newIndex3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 714 [1/1] (0.00ns)   --->   "%Hreq_0_addr_1 = getelementptr [80 x i16]* %Hreq_0, i64 0, i64 %newIndex3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 714 'getelementptr' 'Hreq_0_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 715 [2/2] (3.25ns)   --->   "%Hreq_0_load = load i16* %Hreq_0_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 715 'load' 'Hreq_0_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 716 [1/1] (0.00ns)   --->   "%Hreq_1_addr_1 = getelementptr [80 x i16]* %Hreq_1, i64 0, i64 %newIndex3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 716 'getelementptr' 'Hreq_1_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 717 [2/2] (3.25ns)   --->   "%Hreq_1_load = load i16* %Hreq_1_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 717 'load' 'Hreq_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 718 [1/1] (0.00ns)   --->   "%Hreq_2_addr_1 = getelementptr [80 x i16]* %Hreq_2, i64 0, i64 %newIndex3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 718 'getelementptr' 'Hreq_2_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 719 [2/2] (3.25ns)   --->   "%Hreq_2_load = load i16* %Hreq_2_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 719 'load' 'Hreq_2_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 720 [1/1] (0.00ns)   --->   "%Hreq_3_addr_1 = getelementptr [80 x i16]* %Hreq_3, i64 0, i64 %newIndex3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 720 'getelementptr' 'Hreq_3_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 721 [2/2] (3.25ns)   --->   "%Hreq_3_load = load i16* %Hreq_3_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 721 'load' 'Hreq_3_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 722 [1/1] (0.00ns)   --->   "%Hreq_4_addr_1 = getelementptr [80 x i16]* %Hreq_4, i64 0, i64 %newIndex3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 722 'getelementptr' 'Hreq_4_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 723 [2/2] (3.25ns)   --->   "%Hreq_4_load = load i16* %Hreq_4_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 723 'load' 'Hreq_4_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 724 [1/1] (0.00ns)   --->   "%Hreq_5_addr_1 = getelementptr [80 x i16]* %Hreq_5, i64 0, i64 %newIndex3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 724 'getelementptr' 'Hreq_5_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 725 [2/2] (3.25ns)   --->   "%Hreq_5_load = load i16* %Hreq_5_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 725 'load' 'Hreq_5_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 726 [1/1] (0.00ns)   --->   "%Hreq_6_addr_1 = getelementptr [80 x i16]* %Hreq_6, i64 0, i64 %newIndex3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 726 'getelementptr' 'Hreq_6_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 727 [2/2] (3.25ns)   --->   "%Hreq_6_load = load i16* %Hreq_6_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 727 'load' 'Hreq_6_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 728 [1/1] (0.00ns)   --->   "%Hreq_7_addr_1 = getelementptr [80 x i16]* %Hreq_7, i64 0, i64 %newIndex3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 728 'getelementptr' 'Hreq_7_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 729 [2/2] (3.25ns)   --->   "%Hreq_7_load = load i16* %Hreq_7_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 729 'load' 'Hreq_7_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 730 [1/1] (0.00ns)   --->   "%newIndex4 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %tmp_97, i32 3, i32 12)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 730 'partselect' 'newIndex4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 731 [1/1] (0.00ns)   --->   "%newIndex5 = zext i10 %newIndex4 to i64" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 731 'zext' 'newIndex5' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 732 [1/1] (0.00ns)   --->   "%Hreq_0_addr_2 = getelementptr [80 x i16]* %Hreq_0, i64 0, i64 %newIndex5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 732 'getelementptr' 'Hreq_0_addr_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 733 [2/2] (3.25ns)   --->   "%Hreq_0_load_1 = load i16* %Hreq_0_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 733 'load' 'Hreq_0_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 734 [1/1] (0.00ns)   --->   "%Hreq_1_addr_2 = getelementptr [80 x i16]* %Hreq_1, i64 0, i64 %newIndex5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 734 'getelementptr' 'Hreq_1_addr_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 735 [2/2] (3.25ns)   --->   "%Hreq_1_load_1 = load i16* %Hreq_1_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 735 'load' 'Hreq_1_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 736 [1/1] (0.00ns)   --->   "%Hreq_2_addr_2 = getelementptr [80 x i16]* %Hreq_2, i64 0, i64 %newIndex5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 736 'getelementptr' 'Hreq_2_addr_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 737 [2/2] (3.25ns)   --->   "%Hreq_2_load_1 = load i16* %Hreq_2_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 737 'load' 'Hreq_2_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 738 [1/1] (0.00ns)   --->   "%Hreq_3_addr_2 = getelementptr [80 x i16]* %Hreq_3, i64 0, i64 %newIndex5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 738 'getelementptr' 'Hreq_3_addr_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 739 [2/2] (3.25ns)   --->   "%Hreq_3_load_1 = load i16* %Hreq_3_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 739 'load' 'Hreq_3_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 740 [1/1] (0.00ns)   --->   "%Hreq_4_addr_2 = getelementptr [80 x i16]* %Hreq_4, i64 0, i64 %newIndex5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 740 'getelementptr' 'Hreq_4_addr_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 741 [2/2] (3.25ns)   --->   "%Hreq_4_load_1 = load i16* %Hreq_4_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 741 'load' 'Hreq_4_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 742 [1/1] (0.00ns)   --->   "%Hreq_5_addr_2 = getelementptr [80 x i16]* %Hreq_5, i64 0, i64 %newIndex5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 742 'getelementptr' 'Hreq_5_addr_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 743 [2/2] (3.25ns)   --->   "%Hreq_5_load_1 = load i16* %Hreq_5_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 743 'load' 'Hreq_5_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 744 [1/1] (0.00ns)   --->   "%Hreq_6_addr_2 = getelementptr [80 x i16]* %Hreq_6, i64 0, i64 %newIndex5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 744 'getelementptr' 'Hreq_6_addr_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 745 [2/2] (3.25ns)   --->   "%Hreq_6_load_1 = load i16* %Hreq_6_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 745 'load' 'Hreq_6_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 746 [1/1] (0.00ns)   --->   "%Hreq_7_addr_2 = getelementptr [80 x i16]* %Hreq_7, i64 0, i64 %newIndex5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 746 'getelementptr' 'Hreq_7_addr_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_34 : Operation 747 [2/2] (3.25ns)   --->   "%Hreq_7_load_1 = load i16* %Hreq_7_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 747 'load' 'Hreq_7_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_34 : Operation 748 [1/1] (1.67ns)   --->   "%out_i_V = add i13 1, %tmp_97" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:580]   --->   Operation 748 'add' 'out_i_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 749 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:581]   --->   Operation 749 'br' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.76>

State 35 <SV = 10> <Delay = 8.13>
ST_35 : Operation 750 [1/1] (0.00ns)   --->   "%D1_3_V = load i24* %buf_read_area_win_1_2"   --->   Operation 750 'load' 'D1_3_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 751 [1/1] (0.00ns)   --->   "%D2_1_V = load i24* %buf_read_area_win_2"   --->   Operation 751 'load' 'D2_1_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 752 [1/1] (0.00ns)   --->   "%D2_2_V = load i24* %buf_read_area_win_2_1"   --->   Operation 752 'load' 'D2_2_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 753 [1/1] (0.00ns)   --->   "%D2_3_V = load i24* %buf_read_area_win_2_2"   --->   Operation 753 'load' 'D2_3_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 754 [1/1] (0.00ns)   --->   "%D3_1_V = load i24* %buf_read_area_win_3"   --->   Operation 754 'load' 'D3_1_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 755 [1/1] (0.00ns)   --->   "%D3_2_V = load i24* %buf_read_area_win_3_1"   --->   Operation 755 'load' 'D3_2_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 756 [1/1] (0.00ns)   --->   "%D3_3_V = load i24* %buf_read_area_win_3_2"   --->   Operation 756 'load' 'D3_3_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 757 [1/1] (0.00ns)   --->   "%buf_read_area_win_4_4 = load i24* %buf_read_area_win_4_1"   --->   Operation 757 'load' 'buf_read_area_win_4_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 758 [1/1] (0.00ns)   --->   "%buf_read_area_win_4_5 = load i24* %buf_read_area_win_4_2"   --->   Operation 758 'load' 'buf_read_area_win_4_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 759 [1/1] (0.00ns)   --->   "%buf_read_area_win_4_6 = load i24* %buf_read_area_win_4_3"   --->   Operation 759 'load' 'buf_read_area_win_4_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 760 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 645, i64 645, i64 645)"   --->   Operation 760 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 761 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ifconv1, label %18" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:472]   --->   Operation 761 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 762 [1/1] (0.00ns)   --->   "%lbuf_in_4_V_addr_3 = getelementptr [640 x i24]* %lbuf_in_4_V, i64 0, i64 %tmp_100" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 762 'getelementptr' 'lbuf_in_4_V_addr_3' <Predicate = (!exitcond & !not_s & tmp_99)> <Delay = 0.00>
ST_35 : Operation 763 [2/2] (3.25ns)   --->   "%lbuf_in_4_V_load_2 = load i24* %lbuf_in_4_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 763 'load' 'lbuf_in_4_V_load_2' <Predicate = (!exitcond & !not_s & tmp_99)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_35 : Operation 764 [1/1] (0.00ns)   --->   "%col_buf_0_V_2_load = load i24* %col_buf_0_V_2"   --->   Operation 764 'load' 'col_buf_0_V_2_load' <Predicate = (!exitcond & not_s & tmp_104)> <Delay = 0.00>
ST_35 : Operation 765 [1/1] (0.00ns)   --->   "%col_buf_1_V_2_load = load i24* %col_buf_1_V_2"   --->   Operation 765 'load' 'col_buf_1_V_2_load' <Predicate = (!exitcond & not_s & tmp_104)> <Delay = 0.00>
ST_35 : Operation 766 [1/1] (0.00ns)   --->   "%col_buf_2_V_2_load = load i24* %col_buf_2_V_2"   --->   Operation 766 'load' 'col_buf_2_V_2_load' <Predicate = (!exitcond & not_s & tmp_104)> <Delay = 0.00>
ST_35 : Operation 767 [1/1] (0.00ns)   --->   "%col_buf_3_V_2_load = load i24* %col_buf_3_V_2"   --->   Operation 767 'load' 'col_buf_3_V_2_load' <Predicate = (!exitcond & not_s & tmp_104)> <Delay = 0.00>
ST_35 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_V_load = load i24* %tmp_V"   --->   Operation 768 'load' 'tmp_V_load' <Predicate = (!exitcond & not_s & tmp_104)> <Delay = 0.00>
ST_35 : Operation 769 [1/1] (0.69ns)   --->   "%buf_read_area_win_0_4 = select i1 %tmp_104, i24 %col_buf_0_V_2_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:512]   --->   Operation 769 'select' 'buf_read_area_win_0_4' <Predicate = (!exitcond & not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 770 [1/1] (0.69ns)   --->   "%buf_read_area_win_1_4 = select i1 %tmp_104, i24 %col_buf_1_V_2_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:512]   --->   Operation 770 'select' 'buf_read_area_win_1_4' <Predicate = (!exitcond & not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 771 [1/1] (0.69ns)   --->   "%buf_read_area_win_2_4 = select i1 %tmp_104, i24 %col_buf_2_V_2_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:512]   --->   Operation 771 'select' 'buf_read_area_win_2_4' <Predicate = (!exitcond & not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 772 [1/1] (0.69ns)   --->   "%buf_read_area_win_3_4 = select i1 %tmp_104, i24 %col_buf_3_V_2_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:512]   --->   Operation 772 'select' 'buf_read_area_win_3_4' <Predicate = (!exitcond & not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 773 [1/1] (0.69ns)   --->   "%storemerge = select i1 %tmp_104, i24 %tmp_V_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:512]   --->   Operation 773 'select' 'storemerge' <Predicate = (!exitcond & not_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 774 [1/1] (1.81ns)   --->   "br label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit21"   --->   Operation 774 'br' <Predicate = (!exitcond & not_s)> <Delay = 1.81>
ST_35 : Operation 775 [1/1] (1.76ns)   --->   "br i1 %tmp_107, label %.preheader1829.preheader_ifconv, label %.preheader.preheader.0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:540]   --->   Operation 775 'br' <Predicate = (!exitcond & or_cond)> <Delay = 1.76>
ST_35 : Operation 776 [1/1] (0.00ns)   --->   "%data0_0_V_1_load = load i24* %data0_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 776 'load' 'data0_0_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 777 [1/1] (0.00ns)   --->   "%data0_1_V_1_load = load i24* %data0_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 777 'load' 'data0_1_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 778 [1/1] (0.00ns)   --->   "%data0_2_V_1_load = load i24* %data0_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 778 'load' 'data0_2_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 779 [1/1] (0.00ns)   --->   "%data0_3_V_1_load = load i24* %data0_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 779 'load' 'data0_3_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 780 [1/1] (0.00ns)   --->   "%data0_4_V_1_load = load i24* %data0_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 780 'load' 'data0_4_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 781 [1/1] (0.00ns)   --->   "%data1_0_V_1_load = load i24* %data1_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 781 'load' 'data1_0_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 782 [1/1] (0.00ns)   --->   "%data1_1_V_1_load = load i24* %data1_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 782 'load' 'data1_1_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 783 [1/1] (0.00ns)   --->   "%data1_2_V_1_load = load i24* %data1_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 783 'load' 'data1_2_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 784 [1/1] (0.00ns)   --->   "%data1_3_V_1_load = load i24* %data1_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 784 'load' 'data1_3_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 785 [1/1] (0.00ns)   --->   "%data1_4_V_1_load = load i24* %data1_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 785 'load' 'data1_4_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 786 [1/1] (0.00ns)   --->   "%data2_0_V_1_load = load i24* %data2_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 786 'load' 'data2_0_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 787 [1/1] (0.00ns)   --->   "%data2_1_V_1_load = load i24* %data2_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 787 'load' 'data2_1_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 788 [1/1] (0.00ns)   --->   "%data2_2_V_1_load = load i24* %data2_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 788 'load' 'data2_2_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 789 [1/1] (0.00ns)   --->   "%data2_3_V_1_load = load i24* %data2_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 789 'load' 'data2_3_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 790 [1/1] (0.00ns)   --->   "%data2_4_V_1_load = load i24* %data2_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 790 'load' 'data2_4_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 791 [1/1] (0.00ns)   --->   "%data3_0_V_1_load = load i24* %data3_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 791 'load' 'data3_0_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 792 [1/1] (0.00ns)   --->   "%data3_1_V_1_load = load i24* %data3_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 792 'load' 'data3_1_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 793 [1/1] (0.00ns)   --->   "%data3_2_V_1_load = load i24* %data3_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 793 'load' 'data3_2_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 794 [1/1] (0.00ns)   --->   "%data3_3_V_1_load = load i24* %data3_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 794 'load' 'data3_3_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 795 [1/1] (0.00ns)   --->   "%data3_4_V_1_load = load i24* %data3_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 795 'load' 'data3_4_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 796 [1/1] (0.00ns)   --->   "%data4_0_V_1_load = load i24* %data4_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 796 'load' 'data4_0_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 797 [1/1] (0.00ns)   --->   "%data4_1_V_1_load = load i24* %data4_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 797 'load' 'data4_1_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 798 [1/1] (0.00ns)   --->   "%data4_2_V_1_load = load i24* %data4_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 798 'load' 'data4_2_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 799 [1/1] (0.00ns)   --->   "%data4_3_V_1_load = load i24* %data4_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 799 'load' 'data4_3_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 800 [1/1] (0.00ns)   --->   "%data4_4_V_1_load = load i24* %data4_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 800 'load' 'data4_4_V_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 801 [1/1] (0.00ns)   --->   "%buf_read_area_win_1_5 = load i24* %buf_read_area_win_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 801 'load' 'buf_read_area_win_1_5' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_207_2)> <Delay = 0.00>
ST_35 : Operation 802 [1/1] (0.00ns)   --->   "%buf_read_area_win_1_6 = load i24* %buf_read_area_win_1_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 802 'load' 'buf_read_area_win_1_6' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_207_1)> <Delay = 0.00>
ST_35 : Operation 803 [1/1] (0.00ns)   --->   "%D1_0_V_load = load i24* %D1_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 803 'load' 'D1_0_V_load' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_108)> <Delay = 0.00>
ST_35 : Operation 804 [1/1] (0.00ns)   --->   "%buf_read_area_win_0_6 = load i24* %buf_read_area_win_0_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 804 'load' 'buf_read_area_win_0_6' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_207_2)> <Delay = 0.00>
ST_35 : Operation 805 [1/1] (0.00ns)   --->   "%buf_read_area_win_0_7 = load i24* %buf_read_area_win_0_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 805 'load' 'buf_read_area_win_0_7' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_207_1)> <Delay = 0.00>
ST_35 : Operation 806 [1/1] (0.00ns)   --->   "%D0_0_V_load = load i24* %D0_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 806 'load' 'D0_0_V_load' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_108)> <Delay = 0.00>
ST_35 : Operation 807 [1/1] (0.00ns)   --->   "%D2_0_V_load = load i24* %D2_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 807 'load' 'D2_0_V_load' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_108)> <Delay = 0.00>
ST_35 : Operation 808 [1/1] (0.00ns)   --->   "%D3_0_V_load = load i24* %D3_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 808 'load' 'D3_0_V_load' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_108)> <Delay = 0.00>
ST_35 : Operation 809 [1/1] (0.00ns)   --->   "%buf_read_area_win_4_8 = load i24* %buf_read_area_win_4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 809 'load' 'buf_read_area_win_4_8' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_108)> <Delay = 0.00>
ST_35 : Operation 810 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_2 = select i1 %tmp_108, i24 %D3_0_V_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 810 'select' 'buf_read_area_win_V_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 811 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_3 = select i1 %tmp_108, i24 %D2_0_V_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 811 'select' 'buf_read_area_win_V_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 812 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_4 = select i1 %tmp_108, i24 %D1_0_V_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 812 'select' 'buf_read_area_win_V_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 813 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_5 = select i1 %tmp_108, i24 %D0_0_V_load, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 813 'select' 'buf_read_area_win_V_5' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 814 [1/1] (0.69ns)   --->   "%D4_0_V = select i1 %tmp_108, i24 %buf_read_area_win_4_8, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 814 'select' 'D4_0_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 815 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_6 = select i1 %tmp_207_1, i24 %D2_1_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 815 'select' 'buf_read_area_win_V_6' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 816 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_7 = select i1 %tmp_207_1, i24 %buf_read_area_win_1_6, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 816 'select' 'buf_read_area_win_V_7' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 817 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_8 = select i1 %tmp_207_1, i24 %buf_read_area_win_0_7, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 817 'select' 'buf_read_area_win_V_8' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 818 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_9 = select i1 %tmp_207_1, i24 %D3_1_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 818 'select' 'buf_read_area_win_V_9' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 819 [1/1] (0.69ns)   --->   "%D4_1_V = select i1 %tmp_207_1, i24 %buf_read_area_win_4_4, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 819 'select' 'D4_1_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 820 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_10 = select i1 %tmp_207_2, i24 %D2_2_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 820 'select' 'buf_read_area_win_V_10' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 821 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_11 = select i1 %tmp_207_2, i24 %buf_read_area_win_1_5, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 821 'select' 'buf_read_area_win_V_11' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 822 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_12 = select i1 %tmp_207_2, i24 %buf_read_area_win_0_6, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 822 'select' 'buf_read_area_win_V_12' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 823 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_13 = select i1 %tmp_207_2, i24 %D3_2_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 823 'select' 'buf_read_area_win_V_13' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 824 [1/1] (0.69ns)   --->   "%D4_2_V = select i1 %tmp_207_2, i24 %buf_read_area_win_4_5, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 824 'select' 'D4_2_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 825 [1/1] (2.47ns)   --->   "%call_ret2 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %data0_0_V_1_load, i24 %data0_1_V_1_load, i24 %data0_2_V_1_load, i24 %data0_3_V_1_load, i24 %data0_4_V_1_load, i24 %buf_read_area_win_V_5, i4 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 825 'call' 'call_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 826 [1/1] (0.00ns)   --->   "%line0_i_0_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret2, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 826 'extractvalue' 'line0_i_0_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 827 [1/1] (0.00ns)   --->   "%line0_i_1_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret2, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 827 'extractvalue' 'line0_i_1_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 828 [1/1] (0.00ns)   --->   "%line0_i_2_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret2, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 828 'extractvalue' 'line0_i_2_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 829 [1/1] (0.00ns)   --->   "%line0_i_3_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret2, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 829 'extractvalue' 'line0_i_3_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 830 [1/1] (0.00ns)   --->   "%line0_i_4_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret2, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 830 'extractvalue' 'line0_i_4_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 831 [1/1] (2.47ns)   --->   "%call_ret3 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %data1_0_V_1_load, i24 %data1_1_V_1_load, i24 %data1_2_V_1_load, i24 %data1_3_V_1_load, i24 %data1_4_V_1_load, i24 %buf_read_area_win_V_4, i4 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 831 'call' 'call_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 832 [1/1] (0.00ns)   --->   "%line1_i_0_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret3, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 832 'extractvalue' 'line1_i_0_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 833 [1/1] (0.00ns)   --->   "%line1_i_1_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret3, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 833 'extractvalue' 'line1_i_1_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 834 [1/1] (0.00ns)   --->   "%line1_i_2_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret3, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 834 'extractvalue' 'line1_i_2_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 835 [1/1] (0.00ns)   --->   "%line1_i_3_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret3, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 835 'extractvalue' 'line1_i_3_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 836 [1/1] (0.00ns)   --->   "%line1_i_4_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret3, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 836 'extractvalue' 'line1_i_4_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 837 [1/1] (2.47ns)   --->   "%call_ret4 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %data2_0_V_1_load, i24 %data2_1_V_1_load, i24 %data2_2_V_1_load, i24 %data2_3_V_1_load, i24 %data2_4_V_1_load, i24 %buf_read_area_win_V_3, i4 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 837 'call' 'call_ret4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 838 [1/1] (0.00ns)   --->   "%line2_i_0_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret4, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 838 'extractvalue' 'line2_i_0_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 839 [1/1] (0.00ns)   --->   "%line2_i_1_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret4, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 839 'extractvalue' 'line2_i_1_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 840 [1/1] (0.00ns)   --->   "%line2_i_2_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret4, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 840 'extractvalue' 'line2_i_2_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 841 [1/1] (0.00ns)   --->   "%line2_i_3_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret4, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 841 'extractvalue' 'line2_i_3_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 842 [1/1] (0.00ns)   --->   "%line2_i_4_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret4, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 842 'extractvalue' 'line2_i_4_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 843 [1/1] (2.47ns)   --->   "%call_ret5 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %data3_0_V_1_load, i24 %data3_1_V_1_load, i24 %data3_2_V_1_load, i24 %data3_3_V_1_load, i24 %data3_4_V_1_load, i24 %buf_read_area_win_V_2, i4 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 843 'call' 'call_ret5' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 844 [1/1] (0.00ns)   --->   "%line3_i_0_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret5, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 844 'extractvalue' 'line3_i_0_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 845 [1/1] (0.00ns)   --->   "%line3_i_1_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret5, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 845 'extractvalue' 'line3_i_1_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 846 [1/1] (0.00ns)   --->   "%line3_i_2_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret5, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 846 'extractvalue' 'line3_i_2_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 847 [1/1] (0.00ns)   --->   "%line3_i_3_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret5, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 847 'extractvalue' 'line3_i_3_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 848 [1/1] (0.00ns)   --->   "%line3_i_4_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret5, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 848 'extractvalue' 'line3_i_4_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 849 [1/1] (2.47ns)   --->   "%call_ret6 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %data4_0_V_1_load, i24 %data4_1_V_1_load, i24 %data4_2_V_1_load, i24 %data4_3_V_1_load, i24 %data4_4_V_1_load, i24 %D4_0_V, i4 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 849 'call' 'call_ret6' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 850 [1/1] (0.00ns)   --->   "%line4_i_0_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret6, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 850 'extractvalue' 'line4_i_0_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 851 [1/1] (0.00ns)   --->   "%line4_i_1_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret6, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 851 'extractvalue' 'line4_i_1_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 852 [1/1] (0.00ns)   --->   "%line4_i_2_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret6, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 852 'extractvalue' 'line4_i_2_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 853 [1/1] (0.00ns)   --->   "%line4_i_3_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret6, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 853 'extractvalue' 'line4_i_3_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 854 [1/1] (0.00ns)   --->   "%line4_i_4_ret = extractvalue { i24, i24, i24, i24, i24 } %call_ret6, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 854 'extractvalue' 'line4_i_4_ret' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 855 [1/1] (2.47ns)   --->   "%call_ret7 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line0_i_0_ret, i24 %line0_i_1_ret, i24 %line0_i_2_ret, i24 %line0_i_3_ret, i24 %line0_i_4_ret, i24 %buf_read_area_win_V_8, i4 1)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 855 'call' 'call_ret7' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 856 [1/1] (0.00ns)   --->   "%line0_i_0_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret7, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 856 'extractvalue' 'line0_i_0_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 857 [1/1] (0.00ns)   --->   "%line0_i_1_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret7, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 857 'extractvalue' 'line0_i_1_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 858 [1/1] (0.00ns)   --->   "%line0_i_2_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret7, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 858 'extractvalue' 'line0_i_2_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 859 [1/1] (0.00ns)   --->   "%line0_i_3_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret7, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 859 'extractvalue' 'line0_i_3_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 860 [1/1] (0.00ns)   --->   "%line0_i_4_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret7, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 860 'extractvalue' 'line0_i_4_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 861 [1/1] (2.47ns)   --->   "%call_ret8 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line1_i_0_ret, i24 %line1_i_1_ret, i24 %line1_i_2_ret, i24 %line1_i_3_ret, i24 %line1_i_4_ret, i24 %buf_read_area_win_V_7, i4 1)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 861 'call' 'call_ret8' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 862 [1/1] (0.00ns)   --->   "%line1_i_0_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret8, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 862 'extractvalue' 'line1_i_0_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 863 [1/1] (0.00ns)   --->   "%line1_i_1_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret8, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 863 'extractvalue' 'line1_i_1_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 864 [1/1] (0.00ns)   --->   "%line1_i_2_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret8, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 864 'extractvalue' 'line1_i_2_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 865 [1/1] (0.00ns)   --->   "%line1_i_3_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret8, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 865 'extractvalue' 'line1_i_3_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 866 [1/1] (0.00ns)   --->   "%line1_i_4_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret8, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 866 'extractvalue' 'line1_i_4_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 867 [1/1] (2.47ns)   --->   "%call_ret9 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line2_i_0_ret, i24 %line2_i_1_ret, i24 %line2_i_2_ret, i24 %line2_i_3_ret, i24 %line2_i_4_ret, i24 %buf_read_area_win_V_6, i4 1)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 867 'call' 'call_ret9' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 868 [1/1] (0.00ns)   --->   "%line2_i_0_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret9, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 868 'extractvalue' 'line2_i_0_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 869 [1/1] (0.00ns)   --->   "%line2_i_1_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret9, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 869 'extractvalue' 'line2_i_1_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 870 [1/1] (0.00ns)   --->   "%line2_i_2_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret9, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 870 'extractvalue' 'line2_i_2_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 871 [1/1] (0.00ns)   --->   "%line2_i_3_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret9, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 871 'extractvalue' 'line2_i_3_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 872 [1/1] (0.00ns)   --->   "%line2_i_4_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret9, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 872 'extractvalue' 'line2_i_4_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 873 [1/1] (2.47ns)   --->   "%call_ret10 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line3_i_0_ret, i24 %line3_i_1_ret, i24 %line3_i_2_ret, i24 %line3_i_3_ret, i24 %line3_i_4_ret, i24 %buf_read_area_win_V_9, i4 1)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 873 'call' 'call_ret10' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 874 [1/1] (0.00ns)   --->   "%line3_i_0_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret10, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 874 'extractvalue' 'line3_i_0_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 875 [1/1] (0.00ns)   --->   "%line3_i_1_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret10, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 875 'extractvalue' 'line3_i_1_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 876 [1/1] (0.00ns)   --->   "%line3_i_2_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret10, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 876 'extractvalue' 'line3_i_2_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 877 [1/1] (0.00ns)   --->   "%line3_i_3_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret10, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 877 'extractvalue' 'line3_i_3_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 878 [1/1] (0.00ns)   --->   "%line3_i_4_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret10, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 878 'extractvalue' 'line3_i_4_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 879 [1/1] (2.47ns)   --->   "%call_ret11 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line4_i_0_ret, i24 %line4_i_1_ret, i24 %line4_i_2_ret, i24 %line4_i_3_ret, i24 %line4_i_4_ret, i24 %D4_1_V, i4 1)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 879 'call' 'call_ret11' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 880 [1/1] (0.00ns)   --->   "%line4_i_0_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret11, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 880 'extractvalue' 'line4_i_0_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 881 [1/1] (0.00ns)   --->   "%line4_i_1_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret11, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 881 'extractvalue' 'line4_i_1_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 882 [1/1] (0.00ns)   --->   "%line4_i_2_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret11, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 882 'extractvalue' 'line4_i_2_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 883 [1/1] (0.00ns)   --->   "%line4_i_3_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret11, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 883 'extractvalue' 'line4_i_3_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 884 [1/1] (0.00ns)   --->   "%line4_i_4_ret1 = extractvalue { i24, i24, i24, i24, i24 } %call_ret11, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 884 'extractvalue' 'line4_i_4_ret1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 885 [1/1] (2.47ns)   --->   "%call_ret12 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line0_i_0_ret1, i24 %line0_i_1_ret1, i24 %line0_i_2_ret1, i24 %line0_i_3_ret1, i24 %line0_i_4_ret1, i24 %buf_read_area_win_V_12, i4 2)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 885 'call' 'call_ret12' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 886 [1/1] (0.00ns)   --->   "%line0_i_0_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret12, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 886 'extractvalue' 'line0_i_0_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 887 [1/1] (0.00ns)   --->   "%line0_i_1_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret12, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 887 'extractvalue' 'line0_i_1_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 888 [1/1] (0.00ns)   --->   "%line0_i_2_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret12, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 888 'extractvalue' 'line0_i_2_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 889 [1/1] (0.00ns)   --->   "%line0_i_3_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret12, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 889 'extractvalue' 'line0_i_3_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 890 [1/1] (0.00ns)   --->   "%line0_i_4_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret12, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 890 'extractvalue' 'line0_i_4_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 891 [1/1] (2.47ns)   --->   "%call_ret13 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line1_i_0_ret1, i24 %line1_i_1_ret1, i24 %line1_i_2_ret1, i24 %line1_i_3_ret1, i24 %line1_i_4_ret1, i24 %buf_read_area_win_V_11, i4 2)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 891 'call' 'call_ret13' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 892 [1/1] (0.00ns)   --->   "%line1_i_0_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret13, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 892 'extractvalue' 'line1_i_0_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 893 [1/1] (0.00ns)   --->   "%line1_i_1_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret13, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 893 'extractvalue' 'line1_i_1_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 894 [1/1] (0.00ns)   --->   "%line1_i_2_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret13, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 894 'extractvalue' 'line1_i_2_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 895 [1/1] (0.00ns)   --->   "%line1_i_3_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret13, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 895 'extractvalue' 'line1_i_3_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 896 [1/1] (0.00ns)   --->   "%line1_i_4_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret13, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 896 'extractvalue' 'line1_i_4_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 897 [1/1] (2.47ns)   --->   "%call_ret14 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line2_i_0_ret1, i24 %line2_i_1_ret1, i24 %line2_i_2_ret1, i24 %line2_i_3_ret1, i24 %line2_i_4_ret1, i24 %buf_read_area_win_V_10, i4 2)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 897 'call' 'call_ret14' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 898 [1/1] (0.00ns)   --->   "%line2_i_0_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret14, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 898 'extractvalue' 'line2_i_0_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 899 [1/1] (0.00ns)   --->   "%line2_i_1_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret14, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 899 'extractvalue' 'line2_i_1_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 900 [1/1] (0.00ns)   --->   "%line2_i_2_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret14, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 900 'extractvalue' 'line2_i_2_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 901 [1/1] (0.00ns)   --->   "%line2_i_3_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret14, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 901 'extractvalue' 'line2_i_3_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 902 [1/1] (0.00ns)   --->   "%line2_i_4_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret14, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 902 'extractvalue' 'line2_i_4_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 903 [1/1] (2.09ns)   --->   "%tmp_109 = icmp eq i13 %tmp_97, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:150->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 903 'icmp' 'tmp_109' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i13 %tmp_97 to i3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 904 'trunc' 'tmp_123' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 905 [1/1] (1.65ns)   --->   "%arrayNo_trunc1 = add i3 -1, %tmp_123" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 905 'add' 'arrayNo_trunc1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 906 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %arrayNo_trunc1 to i33" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 906 'zext' 'arrayNo' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 907 [1/2] (3.25ns)   --->   "%Hreq_0_load = load i16* %Hreq_0_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 907 'load' 'Hreq_0_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 908 [1/2] (3.25ns)   --->   "%Hreq_1_load = load i16* %Hreq_1_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 908 'load' 'Hreq_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 909 [1/2] (3.25ns)   --->   "%Hreq_2_load = load i16* %Hreq_2_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 909 'load' 'Hreq_2_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 910 [1/2] (3.25ns)   --->   "%Hreq_3_load = load i16* %Hreq_3_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 910 'load' 'Hreq_3_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 911 [1/2] (3.25ns)   --->   "%Hreq_4_load = load i16* %Hreq_4_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 911 'load' 'Hreq_4_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 912 [1/2] (3.25ns)   --->   "%Hreq_5_load = load i16* %Hreq_5_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 912 'load' 'Hreq_5_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 913 [1/2] (3.25ns)   --->   "%Hreq_6_load = load i16* %Hreq_6_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 913 'load' 'Hreq_6_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 914 [1/2] (3.25ns)   --->   "%Hreq_7_load = load i16* %Hreq_7_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 914 'load' 'Hreq_7_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 915 [1/1] (2.47ns)   --->   "%index_offset = call i16 @_ssdm_op_Mux.ap_auto.8i16.i33(i16 %Hreq_0_load, i16 %Hreq_1_load, i16 %Hreq_2_load, i16 %Hreq_3_load, i16 %Hreq_4_load, i16 %Hreq_5_load, i16 %Hreq_6_load, i16 %Hreq_7_load, i33 %arrayNo)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 915 'mux' 'index_offset' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 916 [1/1] (0.80ns)   --->   "%index_offset_0_i = select i1 %tmp_109, i16 0, i16 %index_offset" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:151->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 916 'select' 'index_offset_0_i' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 917 [1/1] (0.00ns)   --->   "%arrayNo1 = zext i3 %tmp_123 to i13" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 917 'zext' 'arrayNo1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_35 : Operation 918 [1/2] (3.25ns)   --->   "%Hreq_0_load_1 = load i16* %Hreq_0_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 918 'load' 'Hreq_0_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 919 [1/2] (3.25ns)   --->   "%Hreq_1_load_1 = load i16* %Hreq_1_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 919 'load' 'Hreq_1_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 920 [1/2] (3.25ns)   --->   "%Hreq_2_load_1 = load i16* %Hreq_2_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 920 'load' 'Hreq_2_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 921 [1/2] (3.25ns)   --->   "%Hreq_3_load_1 = load i16* %Hreq_3_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 921 'load' 'Hreq_3_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 922 [1/2] (3.25ns)   --->   "%Hreq_4_load_1 = load i16* %Hreq_4_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 922 'load' 'Hreq_4_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 923 [1/2] (3.25ns)   --->   "%Hreq_5_load_1 = load i16* %Hreq_5_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 923 'load' 'Hreq_5_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 924 [1/2] (3.25ns)   --->   "%Hreq_6_load_1 = load i16* %Hreq_6_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 924 'load' 'Hreq_6_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 925 [1/2] (3.25ns)   --->   "%Hreq_7_load_1 = load i16* %Hreq_7_addr_2, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 925 'load' 'Hreq_7_load_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_35 : Operation 926 [1/1] (2.47ns)   --->   "%tmp_13 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i13(i16 %Hreq_0_load_1, i16 %Hreq_1_load_1, i16 %Hreq_2_load_1, i16 %Hreq_3_load_1, i16 %Hreq_4_load_1, i16 %Hreq_5_load_1, i16 %Hreq_6_load_1, i16 %Hreq_7_load_1, i13 %arrayNo1)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 926 'mux' 'tmp_13' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 927 [1/1] (0.00ns)   --->   "%p_01080_2 = phi i13 [ %out_i_V, %21 ], [ %tmp_97, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ %tmp_97, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit21 ]"   --->   Operation 927 'phi' 'p_01080_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 928 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_4_6, i24* %buf_read_area_win_4_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 928 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 929 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_4_5, i24* %buf_read_area_win_4_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 929 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 930 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_4_4, i24* %buf_read_area_win_4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 930 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 931 [1/1] (0.00ns)   --->   "store i24 %D3_3_V, i24* %buf_read_area_win_3_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 931 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 932 [1/1] (0.00ns)   --->   "store i24 %D3_2_V, i24* %buf_read_area_win_3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 932 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 933 [1/1] (0.00ns)   --->   "store i24 %D3_1_V, i24* %D3_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 933 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 934 [1/1] (0.00ns)   --->   "store i24 %D2_3_V, i24* %buf_read_area_win_2_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 934 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 935 [1/1] (0.00ns)   --->   "store i24 %D2_2_V, i24* %buf_read_area_win_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 935 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_35 : Operation 936 [1/1] (0.00ns)   --->   "store i24 %D2_1_V, i24* %D2_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 936 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 36 <SV = 11> <Delay = 8.24>
ST_36 : Operation 937 [1/2] (3.25ns)   --->   "%lbuf_in_4_V_load_2 = load i24* %lbuf_in_4_V_addr_3, align 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:529]   --->   Operation 937 'load' 'lbuf_in_4_V_load_2' <Predicate = (!exitcond & !not_s & tmp_99)> <Delay = 3.25> <Core = "RAM_T2P_BRAM">   --->   Core 38 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 640> <RAM>
ST_36 : Operation 938 [1/1] (1.81ns)   --->   "br label %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit21" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:530]   --->   Operation 938 'br' <Predicate = (!exitcond & !not_s & tmp_99)> <Delay = 1.81>
ST_36 : Operation 939 [1/1] (0.00ns)   --->   "%D3_4_V = phi i24 [ %buf_read_area_win_3_4, %.loopexit ], [ %buf_read_area_win_3_3, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit23.4 ], [ %buf_read_area_win_3_3, %.preheader1830.preheader_ifconv ]"   --->   Operation 939 'phi' 'D3_4_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 940 [1/1] (0.00ns)   --->   "%D2_4_V = phi i24 [ %buf_read_area_win_2_4, %.loopexit ], [ %buf_read_area_win_V_1, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit23.4 ], [ %buf_read_area_win_V_1, %.preheader1830.preheader_ifconv ]"   --->   Operation 940 'phi' 'D2_4_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 941 [1/1] (0.00ns)   --->   "%D1_4_V = phi i24 [ %buf_read_area_win_1_4, %.loopexit ], [ %buf_read_area_win_1_3, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit23.4 ], [ %buf_read_area_win_1_3, %.preheader1830.preheader_ifconv ]"   --->   Operation 941 'phi' 'D1_4_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 942 [1/1] (0.00ns)   --->   "%D0_4_V = phi i24 [ %buf_read_area_win_0_4, %.loopexit ], [ %buf_read_area_win_V_s, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit23.4 ], [ %buf_read_area_win_V_s, %.preheader1830.preheader_ifconv ]"   --->   Operation 942 'phi' 'D0_4_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 943 [1/1] (0.00ns)   --->   "%buf_read_area_win_4_7 = phi i24 [ %storemerge, %.loopexit ], [ %lbuf_in_4_V_load_2, %_ZrsILi13ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit23.4 ], [ 0, %.preheader1830.preheader_ifconv ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:512]   --->   Operation 943 'phi' 'buf_read_area_win_4_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 944 [1/1] (0.00ns)   --->   "%buf_read_area_win_0_5 = load i24* %buf_read_area_win_0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 944 'load' 'buf_read_area_win_0_5' <Predicate = (!exitcond & or_cond & tmp_107 & tmp_207_3)> <Delay = 0.00>
ST_36 : Operation 945 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_14 = select i1 %tmp_207_3, i24 %D2_3_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 945 'select' 'buf_read_area_win_V_14' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 946 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_15 = select i1 %tmp_207_3, i24 %D1_3_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 946 'select' 'buf_read_area_win_V_15' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 947 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_16 = select i1 %tmp_207_3, i24 %buf_read_area_win_0_5, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 947 'select' 'buf_read_area_win_V_16' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 948 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_17 = select i1 %tmp_207_3, i24 %D3_3_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 948 'select' 'buf_read_area_win_V_17' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 949 [1/1] (0.69ns)   --->   "%D4_3_V = select i1 %tmp_207_3, i24 %buf_read_area_win_4_6, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 949 'select' 'D4_3_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 950 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_18 = select i1 %tmp_207_4, i24 %D2_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 950 'select' 'buf_read_area_win_V_18' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 951 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_19 = select i1 %tmp_207_4, i24 %D1_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 951 'select' 'buf_read_area_win_V_19' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 952 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_20 = select i1 %tmp_207_4, i24 %D0_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 952 'select' 'buf_read_area_win_V_20' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 953 [1/1] (0.69ns)   --->   "%buf_read_area_win_V_21 = select i1 %tmp_207_4, i24 %D3_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 953 'select' 'buf_read_area_win_V_21' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 954 [1/1] (0.69ns)   --->   "%D4_4_V = select i1 %tmp_207_4, i24 %buf_read_area_win_4_7, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:546]   --->   Operation 954 'select' 'D4_4_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 955 [1/1] (2.47ns)   --->   "%call_ret15 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line3_i_0_ret1, i24 %line3_i_1_ret1, i24 %line3_i_2_ret1, i24 %line3_i_3_ret1, i24 %line3_i_4_ret1, i24 %buf_read_area_win_V_13, i4 2)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 955 'call' 'call_ret15' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 956 [1/1] (0.00ns)   --->   "%line3_i_0_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret15, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 956 'extractvalue' 'line3_i_0_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 957 [1/1] (0.00ns)   --->   "%line3_i_1_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret15, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 957 'extractvalue' 'line3_i_1_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 958 [1/1] (0.00ns)   --->   "%line3_i_2_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret15, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 958 'extractvalue' 'line3_i_2_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 959 [1/1] (0.00ns)   --->   "%line3_i_3_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret15, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 959 'extractvalue' 'line3_i_3_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 960 [1/1] (0.00ns)   --->   "%line3_i_4_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret15, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 960 'extractvalue' 'line3_i_4_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 961 [1/1] (2.47ns)   --->   "%call_ret16 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line4_i_0_ret1, i24 %line4_i_1_ret1, i24 %line4_i_2_ret1, i24 %line4_i_3_ret1, i24 %line4_i_4_ret1, i24 %D4_2_V, i4 2)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 961 'call' 'call_ret16' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 962 [1/1] (0.00ns)   --->   "%line4_i_0_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret16, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 962 'extractvalue' 'line4_i_0_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 963 [1/1] (0.00ns)   --->   "%line4_i_1_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret16, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 963 'extractvalue' 'line4_i_1_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 964 [1/1] (0.00ns)   --->   "%line4_i_2_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret16, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 964 'extractvalue' 'line4_i_2_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 965 [1/1] (0.00ns)   --->   "%line4_i_3_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret16, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 965 'extractvalue' 'line4_i_3_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 966 [1/1] (0.00ns)   --->   "%line4_i_4_ret2 = extractvalue { i24, i24, i24, i24, i24 } %call_ret16, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 966 'extractvalue' 'line4_i_4_ret2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 967 [1/1] (2.47ns)   --->   "%call_ret17 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line0_i_0_ret2, i24 %line0_i_1_ret2, i24 %line0_i_2_ret2, i24 %line0_i_3_ret2, i24 %line0_i_4_ret2, i24 %buf_read_area_win_V_16, i4 3)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 967 'call' 'call_ret17' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 968 [1/1] (0.00ns)   --->   "%line0_i_0_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret17, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 968 'extractvalue' 'line0_i_0_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 969 [1/1] (0.00ns)   --->   "%line0_i_1_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret17, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 969 'extractvalue' 'line0_i_1_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 970 [1/1] (0.00ns)   --->   "%line0_i_2_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret17, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 970 'extractvalue' 'line0_i_2_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 971 [1/1] (0.00ns)   --->   "%line0_i_3_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret17, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 971 'extractvalue' 'line0_i_3_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 972 [1/1] (0.00ns)   --->   "%line0_i_4_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret17, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 972 'extractvalue' 'line0_i_4_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 973 [1/1] (2.47ns)   --->   "%call_ret18 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line1_i_0_ret2, i24 %line1_i_1_ret2, i24 %line1_i_2_ret2, i24 %line1_i_3_ret2, i24 %line1_i_4_ret2, i24 %buf_read_area_win_V_15, i4 3)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 973 'call' 'call_ret18' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 974 [1/1] (0.00ns)   --->   "%line1_i_0_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret18, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 974 'extractvalue' 'line1_i_0_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 975 [1/1] (0.00ns)   --->   "%line1_i_1_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret18, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 975 'extractvalue' 'line1_i_1_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 976 [1/1] (0.00ns)   --->   "%line1_i_2_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret18, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 976 'extractvalue' 'line1_i_2_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 977 [1/1] (0.00ns)   --->   "%line1_i_3_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret18, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 977 'extractvalue' 'line1_i_3_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 978 [1/1] (0.00ns)   --->   "%line1_i_4_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret18, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 978 'extractvalue' 'line1_i_4_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 979 [1/1] (2.47ns)   --->   "%call_ret19 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line2_i_0_ret2, i24 %line2_i_1_ret2, i24 %line2_i_2_ret2, i24 %line2_i_3_ret2, i24 %line2_i_4_ret2, i24 %buf_read_area_win_V_14, i4 3)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 979 'call' 'call_ret19' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 980 [1/1] (0.00ns)   --->   "%line2_i_0_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret19, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 980 'extractvalue' 'line2_i_0_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 981 [1/1] (0.00ns)   --->   "%line2_i_1_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret19, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 981 'extractvalue' 'line2_i_1_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 982 [1/1] (0.00ns)   --->   "%line2_i_2_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret19, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 982 'extractvalue' 'line2_i_2_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 983 [1/1] (0.00ns)   --->   "%line2_i_3_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret19, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 983 'extractvalue' 'line2_i_3_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 984 [1/1] (0.00ns)   --->   "%line2_i_4_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret19, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 984 'extractvalue' 'line2_i_4_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 985 [1/1] (2.47ns)   --->   "%call_ret20 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line3_i_0_ret2, i24 %line3_i_1_ret2, i24 %line3_i_2_ret2, i24 %line3_i_3_ret2, i24 %line3_i_4_ret2, i24 %buf_read_area_win_V_17, i4 3)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 985 'call' 'call_ret20' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 986 [1/1] (0.00ns)   --->   "%line3_i_0_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret20, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 986 'extractvalue' 'line3_i_0_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 987 [1/1] (0.00ns)   --->   "%line3_i_1_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret20, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 987 'extractvalue' 'line3_i_1_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 988 [1/1] (0.00ns)   --->   "%line3_i_2_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret20, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 988 'extractvalue' 'line3_i_2_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 989 [1/1] (0.00ns)   --->   "%line3_i_3_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret20, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 989 'extractvalue' 'line3_i_3_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 990 [1/1] (0.00ns)   --->   "%line3_i_4_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret20, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 990 'extractvalue' 'line3_i_4_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 991 [1/1] (2.47ns)   --->   "%call_ret21 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line4_i_0_ret2, i24 %line4_i_1_ret2, i24 %line4_i_2_ret2, i24 %line4_i_3_ret2, i24 %line4_i_4_ret2, i24 %D4_3_V, i4 3)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 991 'call' 'call_ret21' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 992 [1/1] (0.00ns)   --->   "%line4_i_0_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret21, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 992 'extractvalue' 'line4_i_0_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 993 [1/1] (0.00ns)   --->   "%line4_i_1_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret21, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 993 'extractvalue' 'line4_i_1_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 994 [1/1] (0.00ns)   --->   "%line4_i_2_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret21, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 994 'extractvalue' 'line4_i_2_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 995 [1/1] (0.00ns)   --->   "%line4_i_3_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret21, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 995 'extractvalue' 'line4_i_3_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 996 [1/1] (0.00ns)   --->   "%line4_i_4_ret3 = extractvalue { i24, i24, i24, i24, i24 } %call_ret21, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 996 'extractvalue' 'line4_i_4_ret3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 997 [1/1] (2.47ns)   --->   "%call_ret22 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line0_i_0_ret3, i24 %line0_i_1_ret3, i24 %line0_i_2_ret3, i24 %line0_i_3_ret3, i24 %line0_i_4_ret3, i24 %buf_read_area_win_V_20, i4 4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 997 'call' 'call_ret22' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 998 [1/1] (0.00ns)   --->   "%data0_0_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret22, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 998 'extractvalue' 'data0_0_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 999 [1/1] (0.00ns)   --->   "%data0_1_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret22, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 999 'extractvalue' 'data0_1_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1000 [1/1] (0.00ns)   --->   "%data0_2_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret22, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1000 'extractvalue' 'data0_2_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1001 [1/1] (0.00ns)   --->   "%data0_3_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret22, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1001 'extractvalue' 'data0_3_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1002 [1/1] (0.00ns)   --->   "%data0_4_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret22, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1002 'extractvalue' 'data0_4_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1003 [1/1] (2.47ns)   --->   "%call_ret23 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line1_i_0_ret3, i24 %line1_i_1_ret3, i24 %line1_i_2_ret3, i24 %line1_i_3_ret3, i24 %line1_i_4_ret3, i24 %buf_read_area_win_V_19, i4 4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1003 'call' 'call_ret23' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1004 [1/1] (0.00ns)   --->   "%data1_0_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret23, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1004 'extractvalue' 'data1_0_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1005 [1/1] (0.00ns)   --->   "%data1_1_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret23, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1005 'extractvalue' 'data1_1_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1006 [1/1] (0.00ns)   --->   "%data1_2_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret23, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1006 'extractvalue' 'data1_2_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1007 [1/1] (0.00ns)   --->   "%data1_3_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret23, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1007 'extractvalue' 'data1_3_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1008 [1/1] (0.00ns)   --->   "%data1_4_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret23, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1008 'extractvalue' 'data1_4_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1009 [1/1] (2.47ns)   --->   "%call_ret24 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line2_i_0_ret3, i24 %line2_i_1_ret3, i24 %line2_i_2_ret3, i24 %line2_i_3_ret3, i24 %line2_i_4_ret3, i24 %buf_read_area_win_V_18, i4 4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1009 'call' 'call_ret24' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1010 [1/1] (0.00ns)   --->   "%data2_0_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret24, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1010 'extractvalue' 'data2_0_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1011 [1/1] (0.00ns)   --->   "%data2_1_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret24, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1011 'extractvalue' 'data2_1_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1012 [1/1] (0.00ns)   --->   "%data2_2_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret24, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1012 'extractvalue' 'data2_2_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1013 [1/1] (0.00ns)   --->   "%data2_3_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret24, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1013 'extractvalue' 'data2_3_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1014 [1/1] (0.00ns)   --->   "%data2_4_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret24, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1014 'extractvalue' 'data2_4_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1015 [1/1] (2.47ns)   --->   "%call_ret25 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line3_i_0_ret3, i24 %line3_i_1_ret3, i24 %line3_i_2_ret3, i24 %line3_i_3_ret3, i24 %line3_i_4_ret3, i24 %buf_read_area_win_V_21, i4 4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1015 'call' 'call_ret25' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1016 [1/1] (0.00ns)   --->   "%data3_0_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret25, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1016 'extractvalue' 'data3_0_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1017 [1/1] (0.00ns)   --->   "%data3_1_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret25, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1017 'extractvalue' 'data3_1_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1018 [1/1] (0.00ns)   --->   "%data3_2_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret25, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1018 'extractvalue' 'data3_2_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1019 [1/1] (0.00ns)   --->   "%data3_3_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret25, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1019 'extractvalue' 'data3_3_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1020 [1/1] (0.00ns)   --->   "%data3_4_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret25, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1020 'extractvalue' 'data3_4_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1021 [1/1] (2.47ns)   --->   "%call_ret26 = call fastcc { i24, i24, i24, i24, i24 } @xfExtractPixels(i24 %line4_i_0_ret3, i24 %line4_i_1_ret3, i24 %line4_i_2_ret3, i24 %line4_i_3_ret3, i24 %line4_i_4_ret3, i24 %D4_4_V, i4 4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1021 'call' 'call_ret26' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 1022 [1/1] (0.00ns)   --->   "%data4_0_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret26, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1022 'extractvalue' 'data4_0_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1023 [1/1] (0.00ns)   --->   "%data4_1_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret26, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1023 'extractvalue' 'data4_1_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1024 [1/1] (0.00ns)   --->   "%data4_2_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret26, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1024 'extractvalue' 'data4_2_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1025 [1/1] (0.00ns)   --->   "%data4_3_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret26, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1025 'extractvalue' 'data4_3_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1026 [1/1] (0.00ns)   --->   "%data4_4_V = extractvalue { i24, i24, i24, i24, i24 } %call_ret26, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1026 'extractvalue' 'data4_4_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1027 [1/1] (2.07ns)   --->   "%tmp_111 = sub i16 %tmp_13, %index_offset_0_i" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:161->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1027 'sub' 'tmp_111' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1028 [1/1] (2.42ns)   --->   "%tmp_112 = icmp eq i16 %tmp_13, %index_offset_0_i" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1028 'icmp' 'tmp_112' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1029 [1/1] (0.00ns)   --->   "%Hweight_0_addr_3 = getelementptr [640 x i16]* %Hweight_0, i64 0, i64 %tmp_105" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1029 'getelementptr' 'Hweight_0_addr_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1030 [2/2] (3.25ns)   --->   "%Hweight_0_load = load i16* %Hweight_0_addr_3, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1030 'load' 'Hweight_0_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_36 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_124 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %tmp_111, i32 1, i32 15)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1031 'partselect' 'tmp_124' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1032 [1/1] (2.31ns)   --->   "%icmp4 = icmp ne i15 %tmp_124, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1032 'icmp' 'icmp4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1033 [1/1] (0.00ns)   --->   "%Hweight_1_addr_1 = getelementptr [640 x i16]* %Hweight_1, i64 0, i64 %tmp_105" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1033 'getelementptr' 'Hweight_1_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1034 [2/2] (3.25ns)   --->   "%Hweight_1_load = load i16* %Hweight_1_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1034 'load' 'Hweight_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_36 : Operation 1035 [1/1] (2.42ns)   --->   "%tmp_219_2 = icmp ugt i16 %tmp_111, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1035 'icmp' 'tmp_219_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1036 [1/1] (0.00ns)   --->   "%Hweight_2_addr_1 = getelementptr [640 x i16]* %Hweight_2, i64 0, i64 %tmp_105" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1036 'getelementptr' 'Hweight_2_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1037 [2/2] (3.25ns)   --->   "%Hweight_2_load = load i16* %Hweight_2_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1037 'load' 'Hweight_2_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_36 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_125 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %tmp_111, i32 2, i32 15)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1038 'partselect' 'tmp_125' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1039 [1/1] (2.20ns)   --->   "%icmp5 = icmp ne i14 %tmp_125, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1039 'icmp' 'icmp5' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1040 [1/1] (0.00ns)   --->   "%Hweight_3_addr_1 = getelementptr [640 x i16]* %Hweight_3, i64 0, i64 %tmp_105" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1040 'getelementptr' 'Hweight_3_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1041 [2/2] (3.25ns)   --->   "%Hweight_3_load = load i16* %Hweight_3_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1041 'load' 'Hweight_3_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_36 : Operation 1042 [1/1] (2.42ns)   --->   "%tmp_219_4 = icmp ugt i16 %tmp_111, 4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1042 'icmp' 'tmp_219_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1043 [1/1] (0.00ns)   --->   "%Hweight_4_addr_1 = getelementptr [640 x i16]* %Hweight_4, i64 0, i64 %tmp_105" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1043 'getelementptr' 'Hweight_4_addr_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1044 [2/2] (3.25ns)   --->   "%Hweight_4_load = load i16* %Hweight_4_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1044 'load' 'Hweight_4_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_36 : Operation 1045 [1/1] (0.00ns)   --->   "store i24 %data4_4_V, i24* %data4_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:183->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1045 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1046 [1/1] (0.00ns)   --->   "store i24 %data4_3_V, i24* %data4_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:183->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1046 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1047 [1/1] (0.00ns)   --->   "store i24 %data4_2_V, i24* %data4_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:183->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1047 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1048 [1/1] (0.00ns)   --->   "store i24 %data4_1_V, i24* %data4_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:183->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1048 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1049 [1/1] (0.00ns)   --->   "store i24 %data4_0_V, i24* %data4_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:183->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1049 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1050 [1/1] (0.00ns)   --->   "store i24 %data3_4_V, i24* %data3_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:182->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1050 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1051 [1/1] (0.00ns)   --->   "store i24 %data3_3_V, i24* %data3_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:182->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1051 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1052 [1/1] (0.00ns)   --->   "store i24 %data3_2_V, i24* %data3_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:182->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1052 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1053 [1/1] (0.00ns)   --->   "store i24 %data3_1_V, i24* %data3_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:182->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1053 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1054 [1/1] (0.00ns)   --->   "store i24 %data3_0_V, i24* %data3_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:182->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1054 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1055 [1/1] (0.00ns)   --->   "store i24 %data2_4_V, i24* %data2_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:181->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1055 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1056 [1/1] (0.00ns)   --->   "store i24 %data2_3_V, i24* %data2_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:181->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1056 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1057 [1/1] (0.00ns)   --->   "store i24 %data2_2_V, i24* %data2_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:181->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1057 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1058 [1/1] (0.00ns)   --->   "store i24 %data2_1_V, i24* %data2_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:181->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1058 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1059 [1/1] (0.00ns)   --->   "store i24 %data2_0_V, i24* %data2_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:181->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1059 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1060 [1/1] (0.00ns)   --->   "store i24 %data1_4_V, i24* %data1_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:180->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1060 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1061 [1/1] (0.00ns)   --->   "store i24 %data1_3_V, i24* %data1_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:180->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1061 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1062 [1/1] (0.00ns)   --->   "store i24 %data1_2_V, i24* %data1_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:180->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1062 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1063 [1/1] (0.00ns)   --->   "store i24 %data1_1_V, i24* %data1_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:180->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1063 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1064 [1/1] (0.00ns)   --->   "store i24 %data1_0_V, i24* %data1_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:180->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1064 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1065 [1/1] (0.00ns)   --->   "store i24 %data0_4_V, i24* %data0_4_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:179->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1065 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1066 [1/1] (0.00ns)   --->   "store i24 %data0_3_V, i24* %data0_3_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:179->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1066 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1067 [1/1] (0.00ns)   --->   "store i24 %data0_2_V, i24* %data0_2_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:179->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1067 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1068 [1/1] (0.00ns)   --->   "store i24 %data0_1_V, i24* %data0_1_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:179->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1068 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1069 [1/1] (0.00ns)   --->   "store i24 %data0_0_V, i24* %data0_0_V_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:179->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1069 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_36 : Operation 1070 [1/1] (0.00ns)   --->   "%buf_read_area_win_1_7 = load i24* %buf_read_area_win_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1070 'load' 'buf_read_area_win_1_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1071 [1/1] (0.00ns)   --->   "%buf_read_area_win_1_8 = load i24* %buf_read_area_win_1_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1071 'load' 'buf_read_area_win_1_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1072 [1/1] (0.00ns)   --->   "%buf_read_area_win_0_8 = load i24* %buf_read_area_win_0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1072 'load' 'buf_read_area_win_0_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1073 [1/1] (0.00ns)   --->   "%buf_read_area_win_0_9 = load i24* %buf_read_area_win_0_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1073 'load' 'buf_read_area_win_0_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1074 [1/1] (0.00ns)   --->   "%buf_read_area_win_0_10 = load i24* %buf_read_area_win_0_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1074 'load' 'buf_read_area_win_0_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1075 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str28, i32 %tmp_98)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:590]   --->   Operation 1075 'specregionend' 'empty_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1076 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_4_7, i24* %buf_read_area_win_4_3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1076 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1077 [1/1] (0.00ns)   --->   "store i24 %D3_4_V, i24* %buf_read_area_win_3_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1077 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1078 [1/1] (0.00ns)   --->   "store i24 %D2_4_V, i24* %buf_read_area_win_2_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1078 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1079 [1/1] (0.00ns)   --->   "store i24 %D1_4_V, i24* %buf_read_area_win_1_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1079 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1080 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_0_10, i24* %D0_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1080 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1081 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_0_9, i24* %buf_read_area_win_0_2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1081 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1082 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_0_8, i24* %buf_read_area_win_0_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1082 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1083 [1/1] (0.00ns)   --->   "store i24 %D0_4_V, i24* %buf_read_area_win_0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1083 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1084 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_1_8, i24* %D1_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1084 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1085 [1/1] (0.00ns)   --->   "store i24 %buf_read_area_win_1_7, i24* %buf_read_area_win_1_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1085 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1086 [1/1] (0.00ns)   --->   "store i24 %D1_3_V, i24* %buf_read_area_win_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:587]   --->   Operation 1086 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_36 : Operation 1087 [1/1] (0.00ns)   --->   "br label %.preheader1833" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:472]   --->   Operation 1087 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 37 <SV = 12> <Delay = 4.05>
ST_37 : Operation 1088 [1/2] (3.25ns)   --->   "%Hweight_0_load = load i16* %Hweight_0_addr_3, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1088 'load' 'Hweight_0_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_37 : Operation 1089 [1/1] (0.69ns)   --->   "%data4_V = select i1 %tmp_112, i24 0, i24 %data4_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1089 'select' 'data4_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1090 [1/1] (0.69ns)   --->   "%data3_V = select i1 %tmp_112, i24 0, i24 %data3_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:146->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1090 'select' 'data3_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1091 [1/1] (0.69ns)   --->   "%data2_V = select i1 %tmp_112, i24 0, i24 %data2_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:145->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1091 'select' 'data2_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1092 [1/1] (0.69ns)   --->   "%data1_V = select i1 %tmp_112, i24 0, i24 %data1_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1092 'select' 'data1_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1093 [1/1] (0.69ns)   --->   "%data0_V = select i1 %tmp_112, i24 0, i24 %data0_0_V" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:143->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1093 'select' 'data0_V' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1094 [1/1] (0.80ns)   --->   "%Wx_0 = select i1 %tmp_112, i16 0, i16 %Hweight_0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1094 'select' 'Wx_0' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1095 [1/2] (3.25ns)   --->   "%Hweight_1_load = load i16* %Hweight_1_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1095 'load' 'Hweight_1_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_37 : Operation 1096 [1/1] (0.69ns)   --->   "%data4_V_1 = select i1 %icmp4, i24 %data4_1_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1096 'select' 'data4_V_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1097 [1/1] (0.69ns)   --->   "%data3_V_1 = select i1 %icmp4, i24 %data3_1_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1097 'select' 'data3_V_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1098 [1/1] (0.69ns)   --->   "%data2_V_1 = select i1 %icmp4, i24 %data2_1_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1098 'select' 'data2_V_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1099 [1/1] (0.69ns)   --->   "%data1_V_1 = select i1 %icmp4, i24 %data1_1_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1099 'select' 'data1_V_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1100 [1/1] (0.69ns)   --->   "%data0_V_1 = select i1 %icmp4, i24 %data0_1_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1100 'select' 'data0_V_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1101 [1/1] (0.80ns)   --->   "%Wx_1 = select i1 %icmp4, i16 %Hweight_1_load, i16 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1101 'select' 'Wx_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1102 [1/2] (3.25ns)   --->   "%Hweight_2_load = load i16* %Hweight_2_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1102 'load' 'Hweight_2_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_37 : Operation 1103 [1/1] (0.69ns)   --->   "%data4_V_2 = select i1 %tmp_219_2, i24 %data4_2_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1103 'select' 'data4_V_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1104 [1/1] (0.69ns)   --->   "%data3_V_2 = select i1 %tmp_219_2, i24 %data3_2_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1104 'select' 'data3_V_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1105 [1/1] (0.69ns)   --->   "%data2_V_2 = select i1 %tmp_219_2, i24 %data2_2_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1105 'select' 'data2_V_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1106 [1/1] (0.69ns)   --->   "%data1_V_2 = select i1 %tmp_219_2, i24 %data1_2_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1106 'select' 'data1_V_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1107 [1/1] (0.69ns)   --->   "%data0_V_2 = select i1 %tmp_219_2, i24 %data0_2_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1107 'select' 'data0_V_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1108 [1/1] (0.80ns)   --->   "%Wx_2 = select i1 %tmp_219_2, i16 %Hweight_2_load, i16 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1108 'select' 'Wx_2' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1109 [1/2] (3.25ns)   --->   "%Hweight_3_load = load i16* %Hweight_3_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1109 'load' 'Hweight_3_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_37 : Operation 1110 [1/1] (0.69ns)   --->   "%data4_V_3 = select i1 %icmp5, i24 %data4_3_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1110 'select' 'data4_V_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1111 [1/1] (0.69ns)   --->   "%data3_V_3 = select i1 %icmp5, i24 %data3_3_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1111 'select' 'data3_V_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1112 [1/1] (0.69ns)   --->   "%data2_V_3 = select i1 %icmp5, i24 %data2_3_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1112 'select' 'data2_V_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1113 [1/1] (0.69ns)   --->   "%data1_V_3 = select i1 %icmp5, i24 %data1_3_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1113 'select' 'data1_V_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1114 [1/1] (0.69ns)   --->   "%data0_V_3 = select i1 %icmp5, i24 %data0_3_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1114 'select' 'data0_V_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1115 [1/1] (0.80ns)   --->   "%Wx_3 = select i1 %icmp5, i16 %Hweight_3_load, i16 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1115 'select' 'Wx_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1116 [1/2] (3.25ns)   --->   "%Hweight_4_load = load i16* %Hweight_4_addr_1, align 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1116 'load' 'Hweight_4_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 720> <RAM>
ST_37 : Operation 1117 [1/1] (0.69ns)   --->   "%data4_V_4 = select i1 %tmp_219_4, i24 %data4_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1117 'select' 'data4_V_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1118 [1/1] (0.69ns)   --->   "%data3_V_4 = select i1 %tmp_219_4, i24 %data3_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1118 'select' 'data3_V_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1119 [1/1] (0.69ns)   --->   "%data2_V_4 = select i1 %tmp_219_4, i24 %data2_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1119 'select' 'data2_V_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1120 [1/1] (0.69ns)   --->   "%data1_V_4 = select i1 %tmp_219_4, i24 %data1_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1120 'select' 'data1_V_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1121 [1/1] (0.69ns)   --->   "%data0_V_4 = select i1 %tmp_219_4, i24 %data0_4_V, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1121 'select' 'data0_V_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1122 [1/1] (0.80ns)   --->   "%Wx_4 = select i1 %tmp_219_4, i16 %Hweight_4_load, i16 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:177->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1122 'select' 'Wx_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 13> <Delay = 6.38>
ST_38 : Operation 1123 [6/6] (6.38ns)   --->   "%Pixel_i = call fastcc i24 @CoreProcessDownArea(i24 %data0_V, i24 %data0_V_1, i24 %data0_V_2, i24 %data0_V_3, i24 %data0_V_4, i24 %data1_V, i24 %data1_V_1, i24 %data1_V_2, i24 %data1_V_3, i24 %data1_V_4, i24 %data2_V, i24 %data2_V_1, i24 %data2_V_2, i24 %data2_V_3, i24 %data2_V_4, i24 %data3_V, i24 %data3_V_1, i24 %data3_V_2, i24 %data3_V_3, i24 %data3_V_4, i24 %data4_V, i24 %data4_V_1, i24 %data4_V_2, i24 %data4_V_3, i24 %data4_V_4, i16 %Wx_0, i16 %Wx_1, i16 %Wx_2, i16 %Wx_3, i16 %Wx_4, i16 %Wy_0, i16 %Wy_1, i16 %Wy_2, i16 %Wy_3, i16 %Wy_4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1123 'call' 'Pixel_i' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 6.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 14> <Delay = 8.75>
ST_39 : Operation 1124 [5/6] (8.75ns)   --->   "%Pixel_i = call fastcc i24 @CoreProcessDownArea(i24 %data0_V, i24 %data0_V_1, i24 %data0_V_2, i24 %data0_V_3, i24 %data0_V_4, i24 %data1_V, i24 %data1_V_1, i24 %data1_V_2, i24 %data1_V_3, i24 %data1_V_4, i24 %data2_V, i24 %data2_V_1, i24 %data2_V_2, i24 %data2_V_3, i24 %data2_V_4, i24 %data3_V, i24 %data3_V_1, i24 %data3_V_2, i24 %data3_V_3, i24 %data3_V_4, i24 %data4_V, i24 %data4_V_1, i24 %data4_V_2, i24 %data4_V_3, i24 %data4_V_4, i16 %Wx_0, i16 %Wx_1, i16 %Wx_2, i16 %Wx_3, i16 %Wx_4, i16 %Wy_0, i16 %Wy_1, i16 %Wy_2, i16 %Wy_3, i16 %Wy_4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1124 'call' 'Pixel_i' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 15> <Delay = 8.75>
ST_40 : Operation 1125 [4/6] (8.75ns)   --->   "%Pixel_i = call fastcc i24 @CoreProcessDownArea(i24 %data0_V, i24 %data0_V_1, i24 %data0_V_2, i24 %data0_V_3, i24 %data0_V_4, i24 %data1_V, i24 %data1_V_1, i24 %data1_V_2, i24 %data1_V_3, i24 %data1_V_4, i24 %data2_V, i24 %data2_V_1, i24 %data2_V_2, i24 %data2_V_3, i24 %data2_V_4, i24 %data3_V, i24 %data3_V_1, i24 %data3_V_2, i24 %data3_V_3, i24 %data3_V_4, i24 %data4_V, i24 %data4_V_1, i24 %data4_V_2, i24 %data4_V_3, i24 %data4_V_4, i16 %Wx_0, i16 %Wx_1, i16 %Wx_2, i16 %Wx_3, i16 %Wx_4, i16 %Wy_0, i16 %Wy_1, i16 %Wy_2, i16 %Wy_3, i16 %Wy_4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1125 'call' 'Pixel_i' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 16> <Delay = 8.75>
ST_41 : Operation 1126 [3/6] (8.75ns)   --->   "%Pixel_i = call fastcc i24 @CoreProcessDownArea(i24 %data0_V, i24 %data0_V_1, i24 %data0_V_2, i24 %data0_V_3, i24 %data0_V_4, i24 %data1_V, i24 %data1_V_1, i24 %data1_V_2, i24 %data1_V_3, i24 %data1_V_4, i24 %data2_V, i24 %data2_V_1, i24 %data2_V_2, i24 %data2_V_3, i24 %data2_V_4, i24 %data3_V, i24 %data3_V_1, i24 %data3_V_2, i24 %data3_V_3, i24 %data3_V_4, i24 %data4_V, i24 %data4_V_1, i24 %data4_V_2, i24 %data4_V_3, i24 %data4_V_4, i16 %Wx_0, i16 %Wx_1, i16 %Wx_2, i16 %Wx_3, i16 %Wx_4, i16 %Wy_0, i16 %Wy_1, i16 %Wy_2, i16 %Wy_3, i16 %Wy_4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1126 'call' 'Pixel_i' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 17> <Delay = 8.75>
ST_42 : Operation 1127 [2/6] (8.75ns)   --->   "%Pixel_i = call fastcc i24 @CoreProcessDownArea(i24 %data0_V, i24 %data0_V_1, i24 %data0_V_2, i24 %data0_V_3, i24 %data0_V_4, i24 %data1_V, i24 %data1_V_1, i24 %data1_V_2, i24 %data1_V_3, i24 %data1_V_4, i24 %data2_V, i24 %data2_V_1, i24 %data2_V_2, i24 %data2_V_3, i24 %data2_V_4, i24 %data3_V, i24 %data3_V_1, i24 %data3_V_2, i24 %data3_V_3, i24 %data3_V_4, i24 %data4_V, i24 %data4_V_1, i24 %data4_V_2, i24 %data4_V_3, i24 %data4_V_4, i16 %Wx_0, i16 %Wx_1, i16 %Wx_2, i16 %Wx_3, i16 %Wx_4, i16 %Wy_0, i16 %Wy_1, i16 %Wy_2, i16 %Wy_3, i16 %Wy_4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1127 'call' 'Pixel_i' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 18> <Delay = 6.88>
ST_43 : Operation 1128 [1/1] (0.00ns)   --->   "%countpx_load = load i32* %countpx" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:563]   --->   Operation 1128 'load' 'countpx_load' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_43 : Operation 1129 [1/6] (2.55ns)   --->   "%Pixel_i = call fastcc i24 @CoreProcessDownArea(i24 %data0_V, i24 %data0_V_1, i24 %data0_V_2, i24 %data0_V_3, i24 %data0_V_4, i24 %data1_V, i24 %data1_V_1, i24 %data1_V_2, i24 %data1_V_3, i24 %data1_V_4, i24 %data2_V, i24 %data2_V_1, i24 %data2_V_2, i24 %data2_V_3, i24 %data2_V_4, i24 %data3_V, i24 %data3_V_1, i24 %data3_V_2, i24 %data3_V_3, i24 %data3_V_4, i24 %data4_V, i24 %data4_V_1, i24 %data4_V_2, i24 %data4_V_3, i24 %data4_V_4, i16 %Wx_0, i16 %Wx_1, i16 %Wx_2, i16 %Wx_3, i16 %Wx_4, i16 %Wy_0, i16 %Wy_1, i16 %Wy_2, i16 %Wy_3, i16 %Wy_4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1129 'call' 'Pixel_i' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1130 [1/1] (2.55ns)   --->   "%countpx_1 = add nsw i32 1, %countpx_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:563]   --->   Operation 1130 'add' 'countpx_1' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %Pixel_i, i32 23)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1131 'bitselect' 'tmp_126' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_43 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %Pixel_i, i32 15)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561]   --->   Operation 1132 'bitselect' 'tmp_127' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_43 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_114 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i7.i1.i15(i1 %tmp_126, i7 0, i1 %tmp_127, i15 0)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:564]   --->   Operation 1133 'bitconcatenate' 'tmp_114' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_43 : Operation 1134 [1/1] (2.45ns)   --->   "%tmp_115 = icmp eq i24 %tmp_114, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:564]   --->   Operation 1134 'icmp' 'tmp_115' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1135 [1/1] (1.76ns)   --->   "br i1 %tmp_115, label %21, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14._crit_edge" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:564]   --->   Operation 1135 'br' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.76>
ST_43 : Operation 1136 [36/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1136 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1137 [1/1] (1.76ns)   --->   "br label %21" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:576]   --->   Operation 1137 'br' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 1.76>
ST_43 : Operation 1138 [1/1] (1.76ns)   --->   "store i32 %countpx_1, i32* %countpx" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:563]   --->   Operation 1138 'store' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 1.76>

State 44 <SV = 19> <Delay = 4.62>
ST_44 : Operation 1139 [35/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1139 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_4)   --->   "%tmp_V_3 = phi i1 [ true, %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14._crit_edge ], [ false, %.preheader1829.preheader_ifconv ]"   --->   Operation 1140 'phi' 'tmp_V_3' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.00>
ST_44 : Operation 1141 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_V_4 = select i1 %tmp_V_3, i24 -1, i24 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:579]   --->   Operation 1141 'select' 'tmp_V_4' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1142 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %resize_out_V_V, i24 %tmp_V_4)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:579]   --->   Operation 1142 'write' <Predicate = (!exitcond & or_cond & tmp_107)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 0> <FIFO>

State 45 <SV = 20> <Delay = 4.33>
ST_45 : Operation 1143 [34/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1143 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 21> <Delay = 4.33>
ST_46 : Operation 1144 [33/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1144 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 22> <Delay = 4.33>
ST_47 : Operation 1145 [32/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1145 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 4.33>
ST_48 : Operation 1146 [31/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1146 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 4.33>
ST_49 : Operation 1147 [30/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1147 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 4.33>
ST_50 : Operation 1148 [29/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1148 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 4.33>
ST_51 : Operation 1149 [28/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1149 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 27> <Delay = 4.33>
ST_52 : Operation 1150 [27/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1150 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 28> <Delay = 4.33>
ST_53 : Operation 1151 [26/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1151 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 29> <Delay = 4.33>
ST_54 : Operation 1152 [25/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1152 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 30> <Delay = 4.33>
ST_55 : Operation 1153 [24/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1153 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 31> <Delay = 4.33>
ST_56 : Operation 1154 [23/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1154 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 32> <Delay = 4.33>
ST_57 : Operation 1155 [22/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1155 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 33> <Delay = 4.33>
ST_58 : Operation 1156 [21/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1156 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 34> <Delay = 4.33>
ST_59 : Operation 1157 [20/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1157 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 4.33>
ST_60 : Operation 1158 [19/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1158 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 36> <Delay = 4.33>
ST_61 : Operation 1159 [18/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1159 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 4.33>
ST_62 : Operation 1160 [17/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1160 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 4.33>
ST_63 : Operation 1161 [16/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1161 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 39> <Delay = 4.33>
ST_64 : Operation 1162 [15/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1162 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 4.33>
ST_65 : Operation 1163 [14/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1163 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 41> <Delay = 4.33>
ST_66 : Operation 1164 [13/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1164 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 42> <Delay = 4.33>
ST_67 : Operation 1165 [12/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1165 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 43> <Delay = 4.33>
ST_68 : Operation 1166 [11/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1166 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 44> <Delay = 4.33>
ST_69 : Operation 1167 [10/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1167 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 45> <Delay = 4.33>
ST_70 : Operation 1168 [9/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1168 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 46> <Delay = 4.33>
ST_71 : Operation 1169 [8/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1169 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 47> <Delay = 4.33>
ST_72 : Operation 1170 [7/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1170 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 48> <Delay = 4.33>
ST_73 : Operation 1171 [6/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1171 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 49> <Delay = 4.33>
ST_74 : Operation 1172 [5/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1172 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 50> <Delay = 4.33>
ST_75 : Operation 1173 [4/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1173 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 51> <Delay = 8.49>
ST_76 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %countpx_1 to i65" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1174 'sext' 'sext_cast' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_76 : Operation 1175 [1/1] (8.49ns)   --->   "%mul = mul i65 6871947674, %sext_cast" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1175 'mul' 'mul' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %countpx_1, i32 31)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1176 'bitselect' 'tmp_128' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_76 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_130 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %mul, i32 41, i32 64)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1177 'partselect' 'tmp_130' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_76 : Operation 1178 [3/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1178 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 52> <Delay = 6.62>
ST_77 : Operation 1179 [1/1] (3.54ns)   --->   "%neg_mul = sub i65 0, %mul" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1179 'sub' 'neg_mul' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115 & tmp_128)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_129 = call i24 @_ssdm_op_PartSelect.i24.i65.i32.i32(i65 %neg_mul, i32 41, i32 64)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1180 'partselect' 'tmp_129' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115 & tmp_128)> <Delay = 0.00>
ST_77 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_116 = sext i24 %tmp_129 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1181 'sext' 'tmp_116' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115 & tmp_128)> <Delay = 0.00>
ST_77 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_117 = sext i24 %tmp_130 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1182 'sext' 'tmp_117' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_77 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_118 = select i1 %tmp_128, i32 %tmp_116, i32 %tmp_117" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1183 'select' 'tmp_118' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115 & tmp_128)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 1184 [1/1] (2.31ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %tmp_118" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1184 'sub' 'neg_ti' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115 & tmp_128)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1185 [1/1] (0.76ns)   --->   "%row = select i1 %tmp_128, i32 %neg_ti, i32 %tmp_117" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:565]   --->   Operation 1185 'select' 'row' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 1186 [2/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1186 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 53> <Delay = 6.91>
ST_78 : Operation 1187 [1/36] (4.33ns)   --->   "%col = srem i32 %countpx_1, 320" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1187 'srem' 'col' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 4.33> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_131 = trunc i32 %col to i20" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:566]   --->   Operation 1188 'trunc' 'tmp_131' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_78 : Operation 1189 [1/1] (6.91ns)   --->   "%tmp_120 = mul nsw i32 %row, %row" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:572]   --->   Operation 1189 'mul' 'tmp_120' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 6.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 54> <Delay = 6.91>
ST_79 : Operation 1190 [1/1] (0.00ns)   --->   "%m1_load_1 = load i32* %m1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:569]   --->   Operation 1190 'load' 'm1_load_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_79 : Operation 1191 [1/1] (0.00ns)   --->   "%m2_load_1 = load i32* %m2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:570]   --->   Operation 1191 'load' 'm2_load_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_79 : Operation 1192 [1/1] (0.00ns)   --->   "%m4_load_1 = load i32* %m4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:572]   --->   Operation 1192 'load' 'm4_load_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_79 : Operation 1193 [1/1] (2.55ns)   --->   "%m1_1 = add nsw i32 %m1_load_1, %row" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:569]   --->   Operation 1193 'add' 'm1_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1194 [1/1] (2.55ns)   --->   "%m2_1 = add nsw i32 %m2_load_1, %col" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:570]   --->   Operation 1194 'add' 'm2_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1195 [1/1] (6.91ns)   --->   "%tmp_119 = mul nsw i32 %row, %col" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:571]   --->   Operation 1195 'mul' 'tmp_119' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 6.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1196 [1/1] (2.55ns)   --->   "%m4_1 = add nsw i32 %m4_load_1, %tmp_120" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:572]   --->   Operation 1196 'add' 'm4_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1197 [1/1] (5.86ns)   --->   "%tmp_121 = mul i20 %tmp_131, %tmp_131" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:573]   --->   Operation 1197 'mul' 'tmp_121' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 5.86> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1198 [1/1] (1.76ns)   --->   "store i32 %m4_1, i32* %m4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:572]   --->   Operation 1198 'store' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 1.76>
ST_79 : Operation 1199 [1/1] (1.76ns)   --->   "store i32 %m2_1, i32* %m2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:570]   --->   Operation 1199 'store' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 1.76>
ST_79 : Operation 1200 [1/1] (1.76ns)   --->   "store i32 %m1_1, i32* %m1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:569]   --->   Operation 1200 'store' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 1.76>

State 80 <SV = 55> <Delay = 4.32>
ST_80 : Operation 1201 [1/1] (0.00ns)   --->   "%m0_load_1 = load i32* %m0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:568]   --->   Operation 1201 'load' 'm0_load_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_80 : Operation 1202 [1/1] (0.00ns)   --->   "%m3_load_1 = load i32* %m3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:571]   --->   Operation 1202 'load' 'm3_load_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_80 : Operation 1203 [1/1] (0.00ns)   --->   "%m5_load_1 = load i32* %m5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:573]   --->   Operation 1203 'load' 'm5_load_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_80 : Operation 1204 [1/1] (2.55ns)   --->   "%m0_1 = add nsw i32 1, %m0_load_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:568]   --->   Operation 1204 'add' 'm0_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1205 [1/1] (2.55ns)   --->   "%m3_1 = add nsw i32 %m3_load_1, %tmp_119" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:571]   --->   Operation 1205 'add' 'm3_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_198_cast = sext i20 %tmp_121 to i32" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:573]   --->   Operation 1206 'sext' 'tmp_198_cast' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 0.00>
ST_80 : Operation 1207 [1/1] (2.55ns)   --->   "%m5_1 = add nsw i32 %tmp_198_cast, %m5_load_1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:573]   --->   Operation 1207 'add' 'm5_1' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1208 [1/1] (1.76ns)   --->   "store i32 %m5_1, i32* %m5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:573]   --->   Operation 1208 'store' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 1.76>
ST_80 : Operation 1209 [1/1] (1.76ns)   --->   "store i32 %m3_1, i32* %m3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:571]   --->   Operation 1209 'store' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 1.76>
ST_80 : Operation 1210 [1/1] (1.76ns)   --->   "store i32 %m0_1, i32* %m0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:568]   --->   Operation 1210 'store' <Predicate = (!exitcond & or_cond & tmp_107 & !tmp_115)> <Delay = 1.76>

State 81 <SV = 11> <Delay = 2.88>
ST_81 : Operation 1211 [1/1] (2.07ns)   --->   "%weight_index = add i16 %ylimit, %i_op_assign" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:593]   --->   Operation 1211 'add' 'weight_index' <Predicate = (p_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1212 [1/1] (1.67ns)   --->   "%out_j_V = add i13 %t_V_7, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:595]   --->   Operation 1212 'add' 'out_j_V' <Predicate = (p_s)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1213 [1/1] (0.69ns)   --->   "%p_01080_3 = select i1 %p_s, i13 0, i13 %tmp_97" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 1213 'select' 'p_01080_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1214 [1/1] (0.69ns)   --->   "%out_j_V_1 = select i1 %p_s, i13 %out_j_V, i13 %t_V_7" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 1214 'select' 'out_j_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1215 [1/1] (0.80ns)   --->   "%weight_index_1 = select i1 %p_s, i16 %weight_index, i16 %i_op_assign" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:447]   --->   Operation 1215 'select' 'weight_index_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1216 [1/1] (2.07ns)   --->   "%start_index_in_buffe = add i16 %op2_assign, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:599]   --->   Operation 1216 'add' 'start_index_in_buffe' <Predicate = (not_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1217 [1/1] (0.80ns)   --->   "%p_s_25 = select i1 %not_s, i16 %start_index_in_buffe, i16 %op2_assign" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:597]   --->   Operation 1217 'select' 'p_s_25' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1218 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str26, i32 %tmp_72)" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:601]   --->   Operation 1218 'specregionend' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1219 [1/1] (0.00ns)   --->   "br label %arrayctor.loop10.preheader" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:433]   --->   Operation 1219 'br' <Predicate = true> <Delay = 0.00>

State 82 <SV = 5> <Delay = 4.13>
ST_82 : Operation 1220 [1/1] (0.00ns)   --->   "%m4_load = load i32* %m4" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1220 'load' 'm4_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1221 [1/1] (0.00ns)   --->   "%m5_load = load i32* %m5" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1221 'load' 'm5_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1222 [35/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1222 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1223 [35/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1223 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1224 [36/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1224 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1225 [36/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1225 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 6> <Delay = 4.13>
ST_83 : Operation 1226 [1/1] (0.00ns)   --->   "%m3_load = load i32* %m3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1226 'load' 'm3_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1227 [34/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1227 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1228 [34/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1228 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1229 [36/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1229 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1230 [35/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1230 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1231 [35/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1231 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 7> <Delay = 4.13>
ST_84 : Operation 1232 [33/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1232 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1233 [33/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1233 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1234 [35/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1234 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1235 [34/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1235 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1236 [34/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1236 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 8> <Delay = 4.13>
ST_85 : Operation 1237 [32/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1237 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1238 [32/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1238 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1239 [34/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1239 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1240 [33/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1240 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1241 [33/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1241 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 9> <Delay = 4.13>
ST_86 : Operation 1242 [31/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1242 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1243 [31/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1243 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1244 [33/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1244 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1245 [32/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1245 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1246 [32/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1246 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 10> <Delay = 4.13>
ST_87 : Operation 1247 [30/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1247 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1248 [30/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1248 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1249 [32/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1249 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1250 [31/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1250 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1251 [31/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1251 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 11> <Delay = 4.13>
ST_88 : Operation 1252 [29/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1252 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1253 [29/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1253 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1254 [31/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1254 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1255 [30/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1255 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1256 [30/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1256 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 12> <Delay = 4.13>
ST_89 : Operation 1257 [28/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1257 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1258 [28/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1258 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1259 [30/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1259 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1260 [29/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1260 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1261 [29/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1261 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 13> <Delay = 4.13>
ST_90 : Operation 1262 [27/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1262 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1263 [27/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1263 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1264 [29/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1264 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1265 [28/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1265 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1266 [28/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1266 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 14> <Delay = 4.13>
ST_91 : Operation 1267 [26/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1267 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1268 [26/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1268 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1269 [28/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1269 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1270 [27/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1270 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1271 [27/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1271 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 15> <Delay = 4.13>
ST_92 : Operation 1272 [25/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1272 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1273 [25/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1273 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1274 [27/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1274 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1275 [26/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1275 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1276 [26/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1276 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 16> <Delay = 4.13>
ST_93 : Operation 1277 [24/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1277 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1278 [24/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1278 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1279 [26/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1279 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1280 [25/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1280 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1281 [25/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1281 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 17> <Delay = 4.13>
ST_94 : Operation 1282 [23/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1282 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1283 [23/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1283 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1284 [25/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1284 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1285 [24/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1285 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1286 [24/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1286 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 18> <Delay = 4.13>
ST_95 : Operation 1287 [22/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1287 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1288 [22/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1288 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1289 [24/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1289 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1290 [23/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1290 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1291 [23/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1291 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 19> <Delay = 4.13>
ST_96 : Operation 1292 [21/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1292 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1293 [21/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1293 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1294 [23/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1294 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1295 [22/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1295 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1296 [22/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1296 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 20> <Delay = 4.13>
ST_97 : Operation 1297 [20/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1297 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1298 [20/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1298 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1299 [22/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1299 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1300 [21/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1300 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1301 [21/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1301 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 21> <Delay = 4.13>
ST_98 : Operation 1302 [19/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1302 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1303 [19/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1303 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1304 [21/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1304 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1305 [20/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1305 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1306 [20/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1306 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 22> <Delay = 4.13>
ST_99 : Operation 1307 [18/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1307 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1308 [18/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1308 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1309 [20/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1309 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1310 [19/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1310 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1311 [19/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1311 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 23> <Delay = 4.13>
ST_100 : Operation 1312 [17/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1312 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1313 [17/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1313 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1314 [19/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1314 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1315 [18/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1315 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1316 [18/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1316 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 24> <Delay = 4.13>
ST_101 : Operation 1317 [16/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1317 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1318 [16/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1318 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1319 [18/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1319 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1320 [17/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1320 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1321 [17/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1321 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 25> <Delay = 4.13>
ST_102 : Operation 1322 [15/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1322 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1323 [15/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1323 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1324 [17/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1324 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1325 [16/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1325 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1326 [16/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1326 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 26> <Delay = 4.13>
ST_103 : Operation 1327 [14/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1327 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1328 [14/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1328 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1329 [16/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1329 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1330 [15/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1330 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1331 [15/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1331 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 27> <Delay = 4.13>
ST_104 : Operation 1332 [13/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1332 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1333 [13/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1333 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1334 [15/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1334 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1335 [14/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1335 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1336 [14/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1336 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 28> <Delay = 4.13>
ST_105 : Operation 1337 [12/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1337 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1338 [12/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1338 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1339 [14/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1339 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1340 [13/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1340 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1341 [13/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1341 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 29> <Delay = 4.13>
ST_106 : Operation 1342 [11/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1342 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1343 [11/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1343 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1344 [13/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1344 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1345 [12/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1345 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1346 [12/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1346 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 30> <Delay = 4.13>
ST_107 : Operation 1347 [10/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1347 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1348 [10/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1348 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1349 [12/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1349 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1350 [11/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1350 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1351 [11/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1351 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 31> <Delay = 4.13>
ST_108 : Operation 1352 [9/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1352 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1353 [9/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1353 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1354 [11/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1354 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1355 [10/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1355 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1356 [10/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1356 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 32> <Delay = 4.13>
ST_109 : Operation 1357 [8/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1357 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1358 [8/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1358 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1359 [10/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1359 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1360 [9/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1360 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1361 [9/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1361 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 33> <Delay = 4.13>
ST_110 : Operation 1362 [7/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1362 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1363 [7/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1363 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1364 [9/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1364 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1365 [8/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1365 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1366 [8/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1366 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 34> <Delay = 4.13>
ST_111 : Operation 1367 [6/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1367 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1368 [6/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1368 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1369 [8/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1369 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1370 [7/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1370 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1371 [7/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1371 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 35> <Delay = 4.13>
ST_112 : Operation 1372 [5/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1372 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1373 [5/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1373 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1374 [7/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1374 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1375 [6/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1375 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1376 [6/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1376 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 36> <Delay = 4.13>
ST_113 : Operation 1377 [4/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1377 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1378 [4/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1378 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1379 [6/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1379 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1380 [5/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1380 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1381 [5/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1381 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 37> <Delay = 4.13>
ST_114 : Operation 1382 [3/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1382 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1383 [3/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1383 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1384 [5/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1384 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1385 [4/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1385 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1386 [4/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1386 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 38> <Delay = 4.13>
ST_115 : Operation 1387 [2/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1387 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1388 [2/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1388 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1389 [4/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1389 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1390 [3/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1390 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1391 [3/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1391 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 39> <Delay = 4.13>
ST_116 : Operation 1392 [1/36] (4.13ns)   --->   "%centercol = sdiv i32 %m2_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:611]   --->   Operation 1392 'sdiv' 'centercol' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1393 [1/36] (4.13ns)   --->   "%centerrow = sdiv i32 %m1_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:612]   --->   Operation 1393 'sdiv' 'centerrow' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1394 [3/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1394 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1395 [2/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1395 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1396 [2/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1396 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 40> <Delay = 8.51>
ST_117 : Operation 1397 [2/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1397 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1398 [1/1] (8.51ns)   --->   "%tmp_88 = mul nsw i32 %centerrow, %centercol" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1398 'mul' 'tmp_88' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1399 [1/36] (4.13ns)   --->   "%tmp_89 = sdiv i32 %m4_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1399 'sdiv' 'tmp_89' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1400 [1/1] (8.51ns)   --->   "%tmp_90 = mul nsw i32 %centerrow, %centerrow" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:614]   --->   Operation 1400 'mul' 'tmp_90' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1401 [1/36] (4.13ns)   --->   "%tmp_91 = sdiv i32 %m5_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1401 'sdiv' 'tmp_91' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1402 [1/1] (8.51ns)   --->   "%tmp_92 = mul nsw i32 %centercol, %centercol" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1402 'mul' 'tmp_92' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 41> <Delay = 6.92>
ST_118 : Operation 1403 [1/36] (4.13ns)   --->   "%tmp_87 = sdiv i32 %m3_load, %m0_load" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1403 'sdiv' 'tmp_87' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1404 [1/1] (2.55ns)   --->   "%mu11 = sub nsw i32 %tmp_87, %tmp_88" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:613]   --->   Operation 1404 'sub' 'mu11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_110 = shl i32 %mu11, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:619]   --->   Operation 1405 'shl' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1406 [1/1] (2.55ns)   --->   "%mu20 = sub i32 %tmp_90, %tmp_92" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:615]   --->   Operation 1406 'sub' 'mu20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_95 = sub i32 %mu20, %tmp_89" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:620]   --->   Operation 1407 'sub' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 1408 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_96 = add i32 %tmp_95, %tmp_91" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:620]   --->   Operation 1408 'add' 'tmp_96' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 1409 [1/1] (1.76ns)   --->   "br label %24" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:621]   --->   Operation 1409 'br' <Predicate = true> <Delay = 1.76>

State 119 <SV = 42> <Delay = 0.00>
ST_119 : Operation 1410 [1/1] (0.00ns)   --->   "%yc_out_write_assign = phi i32 [ %centerrow, %23 ], [ 0, %22 ]"   --->   Operation 1410 'phi' 'yc_out_write_assign' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1411 [1/1] (0.00ns)   --->   "%xc_out_write_assign = phi i32 [ %centercol, %23 ], [ 0, %22 ]"   --->   Operation 1411 'phi' 'xc_out_write_assign' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1412 [1/1] (0.00ns)   --->   "%angleycomp_write_ass = phi i32 [ %tmp_110, %23 ], [ 0, %22 ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:619]   --->   Operation 1412 'phi' 'angleycomp_write_ass' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1413 [1/1] (0.00ns)   --->   "%anglexcomp_write_ass = phi i32 [ %tmp_96, %23 ], [ 0, %22 ]" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:620]   --->   Operation 1413 'phi' 'anglexcomp_write_ass' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1414 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32 } undef, i32 %xc_out_write_assign, 0" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:627]   --->   Operation 1414 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1415 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32 } %mrv, i32 %yc_out_write_assign, 1" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:627]   --->   Operation 1415 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1416 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32 } %mrv_1, i32 %anglexcomp_write_ass, 2" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:627]   --->   Operation 1416 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1417 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32 } %mrv_2, i32 %angleycomp_write_ass, 3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:627]   --->   Operation 1417 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1418 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32 } %mrv_3" [./include/imgproc/../imgproc/xf_resize_down_area.hpp:627]   --->   Operation 1418 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('Hweight[0]', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:241) [13]  (0 ns)
	'getelementptr' operation ('Hweight_0_addr', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:305) [32]  (0 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:305) of constant 0 on array 'Hweight[0]', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:241 [33]  (3.25 ns)

 <State 2>: 5.67ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('x.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:307) [41]  (0 ns)
	'sub' operation ('tmp_s', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:313) [54]  (2.4 ns)
	'icmp' operation ('tmp_1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:313) [55]  (2.46 ns)
	'select' operation ('tmp_6', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:313) [57]  (0.805 ns)

 <State 3>: 5.97ns
The critical path consists of the following:
	'call' operation ('call_ret1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:315) to 'Inverse' [58]  (5.97 ns)

 <State 4>: 6.94ns
The critical path consists of the following:
	'add' operation ('Xtemp1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:312) [52]  (2.37 ns)
	'icmp' operation ('tmp_9', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:321) [70]  (1.88 ns)
	'select' operation ('offset_temp1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:321) [71]  (0.692 ns)
	'icmp' operation ('tmp_12', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:322) [74]  (1.99 ns)

 <State 5>: 7.36ns
The critical path consists of the following:
	'select' operation ('offset_temp0', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:322) [75]  (0.697 ns)
	'sub' operation ('tmp_16', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:327) [81]  (2.43 ns)
	'icmp' operation ('tmp_17', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:327) [82]  (2.46 ns)
	multiplexor before 'phi' operation ('wind') [94]  (1.77 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('temp', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:330) [85]  (8.51 ns)

 <State 7>: 6.22ns
The critical path consists of the following:
	'icmp' operation ('tmp_22', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:318) [98]  (1.99 ns)
	'select' operation ('p_v1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:318) [99]  (0.697 ns)
	'icmp' operation ('tmp_23', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:321) [102]  (1.99 ns)
	'select' operation ('smax2', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:321) [103]  (0 ns)
	'sub' operation ('tmp_24', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:340) [105]  (1.55 ns)

 <State 8>: 2.08ns
The critical path consists of the following:
	'phi' operation ('count_1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:334) with incoming values : ('tmp_20', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:334) ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:334) ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:357) [96]  (0 ns)
	'add' operation ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:334) [106]  (2.08 ns)

 <State 9>: 6.85ns
The critical path consists of the following:
	'sub' operation ('tmp_58', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:349) [148]  (2.43 ns)
	'icmp' operation ('tmp_60', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:349) [150]  (2.46 ns)
	multiplexor before 'phi' operation ('count') with incoming values : ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:334) ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:357) [180]  (1.77 ns)
	blocking operation 0.187 ns on control path)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_63', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:354) [157]  (8.51 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:354) of variable 'tmp_64', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:354 on array 'Hweight[3]', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:241 [162]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'phi' operation ('count') with incoming values : ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:334) ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:357) [180]  (0 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:359) of variable 'count' on array 'Hreq[3]', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:250 [203]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Hstart_addr_1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:360) [218]  (0 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:360) of variable 'start_index_cast_cas', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:360 on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [220]  (3.25 ns)

 <State 14>: 5.64ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('x.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:364) [228]  (0 ns)
	'sub' operation ('tmp_30', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:370) [241]  (2.37 ns)
	'icmp' operation ('tmp_31', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:370) [242]  (2.46 ns)
	'select' operation ('tmp_33', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:370) [244]  (0.805 ns)

 <State 15>: 5.97ns
The critical path consists of the following:
	'call' operation ('call_ret', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:371) to 'Inverse' [245]  (5.97 ns)

 <State 16>: 6.68ns
The critical path consists of the following:
	'add' operation ('Ytemp1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:369) [239]  (2.34 ns)
	'icmp' operation ('tmp_40', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:376) [257]  (1.77 ns)
	'select' operation ('offset_temp1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:376) [258]  (0.687 ns)
	'icmp' operation ('tmp_41', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:377) [261]  (1.88 ns)

 <State 17>: 7.33ns
The critical path consists of the following:
	'select' operation ('offset_temp0', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:377) [262]  (0.692 ns)
	'sub' operation ('tmp_44', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:382) [268]  (2.4 ns)
	'icmp' operation ('tmp_45', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:382) [269]  (2.46 ns)
	multiplexor before 'phi' operation ('t.V') with incoming values : ('tmp_49', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:387) ('k.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:387) ('k.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:407) [281]  (1.77 ns)

 <State 18>: 8.51ns
The critical path consists of the following:
	'mul' operation ('temp', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:384) [272]  (8.51 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Vweight_addr_1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:385) [275]  (0 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:385) of variable 'tmp_47', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:385 on array 'Vweight', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:241 [276]  (3.25 ns)

 <State 20>: 5.2ns
The critical path consists of the following:
	'icmp' operation ('tmp_52', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:376) [290]  (1.88 ns)
	'select' operation ('smax3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:376) [291]  (0 ns)
	'sub' operation ('tmp_53', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:394) [293]  (1.64 ns)
	'add' operation ('k.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:387) [296]  (1.68 ns)

 <State 21>: 6.82ns
The critical path consists of the following:
	'sub' operation ('tmp_67', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:401) [315]  (2.4 ns)
	'icmp' operation ('tmp_69', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:401) [317]  (2.46 ns)
	multiplexor before 'phi' operation ('k.V') with incoming values : ('k.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:387) ('k.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:407) [333]  (1.77 ns)
	blocking operation 0.187 ns on control path)

 <State 22>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_83', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:405) [324]  (8.51 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Vweight_addr_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:405) [327]  (0 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:405) of variable 'tmp_84', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:405 on array 'Vweight', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:241 [328]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'phi' operation ('count') with incoming values : ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:399) ('count', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:408) [334]  (0 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:410) of variable 'count' on array 'Vreq', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:250 [337]  (3.25 ns)

 <State 25>: 2.11ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:416) [346]  (1.13 ns)
	blocking operation 0.978 ns on control path)

 <State 26>: 3.25ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('x.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:418) [353]  (0 ns)
	'getelementptr' operation ('lbuf_in_1_V_addr', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:426) [365]  (0 ns)
	'load' operation ('lbuf_in_1_V_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:426) on array 'lbuf_in[1].V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:232 [366]  (3.25 ns)

 <State 27>: 6.89ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:422) [362]  (3.63 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:422) of variable 'tmp.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:422 on array 'lbuf_in[5].V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:232 [364]  (3.25 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 4.43ns
The critical path consists of the following:
	'icmp' operation ('tmp_71', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:610) [1076]  (2.47 ns)
	multiplexor before 'phi' operation ('centerrow') with incoming values : ('centerrow', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:612) [1099]  (1.77 ns)
	blocking operation 0.187 ns on control path)

 <State 30>: 5.33ns
The critical path consists of the following:
	'add' operation ('ret_V_1_1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:467) [488]  (2.08 ns)
	'getelementptr' operation ('Vweight_addr_5', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:467) [490]  (0 ns)
	'load' operation ('Vweight_load_1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:467) on array 'Vweight', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:241 [491]  (3.25 ns)

 <State 31>: 5.33ns
The critical path consists of the following:
	'add' operation ('ret_V_1_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:467) [501]  (2.08 ns)
	'getelementptr' operation ('Vweight_addr_7', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:467) [503]  (0 ns)
	'load' operation ('Vweight_load_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:467) on array 'Vweight', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:241 [504]  (3.25 ns)

 <State 32>: 7.36ns
The critical path consists of the following:
	'load' operation ('Vstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:439) on array 'Vstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [465]  (3.25 ns)
	'select' operation ('p_3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:437) [470]  (0.7 ns)
	'icmp' operation ('tmp_76', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) [477]  (2.43 ns)
	'or' operation ('p_s', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) [478]  (0.978 ns)

 <State 33>: 4.7ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:472) [527]  (1.77 ns)
	blocking operation 2.93 ns on control path)

 <State 34>: 9.1ns
The critical path consists of the following:
	'load' operation ('Hstart_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:537) on array 'Hstart', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:248 [633]  (3.25 ns)
	'add' operation ('ret.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [640]  (1.68 ns)
	'icmp' operation ('tmp_107', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:540) [643]  (2.21 ns)
	blocking operation 1.96 ns on control path)

 <State 35>: 8.13ns
The critical path consists of the following:
	'load' operation ('D1_0_V_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:546) on local variable 'D1[0].V' [674]  (0 ns)
	'select' operation ('buf_read_area_win_V_4', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:546) [685]  (0.694 ns)
	'call' operation ('call_ret3', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'xfExtractPixels' [721]  (2.48 ns)
	'call' operation ('call_ret8', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'xfExtractPixels' [751]  (2.48 ns)
	'call' operation ('call_ret13', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:144->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'xfExtractPixels' [781]  (2.48 ns)

 <State 36>: 8.24ns
The critical path consists of the following:
	'load' operation ('lbuf_in_4_V_load_2', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:529) on array 'lbuf_in[4].V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:232 [554]  (3.25 ns)
	multiplexor before 'phi' operation ('buf_read_area_win[4][4].V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:512) with incoming values : ('lbuf_in_4_V_load_2', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:529) ('storemerge', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:512) [630]  (1.81 ns)
	'phi' operation ('buf_read_area_win[4][4].V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:512) with incoming values : ('lbuf_in_4_V_load_2', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:529) ('storemerge', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:512) [630]  (0 ns)
	'select' operation ('D4[4].V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:546) [714]  (0.694 ns)
	'call' operation ('call_ret26', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'xfExtractPixels' [859]  (2.48 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:183->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) of variable 'data4[4].V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:147->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561 on local variable 'data4[4].V' [1008]  (0 ns)

 <State 37>: 4.06ns
The critical path consists of the following:
	'load' operation ('Hweight_0_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) on array 'Hweight[0]', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:241 [914]  (3.25 ns)
	'select' operation ('Wx[0]', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:184->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) [920]  (0.805 ns)

 <State 38>: 6.38ns
The critical path consists of the following:
	'call' operation ('Pixel_i', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'CoreProcessDownArea' [959]  (6.38 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	'call' operation ('Pixel_i', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'CoreProcessDownArea' [959]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	'call' operation ('Pixel_i', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'CoreProcessDownArea' [959]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	'call' operation ('Pixel_i', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'CoreProcessDownArea' [959]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	'call' operation ('Pixel_i', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:198->./include/imgproc/../imgproc/xf_resize_down_area.hpp:561) to 'CoreProcessDownArea' [959]  (8.75 ns)

 <State 43>: 6.89ns
The critical path consists of the following:
	'load' operation ('countpx_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:563) on local variable 'countpx' [646]  (0 ns)
	'add' operation ('countpx', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:563) [960]  (2.55 ns)
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 44>: 4.63ns
The critical path consists of the following:
	'phi' operation ('tmp.V') [1004]  (0 ns)
	'select' operation ('tmp.V', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:579) [1005]  (0.993 ns)
	fifo write on port 'resize_out_V_V' (./include/imgproc/../imgproc/xf_resize_down_area.hpp:579) [1006]  (3.63 ns)

 <State 45>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 46>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 47>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 48>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 49>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 50>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 51>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 52>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 53>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 54>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 55>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 56>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 57>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 58>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 59>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 60>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 61>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 62>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 63>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 64>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 65>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 66>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 67>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 68>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 69>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 70>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 71>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 72>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 73>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 74>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 75>: 4.34ns
The critical path consists of the following:
	'srem' operation ('col', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:566) [984]  (4.34 ns)

 <State 76>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:565) [974]  (8.5 ns)

 <State 77>: 6.63ns
The critical path consists of the following:
	'sub' operation ('neg_mul', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:565) [975]  (3.55 ns)
	'select' operation ('tmp_118', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:565) [981]  (0 ns)
	'sub' operation ('neg_ti', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:565) [982]  (2.31 ns)
	'select' operation ('row', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:565) [983]  (0.766 ns)

 <State 78>: 6.92ns
The critical path consists of the following:
	'mul' operation ('tmp_120', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:572) [991]  (6.92 ns)

 <State 79>: 6.92ns
The critical path consists of the following:
	'mul' operation ('tmp_119', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:571) [989]  (6.92 ns)

 <State 80>: 4.32ns
The critical path consists of the following:
	'load' operation ('m0_load_1', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:568) on local variable 'm0' [967]  (0 ns)
	'add' operation ('m0', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:568) [986]  (2.55 ns)
	'store' operation (./include/imgproc/../imgproc/xf_resize_down_area.hpp:568) of variable 'm0', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:568 on local variable 'm0' [1001]  (1.77 ns)

 <State 81>: 2.88ns
The critical path consists of the following:
	'add' operation ('weight_index', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:593) [1065]  (2.08 ns)
	'select' operation ('weight_index', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:447) [1069]  (0.805 ns)

 <State 82>: 4.13ns
The critical path consists of the following:
	'load' operation ('m4_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:614) on local variable 'm4' [1082]  (0 ns)
	'sdiv' operation ('tmp_89', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:614) [1089]  (4.13 ns)

 <State 83>: 4.13ns
The critical path consists of the following:
	'load' operation ('m3_load', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:613) on local variable 'm3' [1081]  (0 ns)
	'sdiv' operation ('tmp_87', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:613) [1086]  (4.13 ns)

 <State 84>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 85>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 86>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 87>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 88>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 89>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 90>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 91>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 92>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 93>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 94>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 95>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 96>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 97>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 98>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 99>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 100>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 101>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 102>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 103>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 104>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 105>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 106>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 107>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 108>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 109>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 110>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 111>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 113>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 114>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 115>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 116>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('centercol', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:611) [1084]  (4.13 ns)

 <State 117>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_88', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:613) [1087]  (8.51 ns)

 <State 118>: 6.92ns
The critical path consists of the following:
	'sub' operation ('mu20', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:615) [1094]  (2.55 ns)
	'sub' operation ('tmp_95', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:620) [1095]  (0 ns)
	'add' operation ('tmp_96', ./include/imgproc/../imgproc/xf_resize_down_area.hpp:620) [1096]  (4.37 ns)

 <State 119>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
