[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sun Jul  7 08:47:04 2024
[*]
[dumpfile] "/home/matt/work/asic-workshop/shuttle-tt08/tt08-analog-r2r-dac-3v3/verilog/test/r2r_dac_control.vcd"
[dumpfile_mtime] "Sun Jul  7 08:45:23 2024"
[dumpfile_size] 47503
[savefile] "/home/matt/work/asic-workshop/shuttle-tt08/tt08-analog-r2r-dac-3v3/verilog/test/r2r_dac_control.gtkw"
[timestart] 0
[size] 1848 1009
[pos] -1 -1
*-29.700001 3650000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 333
[signals_width] 234
[sst_expanded] 1
[sst_vpaned_height] 320
@28
r2r_dac_control.clk
r2r_dac_control.n_rst
@22
r2r_dac_control.data[7:0]
@28
r2r_dac_control.load_divider
@23
r2r_dac_control.divider[7:0]
@28
r2r_dac_control.ext_data
@800022
r2r_dac_control.r2r_out[7:0]
@28
(0)r2r_dac_control.r2r_out[7:0]
(1)r2r_dac_control.r2r_out[7:0]
(2)r2r_dac_control.r2r_out[7:0]
(3)r2r_dac_control.r2r_out[7:0]
(4)r2r_dac_control.r2r_out[7:0]
(5)r2r_dac_control.r2r_out[7:0]
(6)r2r_dac_control.r2r_out[7:0]
(7)r2r_dac_control.r2r_out[7:0]
@8022
r2r_dac_control.r2r_out[7:0]
@20000
-
@1001200
-group_end
[pattern_trace] 1
[pattern_trace] 0
