###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       113233   # Number of WRITE/WRITEP commands
num_reads_done                 =      1386820   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1076344   # Number of read row buffer hits
num_read_cmds                  =      1386812   # Number of READ/READP commands
num_writes_done                =       113237   # Number of read requests issued
num_write_row_hits             =        71890   # Number of write row buffer hits
num_act_cmds                   =       354209   # Number of ACT commands
num_pre_cmds                   =       354180   # Number of PRE commands
num_ondemand_pres              =       328366   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9442072   # Cyles of rank active rank.0
rank_active_cycles.1           =      9228501   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       557928   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       771499   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1415748   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        33041   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8980   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5570   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5533   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3288   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2742   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2211   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1221   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1032   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20692   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           23   # Write cmd latency (cycles)
write_latency[60-79]           =           53   # Write cmd latency (cycles)
write_latency[80-99]           =          107   # Write cmd latency (cycles)
write_latency[100-119]         =          168   # Write cmd latency (cycles)
write_latency[120-139]         =          303   # Write cmd latency (cycles)
write_latency[140-159]         =          470   # Write cmd latency (cycles)
write_latency[160-179]         =          676   # Write cmd latency (cycles)
write_latency[180-199]         =          943   # Write cmd latency (cycles)
write_latency[200-]            =       110480   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       333583   # Read request latency (cycles)
read_latency[40-59]            =       134747   # Read request latency (cycles)
read_latency[60-79]            =       151334   # Read request latency (cycles)
read_latency[80-99]            =        93212   # Read request latency (cycles)
read_latency[100-119]          =        77022   # Read request latency (cycles)
read_latency[120-139]          =        67355   # Read request latency (cycles)
read_latency[140-159]          =        53466   # Read request latency (cycles)
read_latency[160-179]          =        45328   # Read request latency (cycles)
read_latency[180-199]          =        38745   # Read request latency (cycles)
read_latency[200-]             =       392020   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.65259e+08   # Write energy
read_energy                    =  5.59163e+09   # Read energy
act_energy                     =  9.69116e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.67805e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7032e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89185e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75858e+09   # Active standby energy rank.1
average_read_latency           =      202.963   # Average read request latency (cycles)
average_interarrival           =      6.66641   # Average request interarrival latency (cycles)
total_energy                   =  2.01192e+10   # Total energy (pJ)
average_power                  =      2011.92   # Average power (mW)
average_bandwidth              =      12.8005   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       112716   # Number of WRITE/WRITEP commands
num_reads_done                 =      1428710   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1100056   # Number of read row buffer hits
num_read_cmds                  =      1428707   # Number of READ/READP commands
num_writes_done                =       112744   # Number of read requests issued
num_write_row_hits             =        70307   # Number of write row buffer hits
num_act_cmds                   =       373624   # Number of ACT commands
num_pre_cmds                   =       373594   # Number of PRE commands
num_ondemand_pres              =       347968   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9374405   # Cyles of rank active rank.0
rank_active_cycles.1           =      9311373   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       625595   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       688627   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1458579   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32011   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8741   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5615   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5586   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3379   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2623   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2159   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1229   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1035   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20542   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           18   # Write cmd latency (cycles)
write_latency[40-59]           =           20   # Write cmd latency (cycles)
write_latency[60-79]           =           47   # Write cmd latency (cycles)
write_latency[80-99]           =          106   # Write cmd latency (cycles)
write_latency[100-119]         =          139   # Write cmd latency (cycles)
write_latency[120-139]         =          223   # Write cmd latency (cycles)
write_latency[140-159]         =          339   # Write cmd latency (cycles)
write_latency[160-179]         =          524   # Write cmd latency (cycles)
write_latency[180-199]         =          768   # Write cmd latency (cycles)
write_latency[200-]            =       110529   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       325846   # Read request latency (cycles)
read_latency[40-59]            =       133262   # Read request latency (cycles)
read_latency[60-79]            =       154968   # Read request latency (cycles)
read_latency[80-99]            =        96354   # Read request latency (cycles)
read_latency[100-119]          =        79485   # Read request latency (cycles)
read_latency[120-139]          =        70334   # Read request latency (cycles)
read_latency[140-159]          =        57235   # Read request latency (cycles)
read_latency[160-179]          =        48486   # Read request latency (cycles)
read_latency[180-199]          =        41503   # Read request latency (cycles)
read_latency[200-]             =       421232   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.62678e+08   # Write energy
read_energy                    =  5.76055e+09   # Read energy
act_energy                     =  1.02224e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.00286e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.30541e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84963e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8103e+09   # Active standby energy rank.1
average_read_latency           =      215.223   # Average read request latency (cycles)
average_interarrival           =      6.48719   # Average request interarrival latency (cycles)
total_energy                   =  2.03409e+10   # Total energy (pJ)
average_power                  =      2034.09   # Average power (mW)
average_bandwidth              =      13.1537   # Average bandwidth
