// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/31/2019 15:49:47"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hdmi_init (
	select,
	reset_toggle,
	clk_ref,
	hdmi_tx_int,
	state_out,
	clk_100hz_out,
	ready_out,
	reset_out,
	i2c_states,
	ack_out,
	i2c_sda,
	i2c_scl,
	i2c_sda_test,
	i2c_scl_test);
input 	select;
input 	reset_toggle;
input 	clk_ref;
input 	hdmi_tx_int;
output 	[3:0] state_out;
output 	clk_100hz_out;
output 	ready_out;
output 	reset_out;
output 	[7:0] i2c_states;
output 	ack_out;
output 	i2c_sda;
output 	i2c_scl;
output 	i2c_sda_test;
output 	i2c_scl_test;

// Design Ports Information
// hdmi_tx_int	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// state_out[0]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// state_out[1]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// state_out[2]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// state_out[3]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk_100hz_out	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ready_out	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// reset_out	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_states[0]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_states[1]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_states[2]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_states[3]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_states[4]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_states[5]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_states[6]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_states[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ack_out	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_scl	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_sda_test	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_scl_test	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// i2c_sda	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk_ref	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// select	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_toggle	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \hdmi_tx_int~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_ref~input_o ;
wire \clk_ref~inputCLKENA0_outclk ;
wire \clk_divider|count[6]~DUPLICATE_q ;
wire \clk_divider|Add0~25_sumout ;
wire \clk_divider|Add0~26 ;
wire \clk_divider|Add0~21_sumout ;
wire \clk_divider|Add0~22 ;
wire \clk_divider|Add0~17_sumout ;
wire \clk_divider|count[2]~DUPLICATE_q ;
wire \clk_divider|Add0~18 ;
wire \clk_divider|Add0~45_sumout ;
wire \clk_divider|Add0~46 ;
wire \clk_divider|Add0~49_sumout ;
wire \clk_divider|Add0~50 ;
wire \clk_divider|Add0~6 ;
wire \clk_divider|Add0~9_sumout ;
wire \clk_divider|Add0~10 ;
wire \clk_divider|Add0~29_sumout ;
wire \clk_divider|count[7]~DUPLICATE_q ;
wire \clk_divider|Add0~30 ;
wire \clk_divider|Add0~1_sumout ;
wire \clk_divider|count[8]~DUPLICATE_q ;
wire \reset_toggle~input_o ;
wire \select~input_o ;
wire \sr_latch_n|comb~0_combout ;
wire \sr_latch_n|always0~0_combout ;
wire \sr_latch_n|output_Q~combout ;
wire \clk_divider|Add0~2 ;
wire \clk_divider|Add0~33_sumout ;
wire \clk_divider|count[9]~DUPLICATE_q ;
wire \clk_divider|Add0~34 ;
wire \clk_divider|Add0~37_sumout ;
wire \clk_divider|Add0~38 ;
wire \clk_divider|Add0~13_sumout ;
wire \clk_divider|Equal0~0_combout ;
wire \clk_divider|count[12]~DUPLICATE_q ;
wire \clk_divider|Add0~14 ;
wire \clk_divider|Add0~41_sumout ;
wire \clk_divider|Equal0~1_combout ;
wire \clk_divider|count[11]~0_combout ;
wire \clk_divider|count[5]~DUPLICATE_q ;
wire \clk_divider|Add0~5_sumout ;
wire \clk_divider|i2c_clk~0_combout ;
wire \clk_divider|i2c_clk~q ;
wire \state.STATE_IDLE~q ;
wire \i2c|master|Add0~29_sumout ;
wire \i2c|master|state[2]~DUPLICATE_q ;
wire \i2c|master|count[7]~0_combout ;
wire \i2c|master|Equal0~1_combout ;
wire \i2c|master|count[7]~1_combout ;
wire \i2c|master|command_index[1]~0_combout ;
wire \i2c|master|command_index[1]~1_combout ;
wire \i2c|master|command_index[1]~feeder_combout ;
wire \i2c|master|command_index[1]~DUPLICATE_q ;
wire \i2c|master|command_index[0]~2_combout ;
wire \i2c|master|Selector7~3_combout ;
wire \i2c|master|count[7]~2_combout ;
wire \i2c|master|Add0~30 ;
wire \i2c|master|Add0~25_sumout ;
wire \i2c|master|Add0~26 ;
wire \i2c|master|Add0~21_sumout ;
wire \i2c|master|Add0~22 ;
wire \i2c|master|Add0~13_sumout ;
wire \i2c|master|count[3]~DUPLICATE_q ;
wire \i2c|master|Add0~14 ;
wire \i2c|master|Add0~17_sumout ;
wire \i2c|master|count[7]~DUPLICATE_q ;
wire \i2c|master|Add0~18 ;
wire \i2c|master|Add0~9_sumout ;
wire \i2c|master|Add0~10 ;
wire \i2c|master|Add0~5_sumout ;
wire \i2c|master|Add0~6 ;
wire \i2c|master|Add0~1_sumout ;
wire \i2c|master|Equal0~0_combout ;
wire \i2c|master|Selector7~0_combout ;
wire \i2c|master|Selector7~1_combout ;
wire \i2c|master|Selector7~2_combout ;
wire \i2c|master|finish~0_combout ;
wire \i2c|master|finish~DUPLICATE_q ;
wire \Selector10~0_combout ;
wire \delay[1]~0_combout ;
wire \Selector11~0_combout ;
wire \state.STATE_BEGIN~q ;
wire \state.STATE_BEGIN~DUPLICATE_q ;
wire \Add1~21_sumout ;
wire \Selector6~0_combout ;
wire \Add1~22 ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \Selector4~0_combout ;
wire \count[2]~DUPLICATE_q ;
wire \Add1~10 ;
wire \Add1~17_sumout ;
wire \Selector3~0_combout ;
wire \Add1~18 ;
wire \Add1~5_sumout ;
wire \i2c|master|finish~q ;
wire \Selector2~0_combout ;
wire \count[4]~DUPLICATE_q ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \Selector1~0_combout ;
wire \i2c|master|Selector28~0_combout ;
wire \Selector7~0_combout ;
wire \initialized~q ;
wire \delay[1]~1_combout ;
wire \delay[1]~2_combout ;
wire \Selector9~0_combout ;
wire \Selector8~0_combout ;
wire \Selector13~0_combout ;
wire \state.STATE_WRITE~q ;
wire \state.STATE_CHECK~q ;
wire \Selector15~0_combout ;
wire \state.STATE_STOP~q ;
wire \Add1~13_sumout ;
wire \Selector5~0_combout ;
wire \always0~0_combout ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \state.STATE_IDLE~DUPLICATE_q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \start~q ;
wire \i2c|master|state[1]~1_combout ;
wire \i2c|master|state[0]~0_combout ;
wire \i2c|master|state[3]~2_combout ;
wire \i2c|master|Selector28~7_combout ;
wire \i2c|master|Selector28~6_combout ;
wire \i2c|master|Selector28~5_combout ;
wire \i2c|master|Selector28~8_combout ;
wire \i2c|master|Selector28~1_combout ;
wire \i2c|master|Selector29~1_combout ;
wire \i2c|master|Selector34~0_combout ;
wire \WideOr13~0_combout ;
wire \i2c|master|current_data[2]~2_combout ;
wire \WideOr6~0_combout ;
wire \WideOr9~0_combout ;
wire \i2c|master|Selector35~0_combout ;
wire \i2c|master|current_data[0]~4_combout ;
wire \i2c|master|ack~0_combout ;
wire \i2c|master|current_data[0]~5_combout ;
wire \i2c|master|Selector35~1_combout ;
wire \i2c|master|current_data[2]~3_combout ;
wire \WideOr10~0_combout ;
wire \i2c|master|Selector35~2_combout ;
wire \i2c|master|current_data[8]~0_combout ;
wire \i2c|master|current_data[8]~1_combout ;
wire \i2c|master|Selector34~1_combout ;
wire \WideOr17~0_combout ;
wire \i2c|master|Selector34~2_combout ;
wire \WideOr8~0_combout ;
wire \i2c|master|Selector33~0_combout ;
wire \i2c|master|Selector33~1_combout ;
wire \i2c|master|Selector32~0_combout ;
wire \WideOr15~0_combout ;
wire \i2c|master|Selector32~1_combout ;
wire \i2c|master|Selector31~0_combout ;
wire \i2c|master|Selector30~0_combout ;
wire \WideOr14~0_combout ;
wire \i2c|master|Selector31~1_combout ;
wire \i2c|master|Selector30~2_combout ;
wire \i2c|master|Selector30~1_combout ;
wire \i2c|master|Selector30~3_combout ;
wire \i2c|master|Selector29~0_combout ;
wire \i2c|master|Selector29~2_combout ;
wire \WideOr12~0_combout ;
wire \i2c|master|Selector29~3_combout ;
wire \i2c|master|Selector28~4_combout ;
wire \i2c|master|Selector28~10_combout ;
wire \i2c|master|Selector28~2_combout ;
wire \i2c|master|Selector28~3_combout ;
wire \i2c|master|Selector28~9_combout ;
wire \i2c|master|i2c_sda~DUPLICATE_q ;
wire \i2c|master|Selector10~0_combout ;
wire \i2c|master|i2c_sda~q ;
wire \state_out~5_combout ;
wire \state_out~6_combout ;
wire \state_out~7_combout ;
wire \state_out~8_combout ;
wire \i2c|master|ack~3_combout ;
wire \i2c_sda~input_o ;
wire \i2c|master|ack~4_combout ;
wire \i2c|master|ack~2_combout ;
wire \i2c|master|ack~1_combout ;
wire \i2c|master|ack~q ;
wire \i2c|master|i2c_scl~0_combout ;
wire \i2c|master|i2c_scl~q ;
wire [8:0] \i2c|master|current_data ;
wire [7:0] \i2c|master|command_index ;
wire [5:0] count;
wire [2:0] delay;
wire [7:0] \i2c|master|state ;
wire [7:0] \i2c|master|count ;
wire [12:0] \clk_divider|count ;


// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \state_out[0]~output (
	.i(\state_out~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[0]),
	.obar());
// synopsys translate_off
defparam \state_out[0]~output .bus_hold = "false";
defparam \state_out[0]~output .open_drain_output = "false";
defparam \state_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \state_out[1]~output (
	.i(\state_out~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[1]),
	.obar());
// synopsys translate_off
defparam \state_out[1]~output .bus_hold = "false";
defparam \state_out[1]~output .open_drain_output = "false";
defparam \state_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \state_out[2]~output (
	.i(\state_out~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[2]),
	.obar());
// synopsys translate_off
defparam \state_out[2]~output .bus_hold = "false";
defparam \state_out[2]~output .open_drain_output = "false";
defparam \state_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \state_out[3]~output (
	.i(\state_out~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[3]),
	.obar());
// synopsys translate_off
defparam \state_out[3]~output .bus_hold = "false";
defparam \state_out[3]~output .open_drain_output = "false";
defparam \state_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \clk_100hz_out~output (
	.i(\clk_divider|i2c_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_100hz_out),
	.obar());
// synopsys translate_off
defparam \clk_100hz_out~output .bus_hold = "false";
defparam \clk_100hz_out~output .open_drain_output = "false";
defparam \clk_100hz_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \ready_out~output (
	.i(\i2c|master|finish~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ready_out),
	.obar());
// synopsys translate_off
defparam \ready_out~output .bus_hold = "false";
defparam \ready_out~output .open_drain_output = "false";
defparam \ready_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \reset_out~output (
	.i(\sr_latch_n|output_Q~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reset_out),
	.obar());
// synopsys translate_off
defparam \reset_out~output .bus_hold = "false";
defparam \reset_out~output .open_drain_output = "false";
defparam \reset_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \i2c_states[0]~output (
	.i(\i2c|master|state [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[0]),
	.obar());
// synopsys translate_off
defparam \i2c_states[0]~output .bus_hold = "false";
defparam \i2c_states[0]~output .open_drain_output = "false";
defparam \i2c_states[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \i2c_states[1]~output (
	.i(\i2c|master|state [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[1]),
	.obar());
// synopsys translate_off
defparam \i2c_states[1]~output .bus_hold = "false";
defparam \i2c_states[1]~output .open_drain_output = "false";
defparam \i2c_states[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \i2c_states[2]~output (
	.i(\i2c|master|state [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[2]),
	.obar());
// synopsys translate_off
defparam \i2c_states[2]~output .bus_hold = "false";
defparam \i2c_states[2]~output .open_drain_output = "false";
defparam \i2c_states[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \i2c_states[3]~output (
	.i(\i2c|master|state [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[3]),
	.obar());
// synopsys translate_off
defparam \i2c_states[3]~output .bus_hold = "false";
defparam \i2c_states[3]~output .open_drain_output = "false";
defparam \i2c_states[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \i2c_states[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[4]),
	.obar());
// synopsys translate_off
defparam \i2c_states[4]~output .bus_hold = "false";
defparam \i2c_states[4]~output .open_drain_output = "false";
defparam \i2c_states[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \i2c_states[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[5]),
	.obar());
// synopsys translate_off
defparam \i2c_states[5]~output .bus_hold = "false";
defparam \i2c_states[5]~output .open_drain_output = "false";
defparam \i2c_states[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \i2c_states[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[6]),
	.obar());
// synopsys translate_off
defparam \i2c_states[6]~output .bus_hold = "false";
defparam \i2c_states[6]~output .open_drain_output = "false";
defparam \i2c_states[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \i2c_states[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[7]),
	.obar());
// synopsys translate_off
defparam \i2c_states[7]~output .bus_hold = "false";
defparam \i2c_states[7]~output .open_drain_output = "false";
defparam \i2c_states[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \ack_out~output (
	.i(\i2c|master|ack~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ack_out),
	.obar());
// synopsys translate_off
defparam \ack_out~output .bus_hold = "false";
defparam \ack_out~output .open_drain_output = "false";
defparam \ack_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \i2c_scl~output (
	.i(\i2c|master|i2c_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "false";
defparam \i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \i2c_sda_test~output (
	.i(\i2c_sda~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda_test),
	.obar());
// synopsys translate_off
defparam \i2c_sda_test~output .bus_hold = "false";
defparam \i2c_sda_test~output .open_drain_output = "false";
defparam \i2c_sda_test~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \i2c_scl_test~output (
	.i(\i2c|master|i2c_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl_test),
	.obar());
// synopsys translate_off
defparam \i2c_scl_test~output .bus_hold = "false";
defparam \i2c_scl_test~output .open_drain_output = "false";
defparam \i2c_scl_test~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \i2c_sda~output (
	.i(\i2c|master|i2c_sda~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "true";
defparam \i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_ref~input (
	.i(clk_ref),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_ref~input_o ));
// synopsys translate_off
defparam \clk_ref~input .bus_hold = "false";
defparam \clk_ref~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_ref~inputCLKENA0 (
	.inclk(\clk_ref~input_o ),
	.ena(vcc),
	.outclk(\clk_ref~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_ref~inputCLKENA0 .clock_type = "global clock";
defparam \clk_ref~inputCLKENA0 .disable_mode = "low";
defparam \clk_ref~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_ref~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_ref~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X64_Y3_N19
dffeas \clk_divider|count[6]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \clk_divider|Add0~25 (
// Equation(s):
// \clk_divider|Add0~25_sumout  = SUM(( \clk_divider|count [0] ) + ( VCC ) + ( !VCC ))
// \clk_divider|Add0~26  = CARRY(( \clk_divider|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~25_sumout ),
	.cout(\clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~25 .extended_lut = "off";
defparam \clk_divider|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \clk_divider|count[0] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[0] .is_wysiwyg = "true";
defparam \clk_divider|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N3
cyclonev_lcell_comb \clk_divider|Add0~21 (
// Equation(s):
// \clk_divider|Add0~21_sumout  = SUM(( \clk_divider|count [1] ) + ( GND ) + ( \clk_divider|Add0~26  ))
// \clk_divider|Add0~22  = CARRY(( \clk_divider|count [1] ) + ( GND ) + ( \clk_divider|Add0~26  ))

	.dataa(!\clk_divider|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~21_sumout ),
	.cout(\clk_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~21 .extended_lut = "off";
defparam \clk_divider|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N5
dffeas \clk_divider|count[1] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[1] .is_wysiwyg = "true";
defparam \clk_divider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \clk_divider|Add0~17 (
// Equation(s):
// \clk_divider|Add0~17_sumout  = SUM(( \clk_divider|count[2]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~22  ))
// \clk_divider|Add0~18  = CARRY(( \clk_divider|count[2]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~17_sumout ),
	.cout(\clk_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~17 .extended_lut = "off";
defparam \clk_divider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N7
dffeas \clk_divider|count[2]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N9
cyclonev_lcell_comb \clk_divider|Add0~45 (
// Equation(s):
// \clk_divider|Add0~45_sumout  = SUM(( \clk_divider|count [3] ) + ( GND ) + ( \clk_divider|Add0~18  ))
// \clk_divider|Add0~46  = CARRY(( \clk_divider|count [3] ) + ( GND ) + ( \clk_divider|Add0~18  ))

	.dataa(gnd),
	.datab(!\clk_divider|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~45_sumout ),
	.cout(\clk_divider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~45 .extended_lut = "off";
defparam \clk_divider|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N11
dffeas \clk_divider|count[3] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[3] .is_wysiwyg = "true";
defparam \clk_divider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \clk_divider|Add0~49 (
// Equation(s):
// \clk_divider|Add0~49_sumout  = SUM(( \clk_divider|count [4] ) + ( GND ) + ( \clk_divider|Add0~46  ))
// \clk_divider|Add0~50  = CARRY(( \clk_divider|count [4] ) + ( GND ) + ( \clk_divider|Add0~46  ))

	.dataa(gnd),
	.datab(!\clk_divider|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~49_sumout ),
	.cout(\clk_divider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~49 .extended_lut = "off";
defparam \clk_divider|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \clk_divider|count[4] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[4] .is_wysiwyg = "true";
defparam \clk_divider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N15
cyclonev_lcell_comb \clk_divider|Add0~5 (
// Equation(s):
// \clk_divider|Add0~5_sumout  = SUM(( \clk_divider|count[5]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~50  ))
// \clk_divider|Add0~6  = CARRY(( \clk_divider|count[5]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~5_sumout ),
	.cout(\clk_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~5 .extended_lut = "off";
defparam \clk_divider|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N18
cyclonev_lcell_comb \clk_divider|Add0~9 (
// Equation(s):
// \clk_divider|Add0~9_sumout  = SUM(( \clk_divider|count[6]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~6  ))
// \clk_divider|Add0~10  = CARRY(( \clk_divider|count[6]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~9_sumout ),
	.cout(\clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~9 .extended_lut = "off";
defparam \clk_divider|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N20
dffeas \clk_divider|count[6] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[6] .is_wysiwyg = "true";
defparam \clk_divider|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N21
cyclonev_lcell_comb \clk_divider|Add0~29 (
// Equation(s):
// \clk_divider|Add0~29_sumout  = SUM(( \clk_divider|count[7]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~10  ))
// \clk_divider|Add0~30  = CARRY(( \clk_divider|count[7]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~10  ))

	.dataa(!\clk_divider|count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~29_sumout ),
	.cout(\clk_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~29 .extended_lut = "off";
defparam \clk_divider|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N23
dffeas \clk_divider|count[7]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N24
cyclonev_lcell_comb \clk_divider|Add0~1 (
// Equation(s):
// \clk_divider|Add0~1_sumout  = SUM(( \clk_divider|count[8]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~30  ))
// \clk_divider|Add0~2  = CARRY(( \clk_divider|count[8]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~30  ))

	.dataa(gnd),
	.datab(!\clk_divider|count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~1_sumout ),
	.cout(\clk_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~1 .extended_lut = "off";
defparam \clk_divider|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N25
dffeas \clk_divider|count[8]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \reset_toggle~input (
	.i(reset_toggle),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_toggle~input_o ));
// synopsys translate_off
defparam \reset_toggle~input .bus_hold = "false";
defparam \reset_toggle~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \sr_latch_n|comb~0 (
// Equation(s):
// \sr_latch_n|comb~0_combout  = ( \select~input_o  ) # ( !\select~input_o  & ( !\reset_toggle~input_o  ) )

	.dataa(gnd),
	.datab(!\reset_toggle~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|comb~0 .extended_lut = "off";
defparam \sr_latch_n|comb~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \sr_latch_n|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N57
cyclonev_lcell_comb \sr_latch_n|always0~0 (
// Equation(s):
// \sr_latch_n|always0~0_combout  = ( !\reset_toggle~input_o  & ( \select~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\select~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_toggle~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|always0~0 .extended_lut = "off";
defparam \sr_latch_n|always0~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \sr_latch_n|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N51
cyclonev_lcell_comb \sr_latch_n|output_Q (
// Equation(s):
// \sr_latch_n|output_Q~combout  = ( \sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) # ( !\sr_latch_n|output_Q~combout  & ( (!\sr_latch_n|comb~0_combout  & !\sr_latch_n|always0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sr_latch_n|comb~0_combout ),
	.datad(!\sr_latch_n|always0~0_combout ),
	.datae(gnd),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|output_Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|output_Q .extended_lut = "off";
defparam \sr_latch_n|output_Q .lut_mask = 64'hF000F000FF00FF00;
defparam \sr_latch_n|output_Q .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N8
dffeas \clk_divider|count[2] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[2] .is_wysiwyg = "true";
defparam \clk_divider|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N27
cyclonev_lcell_comb \clk_divider|Add0~33 (
// Equation(s):
// \clk_divider|Add0~33_sumout  = SUM(( \clk_divider|count[9]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~2  ))
// \clk_divider|Add0~34  = CARRY(( \clk_divider|count[9]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~33_sumout ),
	.cout(\clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~33 .extended_lut = "off";
defparam \clk_divider|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N28
dffeas \clk_divider|count[9]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \clk_divider|Add0~37 (
// Equation(s):
// \clk_divider|Add0~37_sumout  = SUM(( \clk_divider|count [10] ) + ( GND ) + ( \clk_divider|Add0~34  ))
// \clk_divider|Add0~38  = CARRY(( \clk_divider|count [10] ) + ( GND ) + ( \clk_divider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~37_sumout ),
	.cout(\clk_divider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~37 .extended_lut = "off";
defparam \clk_divider|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clk_divider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N31
dffeas \clk_divider|count[10] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[10] .is_wysiwyg = "true";
defparam \clk_divider|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N33
cyclonev_lcell_comb \clk_divider|Add0~13 (
// Equation(s):
// \clk_divider|Add0~13_sumout  = SUM(( \clk_divider|count [11] ) + ( GND ) + ( \clk_divider|Add0~38  ))
// \clk_divider|Add0~14  = CARRY(( \clk_divider|count [11] ) + ( GND ) + ( \clk_divider|Add0~38  ))

	.dataa(!\clk_divider|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~13_sumout ),
	.cout(\clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~13 .extended_lut = "off";
defparam \clk_divider|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N35
dffeas \clk_divider|count[11] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[11] .is_wysiwyg = "true";
defparam \clk_divider|count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N22
dffeas \clk_divider|count[7] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[7] .is_wysiwyg = "true";
defparam \clk_divider|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N54
cyclonev_lcell_comb \clk_divider|Equal0~0 (
// Equation(s):
// \clk_divider|Equal0~0_combout  = ( \clk_divider|count [7] & ( (\clk_divider|count [0] & (!\clk_divider|count [2] & (\clk_divider|count [11] & \clk_divider|count [1]))) ) )

	.dataa(!\clk_divider|count [0]),
	.datab(!\clk_divider|count [2]),
	.datac(!\clk_divider|count [11]),
	.datad(!\clk_divider|count [1]),
	.datae(gnd),
	.dataf(!\clk_divider|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Equal0~0 .extended_lut = "off";
defparam \clk_divider|Equal0~0 .lut_mask = 64'h0000000000040004;
defparam \clk_divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N29
dffeas \clk_divider|count[9] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[9] .is_wysiwyg = "true";
defparam \clk_divider|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N37
dffeas \clk_divider|count[12]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \clk_divider|Add0~41 (
// Equation(s):
// \clk_divider|Add0~41_sumout  = SUM(( \clk_divider|count[12]~DUPLICATE_q  ) + ( GND ) + ( \clk_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~41 .extended_lut = "off";
defparam \clk_divider|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N38
dffeas \clk_divider|count[12] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[12] .is_wysiwyg = "true";
defparam \clk_divider|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \clk_divider|Equal0~1 (
// Equation(s):
// \clk_divider|Equal0~1_combout  = ( !\clk_divider|count [4] & ( (!\clk_divider|count [10] & (!\clk_divider|count [3] & (!\clk_divider|count [9] & !\clk_divider|count [12]))) ) )

	.dataa(!\clk_divider|count [10]),
	.datab(!\clk_divider|count [3]),
	.datac(!\clk_divider|count [9]),
	.datad(!\clk_divider|count [12]),
	.datae(gnd),
	.dataf(!\clk_divider|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Equal0~1 .extended_lut = "off";
defparam \clk_divider|Equal0~1 .lut_mask = 64'h8000800000000000;
defparam \clk_divider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \clk_divider|count[11]~0 (
// Equation(s):
// \clk_divider|count[11]~0_combout  = ( \clk_divider|Equal0~0_combout  & ( \clk_divider|Equal0~1_combout  & ( ((\clk_divider|count [6] & (\clk_divider|count[8]~DUPLICATE_q  & !\clk_divider|count[5]~DUPLICATE_q ))) # (\sr_latch_n|output_Q~combout ) ) ) ) # ( 
// !\clk_divider|Equal0~0_combout  & ( \clk_divider|Equal0~1_combout  & ( \sr_latch_n|output_Q~combout  ) ) ) # ( \clk_divider|Equal0~0_combout  & ( !\clk_divider|Equal0~1_combout  & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\clk_divider|Equal0~0_combout  & 
// ( !\clk_divider|Equal0~1_combout  & ( \sr_latch_n|output_Q~combout  ) ) )

	.dataa(!\clk_divider|count [6]),
	.datab(!\clk_divider|count[8]~DUPLICATE_q ),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\clk_divider|count[5]~DUPLICATE_q ),
	.datae(!\clk_divider|Equal0~0_combout ),
	.dataf(!\clk_divider|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|count[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|count[11]~0 .extended_lut = "off";
defparam \clk_divider|count[11]~0 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \clk_divider|count[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N16
dffeas \clk_divider|count[5]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \clk_divider|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N17
dffeas \clk_divider|count[5] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[5] .is_wysiwyg = "true";
defparam \clk_divider|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N26
dffeas \clk_divider|count[8] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|count[11]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[8] .is_wysiwyg = "true";
defparam \clk_divider|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \clk_divider|i2c_clk~0 (
// Equation(s):
// \clk_divider|i2c_clk~0_combout  = ( \clk_divider|Equal0~1_combout  & ( \clk_divider|i2c_clk~q  & ( ((!\clk_divider|count [8]) # ((!\clk_divider|Equal0~0_combout ) # (!\clk_divider|count[6]~DUPLICATE_q ))) # (\clk_divider|count [5]) ) ) ) # ( 
// !\clk_divider|Equal0~1_combout  & ( \clk_divider|i2c_clk~q  ) ) # ( \clk_divider|Equal0~1_combout  & ( !\clk_divider|i2c_clk~q  & ( (!\clk_divider|count [5] & (\clk_divider|count [8] & (\clk_divider|Equal0~0_combout  & \clk_divider|count[6]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\clk_divider|count [5]),
	.datab(!\clk_divider|count [8]),
	.datac(!\clk_divider|Equal0~0_combout ),
	.datad(!\clk_divider|count[6]~DUPLICATE_q ),
	.datae(!\clk_divider|Equal0~1_combout ),
	.dataf(!\clk_divider|i2c_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \clk_divider|i2c_clk~0 .lut_mask = 64'h00000002FFFFFFFD;
defparam \clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \clk_divider|i2c_clk (
	.clk(\clk_ref~input_o ),
	.d(gnd),
	.asdata(\clk_divider|i2c_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N23
dffeas \state.STATE_IDLE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector12~1_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_IDLE .is_wysiwyg = "true";
defparam \state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \i2c|master|Add0~29 (
// Equation(s):
// \i2c|master|Add0~29_sumout  = SUM(( \i2c|master|count [0] ) + ( VCC ) + ( !VCC ))
// \i2c|master|Add0~30  = CARRY(( \i2c|master|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~29_sumout ),
	.cout(\i2c|master|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~29 .extended_lut = "off";
defparam \i2c|master|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N55
dffeas \i2c|master|state[2]~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N39
cyclonev_lcell_comb \i2c|master|count[7]~0 (
// Equation(s):
// \i2c|master|count[7]~0_combout  = ( \i2c|master|state[2]~DUPLICATE_q  & ( (\i2c|master|state [3]) # (\i2c|master|state [0]) ) ) # ( !\i2c|master|state[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state [0]),
	.datad(!\i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[7]~0 .extended_lut = "off";
defparam \i2c|master|count[7]~0 .lut_mask = 64'hFFFFFFFF0FFF0FFF;
defparam \i2c|master|count[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N21
cyclonev_lcell_comb \i2c|master|Equal0~1 (
// Equation(s):
// \i2c|master|Equal0~1_combout  = ( !\i2c|master|count [1] & ( \i2c|master|count [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~1 .extended_lut = "off";
defparam \i2c|master|Equal0~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \i2c|master|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \i2c|master|count[7]~1 (
// Equation(s):
// \i2c|master|count[7]~1_combout  = ( \i2c|master|state [0] & ( (!\i2c|master|state [1] & (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [2] $ (!\i2c|master|state [3])))) ) ) # ( !\i2c|master|state [0] & ( (!\i2c|master|state [3] & 
// (!\i2c|master|state [1] & !\sr_latch_n|output_Q~combout )) ) )

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|state [3]),
	.datac(!\i2c|master|state [1]),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(!\i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[7]~1 .extended_lut = "off";
defparam \i2c|master|count[7]~1 .lut_mask = 64'hC000C00060006000;
defparam \i2c|master|count[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N45
cyclonev_lcell_comb \i2c|master|command_index[1]~0 (
// Equation(s):
// \i2c|master|command_index[1]~0_combout  = ( \i2c|master|state [0] & ( (!\i2c|master|state [1] & (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [3] $ (!\i2c|master|state [2])))) ) ) # ( !\i2c|master|state [0] & ( (!\i2c|master|state [1] & 
// (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [3] & !\i2c|master|state [2]))) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|state [3]),
	.datad(!\i2c|master|state [2]),
	.datae(gnd),
	.dataf(!\i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|command_index[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|command_index[1]~0 .extended_lut = "off";
defparam \i2c|master|command_index[1]~0 .lut_mask = 64'h8000800008800880;
defparam \i2c|master|command_index[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N23
dffeas \i2c|master|command_index[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|command_index[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|command_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|command_index[1] .is_wysiwyg = "true";
defparam \i2c|master|command_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N9
cyclonev_lcell_comb \i2c|master|command_index[1]~1 (
// Equation(s):
// \i2c|master|command_index[1]~1_combout  = ( \i2c|master|command_index [0] & ( \i2c|master|Equal0~0_combout  & ( (!\i2c|master|command_index[1]~0_combout  & (((\i2c|master|command_index [1])))) # (\i2c|master|command_index[1]~0_combout  & 
// (\i2c|master|state[2]~DUPLICATE_q  & ((\i2c|master|Equal0~1_combout ) # (\i2c|master|command_index [1])))) ) ) ) # ( !\i2c|master|command_index [0] & ( \i2c|master|Equal0~0_combout  & ( (\i2c|master|command_index [1] & 
// ((!\i2c|master|command_index[1]~0_combout ) # (\i2c|master|state[2]~DUPLICATE_q ))) ) ) ) # ( \i2c|master|command_index [0] & ( !\i2c|master|Equal0~0_combout  & ( (\i2c|master|command_index [1] & ((!\i2c|master|command_index[1]~0_combout ) # 
// (\i2c|master|state[2]~DUPLICATE_q ))) ) ) ) # ( !\i2c|master|command_index [0] & ( !\i2c|master|Equal0~0_combout  & ( (\i2c|master|command_index [1] & ((!\i2c|master|command_index[1]~0_combout ) # (\i2c|master|state[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\i2c|master|command_index[1]~0_combout ),
	.datab(!\i2c|master|state[2]~DUPLICATE_q ),
	.datac(!\i2c|master|command_index [1]),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(!\i2c|master|command_index [0]),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|command_index[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|command_index[1]~1 .extended_lut = "off";
defparam \i2c|master|command_index[1]~1 .lut_mask = 64'h0B0B0B0B0B0B0B1B;
defparam \i2c|master|command_index[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N21
cyclonev_lcell_comb \i2c|master|command_index[1]~feeder (
// Equation(s):
// \i2c|master|command_index[1]~feeder_combout  = \i2c|master|command_index[1]~1_combout 

	.dataa(gnd),
	.datab(!\i2c|master|command_index[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|command_index[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|command_index[1]~feeder .extended_lut = "off";
defparam \i2c|master|command_index[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \i2c|master|command_index[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N22
dffeas \i2c|master|command_index[1]~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|command_index[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|command_index[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|command_index[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|command_index[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N33
cyclonev_lcell_comb \i2c|master|command_index[0]~2 (
// Equation(s):
// \i2c|master|command_index[0]~2_combout  = ( \i2c|master|Equal0~1_combout  & ( \i2c|master|Equal0~0_combout  & ( (!\i2c|master|command_index[1]~0_combout  & (((\i2c|master|command_index [0])))) # (\i2c|master|command_index[1]~0_combout  & 
// (\i2c|master|state[2]~DUPLICATE_q  & (!\i2c|master|command_index[1]~DUPLICATE_q  $ (\i2c|master|command_index [0])))) ) ) ) # ( !\i2c|master|Equal0~1_combout  & ( \i2c|master|Equal0~0_combout  & ( (\i2c|master|command_index [0] & 
// ((!\i2c|master|command_index[1]~0_combout ) # (\i2c|master|state[2]~DUPLICATE_q ))) ) ) ) # ( \i2c|master|Equal0~1_combout  & ( !\i2c|master|Equal0~0_combout  & ( (\i2c|master|command_index [0] & ((!\i2c|master|command_index[1]~0_combout ) # 
// (\i2c|master|state[2]~DUPLICATE_q ))) ) ) ) # ( !\i2c|master|Equal0~1_combout  & ( !\i2c|master|Equal0~0_combout  & ( (\i2c|master|command_index [0] & ((!\i2c|master|command_index[1]~0_combout ) # (\i2c|master|state[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datab(!\i2c|master|state[2]~DUPLICATE_q ),
	.datac(!\i2c|master|command_index[1]~0_combout ),
	.datad(!\i2c|master|command_index [0]),
	.datae(!\i2c|master|Equal0~1_combout ),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|command_index[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|command_index[0]~2 .extended_lut = "off";
defparam \i2c|master|command_index[0]~2 .lut_mask = 64'h00F300F300F302F1;
defparam \i2c|master|command_index[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N50
dffeas \i2c|master|command_index[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|command_index[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|command_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|command_index[0] .is_wysiwyg = "true";
defparam \i2c|master|command_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \i2c|master|Selector7~3 (
// Equation(s):
// \i2c|master|Selector7~3_combout  = ( !\i2c|master|state [3] & ( \i2c|master|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector7~3 .extended_lut = "off";
defparam \i2c|master|Selector7~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \i2c|master|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N12
cyclonev_lcell_comb \i2c|master|count[7]~2 (
// Equation(s):
// \i2c|master|count[7]~2_combout  = ( \i2c|master|command_index[1]~DUPLICATE_q  & ( \i2c|master|Selector7~3_combout  & ( (\i2c|master|Equal0~1_combout  & (\i2c|master|Equal0~0_combout  & (\i2c|master|count[7]~1_combout  & \i2c|master|command_index [0]))) ) 
// ) ) # ( !\i2c|master|command_index[1]~DUPLICATE_q  & ( \i2c|master|Selector7~3_combout  & ( (\i2c|master|Equal0~1_combout  & (\i2c|master|Equal0~0_combout  & \i2c|master|count[7]~1_combout )) ) ) ) # ( \i2c|master|command_index[1]~DUPLICATE_q  & ( 
// !\i2c|master|Selector7~3_combout  & ( \i2c|master|count[7]~1_combout  ) ) ) # ( !\i2c|master|command_index[1]~DUPLICATE_q  & ( !\i2c|master|Selector7~3_combout  & ( \i2c|master|count[7]~1_combout  ) ) )

	.dataa(!\i2c|master|Equal0~1_combout ),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|count[7]~1_combout ),
	.datad(!\i2c|master|command_index [0]),
	.datae(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.dataf(!\i2c|master|Selector7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[7]~2 .extended_lut = "off";
defparam \i2c|master|count[7]~2 .lut_mask = 64'h0F0F0F0F01010001;
defparam \i2c|master|count[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N17
dffeas \i2c|master|count[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[0] .is_wysiwyg = "true";
defparam \i2c|master|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N3
cyclonev_lcell_comb \i2c|master|Add0~25 (
// Equation(s):
// \i2c|master|Add0~25_sumout  = SUM(( \i2c|master|count [1] ) + ( GND ) + ( \i2c|master|Add0~30  ))
// \i2c|master|Add0~26  = CARRY(( \i2c|master|count [1] ) + ( GND ) + ( \i2c|master|Add0~30  ))

	.dataa(!\i2c|master|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~25_sumout ),
	.cout(\i2c|master|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~25 .extended_lut = "off";
defparam \i2c|master|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \i2c|master|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N2
dffeas \i2c|master|count[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[1] .is_wysiwyg = "true";
defparam \i2c|master|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N6
cyclonev_lcell_comb \i2c|master|Add0~21 (
// Equation(s):
// \i2c|master|Add0~21_sumout  = SUM(( \i2c|master|count [2] ) + ( GND ) + ( \i2c|master|Add0~26  ))
// \i2c|master|Add0~22  = CARRY(( \i2c|master|count [2] ) + ( GND ) + ( \i2c|master|Add0~26  ))

	.dataa(!\i2c|master|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~21_sumout ),
	.cout(\i2c|master|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~21 .extended_lut = "off";
defparam \i2c|master|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \i2c|master|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N11
dffeas \i2c|master|count[2] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[2] .is_wysiwyg = "true";
defparam \i2c|master|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N9
cyclonev_lcell_comb \i2c|master|Add0~13 (
// Equation(s):
// \i2c|master|Add0~13_sumout  = SUM(( \i2c|master|count[3]~DUPLICATE_q  ) + ( GND ) + ( \i2c|master|Add0~22  ))
// \i2c|master|Add0~14  = CARRY(( \i2c|master|count[3]~DUPLICATE_q  ) + ( GND ) + ( \i2c|master|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~13_sumout ),
	.cout(\i2c|master|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~13 .extended_lut = "off";
defparam \i2c|master|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|master|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N32
dffeas \i2c|master|count[3]~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \i2c|master|Add0~17 (
// Equation(s):
// \i2c|master|Add0~17_sumout  = SUM(( \i2c|master|count [4] ) + ( GND ) + ( \i2c|master|Add0~14  ))
// \i2c|master|Add0~18  = CARRY(( \i2c|master|count [4] ) + ( GND ) + ( \i2c|master|Add0~14  ))

	.dataa(gnd),
	.datab(!\i2c|master|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~17_sumout ),
	.cout(\i2c|master|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~17 .extended_lut = "off";
defparam \i2c|master|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \i2c|master|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N38
dffeas \i2c|master|count[4] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[4] .is_wysiwyg = "true";
defparam \i2c|master|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N26
dffeas \i2c|master|count[7]~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N15
cyclonev_lcell_comb \i2c|master|Add0~9 (
// Equation(s):
// \i2c|master|Add0~9_sumout  = SUM(( \i2c|master|count [5] ) + ( GND ) + ( \i2c|master|Add0~18  ))
// \i2c|master|Add0~10  = CARRY(( \i2c|master|count [5] ) + ( GND ) + ( \i2c|master|Add0~18  ))

	.dataa(!\i2c|master|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~9_sumout ),
	.cout(\i2c|master|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~9 .extended_lut = "off";
defparam \i2c|master|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \i2c|master|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N5
dffeas \i2c|master|count[5] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[5] .is_wysiwyg = "true";
defparam \i2c|master|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N18
cyclonev_lcell_comb \i2c|master|Add0~5 (
// Equation(s):
// \i2c|master|Add0~5_sumout  = SUM(( \i2c|master|count [6] ) + ( GND ) + ( \i2c|master|Add0~10  ))
// \i2c|master|Add0~6  = CARRY(( \i2c|master|count [6] ) + ( GND ) + ( \i2c|master|Add0~10  ))

	.dataa(gnd),
	.datab(!\i2c|master|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~5_sumout ),
	.cout(\i2c|master|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~5 .extended_lut = "off";
defparam \i2c|master|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \i2c|master|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N20
dffeas \i2c|master|count[6] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[6] .is_wysiwyg = "true";
defparam \i2c|master|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N21
cyclonev_lcell_comb \i2c|master|Add0~1 (
// Equation(s):
// \i2c|master|Add0~1_sumout  = SUM(( \i2c|master|count[7]~DUPLICATE_q  ) + ( GND ) + ( \i2c|master|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~1 .extended_lut = "off";
defparam \i2c|master|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \i2c|master|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N25
dffeas \i2c|master|count[7] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[7] .is_wysiwyg = "true";
defparam \i2c|master|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N31
dffeas \i2c|master|count[3] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[3] .is_wysiwyg = "true";
defparam \i2c|master|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N27
cyclonev_lcell_comb \i2c|master|Equal0~0 (
// Equation(s):
// \i2c|master|Equal0~0_combout  = ( !\i2c|master|count [5] & ( \i2c|master|count [3] & ( (!\i2c|master|count [4] & (!\i2c|master|count [2] & (!\i2c|master|count [7] & !\i2c|master|count [6]))) ) ) )

	.dataa(!\i2c|master|count [4]),
	.datab(!\i2c|master|count [2]),
	.datac(!\i2c|master|count [7]),
	.datad(!\i2c|master|count [6]),
	.datae(!\i2c|master|count [5]),
	.dataf(!\i2c|master|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~0 .extended_lut = "off";
defparam \i2c|master|Equal0~0 .lut_mask = 64'h0000000080000000;
defparam \i2c|master|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N51
cyclonev_lcell_comb \i2c|master|Selector7~0 (
// Equation(s):
// \i2c|master|Selector7~0_combout  = ( !\i2c|master|command_index [0] & ( (\i2c|master|state [2] & (\i2c|master|command_index [1] & !\i2c|master|state [1])) ) )

	.dataa(!\i2c|master|state [2]),
	.datab(gnd),
	.datac(!\i2c|master|command_index [1]),
	.datad(!\i2c|master|state [1]),
	.datae(gnd),
	.dataf(!\i2c|master|command_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector7~0 .extended_lut = "off";
defparam \i2c|master|Selector7~0 .lut_mask = 64'h0500050000000000;
defparam \i2c|master|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \i2c|master|Selector7~1 (
// Equation(s):
// \i2c|master|Selector7~1_combout  = ( \i2c|master|state[2]~DUPLICATE_q  & ( (!\i2c|master|state [0]) # (\i2c|master|state [3]) ) ) # ( !\i2c|master|state[2]~DUPLICATE_q  & ( (\i2c|master|state [1] & (\i2c|master|state [0] & !\i2c|master|state [3])) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\i2c|master|state [0]),
	.datac(!\i2c|master|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector7~1 .extended_lut = "off";
defparam \i2c|master|Selector7~1 .lut_mask = 64'h10101010CFCFCFCF;
defparam \i2c|master|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N54
cyclonev_lcell_comb \i2c|master|Selector7~2 (
// Equation(s):
// \i2c|master|Selector7~2_combout  = ( \i2c|master|Equal0~1_combout  & ( ((\i2c|master|Equal0~0_combout  & \i2c|master|Selector7~0_combout )) # (\i2c|master|Selector7~1_combout ) ) ) # ( !\i2c|master|Equal0~1_combout  & ( \i2c|master|Selector7~1_combout  ) 
// )

	.dataa(gnd),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|Selector7~0_combout ),
	.datad(!\i2c|master|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector7~2 .extended_lut = "off";
defparam \i2c|master|Selector7~2 .lut_mask = 64'h00FF00FF03FF03FF;
defparam \i2c|master|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N56
dffeas \i2c|master|state[2] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[2] .is_wysiwyg = "true";
defparam \i2c|master|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N45
cyclonev_lcell_comb \i2c|master|finish~0 (
// Equation(s):
// \i2c|master|finish~0_combout  = ( \i2c|master|state [2] & ( \i2c|master|state [0] & ( \i2c|master|finish~DUPLICATE_q  ) ) ) # ( !\i2c|master|state [2] & ( \i2c|master|state [0] & ( (!\i2c|master|state [3] & (((\i2c|master|finish~DUPLICATE_q )))) # 
// (\i2c|master|state [3] & ((!\sr_latch_n|output_Q~combout  & ((!\i2c|master|state [1]))) # (\sr_latch_n|output_Q~combout  & (\i2c|master|finish~DUPLICATE_q )))) ) ) ) # ( \i2c|master|state [2] & ( !\i2c|master|state [0] & ( \i2c|master|finish~DUPLICATE_q  
// ) ) ) # ( !\i2c|master|state [2] & ( !\i2c|master|state [0] & ( ((!\i2c|master|state [3] & (!\sr_latch_n|output_Q~combout  & !\i2c|master|state [1]))) # (\i2c|master|finish~DUPLICATE_q ) ) ) )

	.dataa(!\i2c|master|state [3]),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|finish~DUPLICATE_q ),
	.datad(!\i2c|master|state [1]),
	.datae(!\i2c|master|state [2]),
	.dataf(!\i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|finish~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|finish~0 .extended_lut = "off";
defparam \i2c|master|finish~0 .lut_mask = 64'h8F0F0F0F4F0B0F0F;
defparam \i2c|master|finish~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \i2c|master|finish~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|finish~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|finish~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|finish~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|finish~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\state.STATE_IDLE~DUPLICATE_q  & !delay[0])

	.dataa(!\state.STATE_IDLE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!delay[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h5050505050505050;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N39
cyclonev_lcell_comb \delay[1]~0 (
// Equation(s):
// \delay[1]~0_combout  = ( !\state.STATE_WRITE~q  & ( !\state.STATE_CHECK~q  ) )

	.dataa(!\state.STATE_CHECK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.STATE_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delay[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delay[1]~0 .extended_lut = "off";
defparam \delay[1]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \delay[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N57
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \state.STATE_IDLE~q  & ( (!delay[2]) # (!\initialized~q ) ) ) # ( !\state.STATE_IDLE~q  )

	.dataa(!delay[2]),
	.datab(!\initialized~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'hFFFFFFFFEEEEEEEE;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N58
dffeas \state.STATE_BEGIN (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_BEGIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_BEGIN .is_wysiwyg = "true";
defparam \state.STATE_BEGIN .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N59
dffeas \state.STATE_BEGIN~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_BEGIN~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_BEGIN~DUPLICATE .is_wysiwyg = "true";
defparam \state.STATE_BEGIN~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( count[0] ) + ( !\initialized~q  ) + ( !VCC ))
// \Add1~22  = CARRY(( count[0] ) + ( !\initialized~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\initialized~q ),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h00000F0F000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N57
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \state.STATE_BEGIN~DUPLICATE_q  & ( (!\state.STATE_STOP~q  & (((count[0])))) # (\state.STATE_STOP~q  & ((!\i2c|master|finish~DUPLICATE_q  & ((count[0]))) # (\i2c|master|finish~DUPLICATE_q  & (\Add1~21_sumout )))) ) ) # ( 
// !\state.STATE_BEGIN~DUPLICATE_q  & ( (\state.STATE_STOP~q  & ((!\i2c|master|finish~DUPLICATE_q  & ((count[0]))) # (\i2c|master|finish~DUPLICATE_q  & (\Add1~21_sumout )))) ) )

	.dataa(!\state.STATE_STOP~q ),
	.datab(!\i2c|master|finish~DUPLICATE_q ),
	.datac(!\Add1~21_sumout ),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!\state.STATE_BEGIN~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h0145014501EF01EF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N2
dffeas \count[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N33
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( count[1] ) + ( GND ) + ( \Add1~22  ))
// \Add1~14  = CARRY(( count[1] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \count[2]~DUPLICATE_q  ) + ( GND ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( \count[2]~DUPLICATE_q  ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N27
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \i2c|master|finish~DUPLICATE_q  & ( (!\state.STATE_STOP~q  & (\count[2]~DUPLICATE_q  & (\state.STATE_BEGIN~DUPLICATE_q ))) # (\state.STATE_STOP~q  & (((\Add1~9_sumout )))) ) ) # ( !\i2c|master|finish~DUPLICATE_q  & ( 
// (\count[2]~DUPLICATE_q  & ((\state.STATE_STOP~q ) # (\state.STATE_BEGIN~DUPLICATE_q ))) ) )

	.dataa(!\count[2]~DUPLICATE_q ),
	.datab(!\state.STATE_BEGIN~DUPLICATE_q ),
	.datac(!\state.STATE_STOP~q ),
	.datad(!\Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\i2c|master|finish~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h15151515101F101F;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N29
dffeas \count[2]~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N39
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( count[3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~18  = CARRY(( count[3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(!count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \Add1~17_sumout  & ( (!\state.STATE_STOP~q  & (((count[3] & \state.STATE_BEGIN~DUPLICATE_q )))) # (\state.STATE_STOP~q  & (((count[3])) # (\i2c|master|finish~DUPLICATE_q ))) ) ) # ( !\Add1~17_sumout  & ( (count[3] & 
// ((!\state.STATE_STOP~q  & ((\state.STATE_BEGIN~DUPLICATE_q ))) # (\state.STATE_STOP~q  & (!\i2c|master|finish~DUPLICATE_q )))) ) )

	.dataa(!\state.STATE_STOP~q ),
	.datab(!\i2c|master|finish~DUPLICATE_q ),
	.datac(!count[3]),
	.datad(!\state.STATE_BEGIN~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h040E040E151F151F;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N53
dffeas \count[3] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \count[4]~DUPLICATE_q  ) + ( GND ) + ( \Add1~18  ))
// \Add1~6  = CARRY(( \count[4]~DUPLICATE_q  ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!\count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N13
dffeas \i2c|master|finish (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|finish~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|finish .is_wysiwyg = "true";
defparam \i2c|master|finish .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N15
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \state.STATE_BEGIN~q  & ( (!\state.STATE_STOP~q  & (((\count[4]~DUPLICATE_q )))) # (\state.STATE_STOP~q  & ((!\i2c|master|finish~q  & ((\count[4]~DUPLICATE_q ))) # (\i2c|master|finish~q  & (\Add1~5_sumout )))) ) ) # ( 
// !\state.STATE_BEGIN~q  & ( (\state.STATE_STOP~q  & ((!\i2c|master|finish~q  & ((\count[4]~DUPLICATE_q ))) # (\i2c|master|finish~q  & (\Add1~5_sumout )))) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(!\count[4]~DUPLICATE_q ),
	.datac(!\state.STATE_STOP~q ),
	.datad(!\i2c|master|finish~q ),
	.datae(gnd),
	.dataf(!\state.STATE_BEGIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0305030533353335;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N17
dffeas \count[4]~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N45
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( count[5] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \state.STATE_BEGIN~q  & ( (!\i2c|master|finish~DUPLICATE_q  & (((count[5])))) # (\i2c|master|finish~DUPLICATE_q  & ((!\state.STATE_STOP~q  & (count[5])) # (\state.STATE_STOP~q  & ((\Add1~1_sumout ))))) ) ) # ( 
// !\state.STATE_BEGIN~q  & ( (\state.STATE_STOP~q  & ((!\i2c|master|finish~DUPLICATE_q  & (count[5])) # (\i2c|master|finish~DUPLICATE_q  & ((\Add1~1_sumout ))))) ) )

	.dataa(!\i2c|master|finish~DUPLICATE_q ),
	.datab(!\state.STATE_STOP~q ),
	.datac(!count[5]),
	.datad(!\Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\state.STATE_BEGIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h021302130E1F0E1F;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N26
dffeas \count[5] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N57
cyclonev_lcell_comb \i2c|master|Selector28~0 (
// Equation(s):
// \i2c|master|Selector28~0_combout  = ( !count[5] & ( \count[4]~DUPLICATE_q  ) )

	.dataa(!\count[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~0 .extended_lut = "off";
defparam \i2c|master|Selector28~0 .lut_mask = 64'h5555555500000000;
defparam \i2c|master|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \always0~0_combout  & ( \i2c|master|Selector28~0_combout  & ( (!\initialized~q  & (\state.STATE_IDLE~DUPLICATE_q  & ((delay[2])))) # (\initialized~q  & (((\state.STATE_BEGIN~q )))) ) ) ) # ( !\always0~0_combout  & ( 
// \i2c|master|Selector28~0_combout  & ( (\state.STATE_BEGIN~q  & \initialized~q ) ) ) ) # ( \always0~0_combout  & ( !\i2c|master|Selector28~0_combout  & ( (\state.STATE_BEGIN~q  & \initialized~q ) ) ) ) # ( !\always0~0_combout  & ( 
// !\i2c|master|Selector28~0_combout  & ( (\state.STATE_BEGIN~q  & \initialized~q ) ) ) )

	.dataa(!\state.STATE_IDLE~DUPLICATE_q ),
	.datab(!\state.STATE_BEGIN~q ),
	.datac(!delay[2]),
	.datad(!\initialized~q ),
	.datae(!\always0~0_combout ),
	.dataf(!\i2c|master|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h0033003300330533;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N5
dffeas initialized(
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\initialized~q ),
	.prn(vcc));
// synopsys translate_off
defparam initialized.is_wysiwyg = "true";
defparam initialized.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \delay[1]~1 (
// Equation(s):
// \delay[1]~1_combout  = ( \state.STATE_STOP~q  & ( (!\i2c|master|finish~DUPLICATE_q ) # (\initialized~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|finish~DUPLICATE_q ),
	.datad(!\initialized~q ),
	.datae(gnd),
	.dataf(!\state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delay[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delay[1]~1 .extended_lut = "off";
defparam \delay[1]~1 .lut_mask = 64'h00000000F0FFF0FF;
defparam \delay[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N15
cyclonev_lcell_comb \delay[1]~2 (
// Equation(s):
// \delay[1]~2_combout  = ( delay[2] & ( (!\state.STATE_IDLE~DUPLICATE_q  & (!\sr_latch_n|output_Q~combout  & (\delay[1]~0_combout  & !\delay[1]~1_combout ))) ) ) # ( !delay[2] & ( (!\sr_latch_n|output_Q~combout  & (\delay[1]~0_combout  & 
// !\delay[1]~1_combout )) ) )

	.dataa(!\state.STATE_IDLE~DUPLICATE_q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\delay[1]~0_combout ),
	.datad(!\delay[1]~1_combout ),
	.datae(gnd),
	.dataf(!delay[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delay[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delay[1]~2 .extended_lut = "off";
defparam \delay[1]~2 .lut_mask = 64'h0C000C0008000800;
defparam \delay[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N17
dffeas \delay[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delay[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[0]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[0] .is_wysiwyg = "true";
defparam \delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N21
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( delay[1] & ( (!delay[0] & \state.STATE_IDLE~DUPLICATE_q ) ) ) # ( !delay[1] & ( (delay[0] & \state.STATE_IDLE~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!delay[0]),
	.datad(!\state.STATE_IDLE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!delay[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h000F000F00F000F0;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N44
dffeas \delay[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delay[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[1]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[1] .is_wysiwyg = "true";
defparam \delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( delay[1] & ( \delay[1]~1_combout  & ( ((\state.STATE_IDLE~DUPLICATE_q  & delay[0])) # (delay[2]) ) ) ) # ( !delay[1] & ( \delay[1]~1_combout  & ( delay[2] ) ) ) # ( delay[1] & ( !\delay[1]~1_combout  & ( 
// (!\state.STATE_IDLE~DUPLICATE_q  & (((delay[2] & !\delay[1]~0_combout )))) # (\state.STATE_IDLE~DUPLICATE_q  & (((delay[2])) # (delay[0]))) ) ) ) # ( !delay[1] & ( !\delay[1]~1_combout  & ( (delay[2] & ((!\delay[1]~0_combout ) # 
// (\state.STATE_IDLE~DUPLICATE_q ))) ) ) )

	.dataa(!\state.STATE_IDLE~DUPLICATE_q ),
	.datab(!delay[0]),
	.datac(!delay[2]),
	.datad(!\delay[1]~0_combout ),
	.datae(!delay[1]),
	.dataf(!\delay[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h0F051F150F0F1F1F;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N44
dffeas \delay[2] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(delay[2]),
	.prn(vcc));
// synopsys translate_off
defparam \delay[2] .is_wysiwyg = "true";
defparam \delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \i2c|master|Selector28~0_combout  & ( \i2c|master|finish~DUPLICATE_q  & ( (\state.STATE_IDLE~q  & (!\always0~0_combout  & (delay[2] & !\initialized~q ))) ) ) ) # ( !\i2c|master|Selector28~0_combout  & ( 
// \i2c|master|finish~DUPLICATE_q  & ( (\state.STATE_IDLE~q  & (delay[2] & !\initialized~q )) ) ) )

	.dataa(!\state.STATE_IDLE~q ),
	.datab(!\always0~0_combout ),
	.datac(!delay[2]),
	.datad(!\initialized~q ),
	.datae(!\i2c|master|Selector28~0_combout ),
	.dataf(!\i2c|master|finish~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0000000005000400;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N19
dffeas \state.STATE_WRITE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_WRITE .is_wysiwyg = "true";
defparam \state.STATE_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N56
dffeas \state.STATE_CHECK (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\state.STATE_WRITE~q ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_CHECK .is_wysiwyg = "true";
defparam \state.STATE_CHECK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \i2c|master|finish~q  & ( \state.STATE_CHECK~q  ) ) # ( !\i2c|master|finish~q  & ( (\state.STATE_CHECK~q ) # (\state.STATE_STOP~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.STATE_STOP~q ),
	.datad(!\state.STATE_CHECK~q ),
	.datae(gnd),
	.dataf(!\i2c|master|finish~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \state.STATE_STOP (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector15~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_STOP .is_wysiwyg = "true";
defparam \state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \state.STATE_BEGIN~DUPLICATE_q  & ( (!\i2c|master|finish~DUPLICATE_q  & (((count[1])))) # (\i2c|master|finish~DUPLICATE_q  & ((!\state.STATE_STOP~q  & ((count[1]))) # (\state.STATE_STOP~q  & (\Add1~13_sumout )))) ) ) # ( 
// !\state.STATE_BEGIN~DUPLICATE_q  & ( (\state.STATE_STOP~q  & ((!\i2c|master|finish~DUPLICATE_q  & ((count[1]))) # (\i2c|master|finish~DUPLICATE_q  & (\Add1~13_sumout )))) ) )

	.dataa(!\i2c|master|finish~DUPLICATE_q ),
	.datab(!\state.STATE_STOP~q ),
	.datac(!\Add1~13_sumout ),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(!\state.STATE_BEGIN~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0123012301EF01EF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N35
dffeas \count[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( count[3] & ( (count[1] & (\count[2]~DUPLICATE_q  & (count[0] & !\initialized~q ))) ) )

	.dataa(!count[1]),
	.datab(!\count[2]~DUPLICATE_q ),
	.datac(!count[0]),
	.datad(!\initialized~q ),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h0000000001000100;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \state.STATE_IDLE~q  & ( \i2c|master|finish~q  & ( (\state.STATE_BEGIN~DUPLICATE_q  & (delay[2] & !\state.STATE_STOP~q )) ) ) ) # ( !\state.STATE_IDLE~q  & ( \i2c|master|finish~q  & ( (\state.STATE_BEGIN~DUPLICATE_q  & 
// !\state.STATE_STOP~q ) ) ) ) # ( \state.STATE_IDLE~q  & ( !\i2c|master|finish~q  & ( (\initialized~q  & (\state.STATE_BEGIN~DUPLICATE_q  & delay[2])) ) ) ) # ( !\state.STATE_IDLE~q  & ( !\i2c|master|finish~q  & ( \state.STATE_BEGIN~DUPLICATE_q  ) ) )

	.dataa(!\initialized~q ),
	.datab(!\state.STATE_BEGIN~DUPLICATE_q ),
	.datac(!delay[2]),
	.datad(!\state.STATE_STOP~q ),
	.datae(!\state.STATE_IDLE~q ),
	.dataf(!\i2c|master|finish~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h3333010133000300;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( \initialized~q  & ( !\Selector12~0_combout  ) ) # ( !\initialized~q  & ( (!\Selector12~0_combout ) # ((\state.STATE_IDLE~q  & (\always0~0_combout  & \i2c|master|Selector28~0_combout ))) ) )

	.dataa(!\state.STATE_IDLE~q ),
	.datab(!\always0~0_combout ),
	.datac(!\Selector12~0_combout ),
	.datad(!\i2c|master|Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\initialized~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'hF0F1F0F1F0F0F0F0;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N22
dffeas \state.STATE_IDLE~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector12~1_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.STATE_IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.STATE_IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \state.STATE_IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\state.STATE_WRITE~q  & ( (!\state.STATE_CHECK~q ) # (!\start~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.STATE_CHECK~q ),
	.datad(!\start~q ),
	.datae(gnd),
	.dataf(!\state.STATE_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( \i2c|master|Selector28~0_combout  & ( \always0~0_combout  & ( (!\Selector0~0_combout ) # ((\state.STATE_IDLE~DUPLICATE_q  & (\start~q  & !delay[2]))) ) ) ) # ( !\i2c|master|Selector28~0_combout  & ( \always0~0_combout  & ( 
// (!\Selector0~0_combout ) # ((\state.STATE_IDLE~DUPLICATE_q  & \start~q )) ) ) ) # ( \i2c|master|Selector28~0_combout  & ( !\always0~0_combout  & ( (!\Selector0~0_combout ) # ((\state.STATE_IDLE~DUPLICATE_q  & \start~q )) ) ) ) # ( 
// !\i2c|master|Selector28~0_combout  & ( !\always0~0_combout  & ( (!\Selector0~0_combout ) # ((\state.STATE_IDLE~DUPLICATE_q  & \start~q )) ) ) )

	.dataa(!\state.STATE_IDLE~DUPLICATE_q ),
	.datab(!\start~q ),
	.datac(!delay[2]),
	.datad(!\Selector0~0_combout ),
	.datae(!\i2c|master|Selector28~0_combout ),
	.dataf(!\always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'hFF11FF11FF11FF10;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N38
dffeas start(
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start~q ),
	.prn(vcc));
// synopsys translate_off
defparam start.is_wysiwyg = "true";
defparam start.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N24
cyclonev_lcell_comb \i2c|master|state[1]~1 (
// Equation(s):
// \i2c|master|state[1]~1_combout  = ( \start~q  & ( \i2c|master|state[2]~DUPLICATE_q  & ( !\i2c|master|state [1] $ (((!\i2c|master|state [0]) # (\i2c|master|state [3]))) ) ) ) # ( !\start~q  & ( \i2c|master|state[2]~DUPLICATE_q  & ( !\i2c|master|state [1] $ 
// (((!\i2c|master|state [0]) # (\i2c|master|state [3]))) ) ) ) # ( \start~q  & ( !\i2c|master|state[2]~DUPLICATE_q  & ( (!\i2c|master|state [1] & ((!\i2c|master|state [3]))) # (\i2c|master|state [1] & (!\i2c|master|state [0])) ) ) ) # ( !\start~q  & ( 
// !\i2c|master|state[2]~DUPLICATE_q  & ( (!\i2c|master|state [0] & ((\i2c|master|state [1]))) # (\i2c|master|state [0] & (!\i2c|master|state [3] & !\i2c|master|state [1])) ) ) )

	.dataa(!\i2c|master|state [0]),
	.datab(gnd),
	.datac(!\i2c|master|state [3]),
	.datad(!\i2c|master|state [1]),
	.datae(!\start~q ),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state[1]~1 .extended_lut = "off";
defparam \i2c|master|state[1]~1 .lut_mask = 64'h50AAF0AA50AF50AF;
defparam \i2c|master|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N53
dffeas \i2c|master|state[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state[1]~1_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[1] .is_wysiwyg = "true";
defparam \i2c|master|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N45
cyclonev_lcell_comb \i2c|master|state[0]~0 (
// Equation(s):
// \i2c|master|state[0]~0_combout  = ( \i2c|master|state [0] & ( \i2c|master|state[2]~DUPLICATE_q  & ( \i2c|master|state [3] ) ) ) # ( !\i2c|master|state [0] & ( \i2c|master|state[2]~DUPLICATE_q  & ( !\i2c|master|state [3] ) ) ) # ( \i2c|master|state [0] & ( 
// !\i2c|master|state[2]~DUPLICATE_q  & ( (\i2c|master|state [1] & \i2c|master|state [3]) ) ) ) # ( !\i2c|master|state [0] & ( !\i2c|master|state[2]~DUPLICATE_q  & ( (!\i2c|master|state [1] & (\i2c|master|state [3])) # (\i2c|master|state [1] & 
// ((!\i2c|master|state [3]) # (!\start~q ))) ) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\i2c|master|state [3]),
	.datac(gnd),
	.datad(!\start~q ),
	.datae(!\i2c|master|state [0]),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state[0]~0 .extended_lut = "off";
defparam \i2c|master|state[0]~0 .lut_mask = 64'h77661111CCCC3333;
defparam \i2c|master|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N59
dffeas \i2c|master|state[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state[0]~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[0] .is_wysiwyg = "true";
defparam \i2c|master|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N0
cyclonev_lcell_comb \i2c|master|state[3]~2 (
// Equation(s):
// \i2c|master|state[3]~2_combout  = ( \i2c|master|state [3] & ( \i2c|master|state[2]~DUPLICATE_q  ) ) # ( !\i2c|master|state [3] & ( \i2c|master|state[2]~DUPLICATE_q  & ( (\i2c|master|state [0] & \i2c|master|state [1]) ) ) ) # ( \i2c|master|state [3] & ( 
// !\i2c|master|state[2]~DUPLICATE_q  & ( !\i2c|master|state [0] ) ) ) # ( !\i2c|master|state [3] & ( !\i2c|master|state[2]~DUPLICATE_q  & ( (!\i2c|master|state [0] & (!\i2c|master|state [1] & \start~q )) ) ) )

	.dataa(!\i2c|master|state [0]),
	.datab(!\i2c|master|state [1]),
	.datac(!\start~q ),
	.datad(gnd),
	.datae(!\i2c|master|state [3]),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state[3]~2 .extended_lut = "off";
defparam \i2c|master|state[3]~2 .lut_mask = 64'h0808AAAA1111FFFF;
defparam \i2c|master|state[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N44
dffeas \i2c|master|state[3] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state[3]~2_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state[3] .is_wysiwyg = "true";
defparam \i2c|master|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \i2c|master|Selector28~7 (
// Equation(s):
// \i2c|master|Selector28~7_combout  = ( count[3] & ( (\count[4]~DUPLICATE_q  & (!count[5] & \i2c|master|state[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\count[4]~DUPLICATE_q ),
	.datac(!count[5]),
	.datad(!\i2c|master|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~7 .extended_lut = "off";
defparam \i2c|master|Selector28~7 .lut_mask = 64'h0000000000300030;
defparam \i2c|master|Selector28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \i2c|master|Selector28~6 (
// Equation(s):
// \i2c|master|Selector28~6_combout  = ( \count[4]~DUPLICATE_q  & ( (!\i2c|master|command_index [0] & (!\i2c|master|command_index[1]~DUPLICATE_q  & (\i2c|master|state [2] & !count[5]))) ) )

	.dataa(!\i2c|master|command_index [0]),
	.datab(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datac(!\i2c|master|state [2]),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~6 .extended_lut = "off";
defparam \i2c|master|Selector28~6 .lut_mask = 64'h0000000008000800;
defparam \i2c|master|Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \i2c|master|Selector28~5 (
// Equation(s):
// \i2c|master|Selector28~5_combout  = ( \i2c|master|command_index[1]~DUPLICATE_q  & ( (!count[1] & (\count[2]~DUPLICATE_q  & !count[0])) ) ) # ( !\i2c|master|command_index[1]~DUPLICATE_q  & ( (!\i2c|master|command_index [0]) # ((!count[1] & 
// (\count[2]~DUPLICATE_q  & !count[0]))) ) )

	.dataa(!count[1]),
	.datab(!\count[2]~DUPLICATE_q ),
	.datac(!\i2c|master|command_index [0]),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~5 .extended_lut = "off";
defparam \i2c|master|Selector28~5 .lut_mask = 64'hF2F0F2F022002200;
defparam \i2c|master|Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \i2c|master|Selector28~8 (
// Equation(s):
// \i2c|master|Selector28~8_combout  = ( \i2c|master|Selector28~5_combout  & ( (!\i2c|master|Selector28~7_combout  & ((!\i2c|master|Selector28~6_combout ) # ((!count[1] & !\count[2]~DUPLICATE_q )))) ) ) # ( !\i2c|master|Selector28~5_combout  & ( 
// (!\i2c|master|Selector28~6_combout ) # ((!count[1] & !\count[2]~DUPLICATE_q )) ) )

	.dataa(!count[1]),
	.datab(!\i2c|master|Selector28~7_combout ),
	.datac(!\count[2]~DUPLICATE_q ),
	.datad(!\i2c|master|Selector28~6_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Selector28~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~8 .extended_lut = "off";
defparam \i2c|master|Selector28~8 .lut_mask = 64'hFFA0FFA0CC80CC80;
defparam \i2c|master|Selector28~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \i2c|master|Selector28~1 (
// Equation(s):
// \i2c|master|Selector28~1_combout  = ( \count[2]~DUPLICATE_q  & ( (count[1] & ((!count[3] & ((\count[4]~DUPLICATE_q ))) # (count[3] & (!count[0] & !\count[4]~DUPLICATE_q )))) ) )

	.dataa(!count[1]),
	.datab(!count[3]),
	.datac(!count[0]),
	.datad(!\count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~1 .extended_lut = "off";
defparam \i2c|master|Selector28~1 .lut_mask = 64'h0000000010441044;
defparam \i2c|master|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N28
dffeas \count[2] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \i2c|master|Selector29~1 (
// Equation(s):
// \i2c|master|Selector29~1_combout  = ( \count[4]~DUPLICATE_q  & ( (!count[3] & (!count[0] & (!count[1] & !count[2]))) ) )

	.dataa(!count[3]),
	.datab(!count[0]),
	.datac(!count[1]),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector29~1 .extended_lut = "off";
defparam \i2c|master|Selector29~1 .lut_mask = 64'h0000000080008000;
defparam \i2c|master|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N51
cyclonev_lcell_comb \i2c|master|Selector34~0 (
// Equation(s):
// \i2c|master|Selector34~0_combout  = ( \i2c|master|command_index[1]~DUPLICATE_q  & ( (!count[5] & ((!\i2c|master|state [1]) # (\i2c|master|state [2]))) ) ) # ( !\i2c|master|command_index[1]~DUPLICATE_q  & ( (!count[5] & ((!\i2c|master|state [2] & 
// ((!\i2c|master|state [1]))) # (\i2c|master|state [2] & (\i2c|master|command_index [0])))) ) )

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|command_index [0]),
	.datac(!\i2c|master|state [1]),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector34~0 .extended_lut = "off";
defparam \i2c|master|Selector34~0 .lut_mask = 64'hB100B100F500F500;
defparam \i2c|master|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = ( \count[4]~DUPLICATE_q  & ( count[2] & ( (!count[5] & (((!count[3]) # (!count[0])) # (count[1]))) ) ) ) # ( !\count[4]~DUPLICATE_q  & ( count[2] & ( (!count[5] & ((!count[0] & (count[1])) # (count[0] & ((!count[3]))))) ) ) ) # ( 
// \count[4]~DUPLICATE_q  & ( !count[2] & ( (count[1] & (count[0] & !count[5])) ) ) ) # ( !\count[4]~DUPLICATE_q  & ( !count[2] & ( (count[1] & (count[3] & (count[0] & !count[5]))) ) ) )

	.dataa(!count[1]),
	.datab(!count[3]),
	.datac(!count[0]),
	.datad(!count[5]),
	.datae(!\count[4]~DUPLICATE_q ),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr13~0 .extended_lut = "off";
defparam \WideOr13~0 .lut_mask = 64'h010005005C00FD00;
defparam \WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \i2c|master|current_data[2]~2 (
// Equation(s):
// \i2c|master|current_data[2]~2_combout  = (!\i2c|master|state [2] & (\i2c|master|state [1])) # (\i2c|master|state [2] & (((!\i2c|master|command_index[1]~DUPLICATE_q  & !\i2c|master|command_index [0]))))

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|state [1]),
	.datac(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datad(!\i2c|master|command_index [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[2]~2 .extended_lut = "off";
defparam \i2c|master|current_data[2]~2 .lut_mask = 64'h7222722272227222;
defparam \i2c|master|current_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( \count[4]~DUPLICATE_q  & ( (!count[1] & (count[3] & ((!count[2])))) # (count[1] & ((!count[3] & ((count[2]))) # (count[3] & (!count[0])))) ) ) # ( !\count[4]~DUPLICATE_q  & ( (!count[1] & ((!count[3] & (!count[0])) # (count[3] & 
// (count[0] & !count[2])))) # (count[1] & (((!count[2])))) ) )

	.dataa(!count[1]),
	.datab(!count[3]),
	.datac(!count[0]),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'hD780D78032543254;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N27
cyclonev_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = ( \count[4]~DUPLICATE_q  & ( count[1] & ( (!count[5] & ((!\count[2]~DUPLICATE_q  $ (!count[3])) # (count[0]))) ) ) ) # ( !\count[4]~DUPLICATE_q  & ( count[1] & ( (!count[5] & ((!count[3] & ((count[0]))) # (count[3] & 
// (\count[2]~DUPLICATE_q )))) ) ) ) # ( \count[4]~DUPLICATE_q  & ( !count[1] & ( (!count[5] & ((!count[3] & (!\count[2]~DUPLICATE_q  & !count[0])) # (count[3] & ((count[0]))))) ) ) ) # ( !\count[4]~DUPLICATE_q  & ( !count[1] & ( (!count[5] & 
// (\count[2]~DUPLICATE_q  & (!count[3] $ (count[0])))) ) ) )

	.dataa(!count[5]),
	.datab(!\count[2]~DUPLICATE_q ),
	.datac(!count[3]),
	.datad(!count[0]),
	.datae(!\count[4]~DUPLICATE_q ),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~0 .extended_lut = "off";
defparam \WideOr9~0 .lut_mask = 64'h2002800A02A228AA;
defparam \WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N3
cyclonev_lcell_comb \i2c|master|Selector35~0 (
// Equation(s):
// \i2c|master|Selector35~0_combout  = ( count[3] & ( (count[2] & ((!count[1] & (!count[0] & \count[4]~DUPLICATE_q )) # (count[1] & (count[0])))) ) ) # ( !count[3] & ( (!count[1] & ((!count[0] & (!count[2] & \count[4]~DUPLICATE_q )) # (count[0] & 
// ((!count[2]) # (\count[4]~DUPLICATE_q ))))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[2]),
	.datad(!\count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector35~0 .extended_lut = "off";
defparam \i2c|master|Selector35~0 .lut_mask = 64'h20A220A201090109;
defparam \i2c|master|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \i2c|master|current_data[0]~4 (
// Equation(s):
// \i2c|master|current_data[0]~4_combout  = ( \i2c|master|state [3] & ( \i2c|master|current_data [0] ) ) # ( !\i2c|master|state [3] & ( (\i2c|master|current_data [0] & (((!\i2c|master|state [0]) # (\sr_latch_n|output_Q~combout )) # (\i2c|master|state [2]))) 
// ) )

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|current_data [0]),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\i2c|master|state [0]),
	.datae(gnd),
	.dataf(!\i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[0]~4 .extended_lut = "off";
defparam \i2c|master|current_data[0]~4 .lut_mask = 64'h3313331333333333;
defparam \i2c|master|current_data[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N57
cyclonev_lcell_comb \i2c|master|ack~0 (
// Equation(s):
// \i2c|master|ack~0_combout  = ( !\i2c|master|state [1] & ( (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [3] & \i2c|master|state [0])) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(gnd),
	.datac(!\i2c|master|state [3]),
	.datad(!\i2c|master|state [0]),
	.datae(gnd),
	.dataf(!\i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~0 .extended_lut = "off";
defparam \i2c|master|ack~0 .lut_mask = 64'h00A000A000000000;
defparam \i2c|master|ack~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \i2c|master|current_data[0]~5 (
// Equation(s):
// \i2c|master|current_data[0]~5_combout  = ( \i2c|master|ack~0_combout  & ( \i2c|master|Equal0~0_combout  & ( (!\i2c|master|state[2]~DUPLICATE_q ) # (((!\i2c|master|command_index[1]~DUPLICATE_q  & \i2c|master|Equal0~1_combout )) # 
// (\i2c|master|current_data[0]~4_combout )) ) ) ) # ( !\i2c|master|ack~0_combout  & ( \i2c|master|Equal0~0_combout  & ( \i2c|master|current_data[0]~4_combout  ) ) ) # ( \i2c|master|ack~0_combout  & ( !\i2c|master|Equal0~0_combout  & ( 
// (!\i2c|master|state[2]~DUPLICATE_q ) # (\i2c|master|current_data[0]~4_combout ) ) ) ) # ( !\i2c|master|ack~0_combout  & ( !\i2c|master|Equal0~0_combout  & ( \i2c|master|current_data[0]~4_combout  ) ) )

	.dataa(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datab(!\i2c|master|state[2]~DUPLICATE_q ),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|current_data[0]~4_combout ),
	.datae(!\i2c|master|ack~0_combout ),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[0]~5 .extended_lut = "off";
defparam \i2c|master|current_data[0]~5 .lut_mask = 64'h00FFCCFF00FFCEFF;
defparam \i2c|master|current_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N26
dffeas \i2c|master|current_data[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|current_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[0] .is_wysiwyg = "true";
defparam \i2c|master|current_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N45
cyclonev_lcell_comb \i2c|master|Selector35~1 (
// Equation(s):
// \i2c|master|Selector35~1_combout  = (!\i2c|master|state [2] & (\i2c|master|current_data [0] & \i2c|master|state [1]))

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|current_data [0]),
	.datac(!\i2c|master|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector35~1 .extended_lut = "off";
defparam \i2c|master|Selector35~1 .lut_mask = 64'h0202020202020202;
defparam \i2c|master|Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N15
cyclonev_lcell_comb \i2c|master|current_data[2]~3 (
// Equation(s):
// \i2c|master|current_data[2]~3_combout  = (!\i2c|master|state [2] & (!\i2c|master|state [1])) # (\i2c|master|state [2] & (((!\i2c|master|command_index [0] & !\i2c|master|command_index[1]~DUPLICATE_q ))))

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|state [1]),
	.datac(!\i2c|master|command_index [0]),
	.datad(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[2]~3 .extended_lut = "off";
defparam \i2c|master|current_data[2]~3 .lut_mask = 64'hD888D888D888D888;
defparam \i2c|master|current_data[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = ( \count[4]~DUPLICATE_q  & ( count[1] & ( (!count[5] & ((!count[0] & ((!\count[2]~DUPLICATE_q ))) # (count[0] & (!count[3] & \count[2]~DUPLICATE_q )))) ) ) ) # ( !\count[4]~DUPLICATE_q  & ( count[1] & ( (!count[5] & ((!count[3] & 
// (!count[0])) # (count[3] & ((!\count[2]~DUPLICATE_q ) # (count[0]))))) ) ) ) # ( \count[4]~DUPLICATE_q  & ( !count[1] & ( (!count[5] & (!count[3] $ (((!count[0]) # (!\count[2]~DUPLICATE_q ))))) ) ) ) # ( !\count[4]~DUPLICATE_q  & ( !count[1] & ( 
// (!count[5] & (!count[0] & \count[2]~DUPLICATE_q )) ) ) )

	.dataa(!count[5]),
	.datab(!count[3]),
	.datac(!count[0]),
	.datad(!\count[2]~DUPLICATE_q ),
	.datae(!\count[4]~DUPLICATE_q ),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~0 .extended_lut = "off";
defparam \WideOr10~0 .lut_mask = 64'h00A02228A282A008;
defparam \WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \i2c|master|Selector35~2 (
// Equation(s):
// \i2c|master|Selector35~2_combout  = ( \i2c|master|current_data[2]~3_combout  & ( \WideOr10~0_combout  & ( (\i2c|master|Selector35~1_combout ) # (\i2c|master|current_data[2]~2_combout ) ) ) ) # ( !\i2c|master|current_data[2]~3_combout  & ( 
// \WideOr10~0_combout  & ( ((\i2c|master|Selector35~0_combout  & (!\i2c|master|current_data[2]~2_combout  & !count[5]))) # (\i2c|master|Selector35~1_combout ) ) ) ) # ( \i2c|master|current_data[2]~3_combout  & ( !\WideOr10~0_combout  & ( 
// \i2c|master|Selector35~1_combout  ) ) ) # ( !\i2c|master|current_data[2]~3_combout  & ( !\WideOr10~0_combout  & ( ((\i2c|master|Selector35~0_combout  & (!\i2c|master|current_data[2]~2_combout  & !count[5]))) # (\i2c|master|Selector35~1_combout ) ) ) )

	.dataa(!\i2c|master|Selector35~0_combout ),
	.datab(!\i2c|master|current_data[2]~2_combout ),
	.datac(!count[5]),
	.datad(!\i2c|master|Selector35~1_combout ),
	.datae(!\i2c|master|current_data[2]~3_combout ),
	.dataf(!\WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector35~2 .extended_lut = "off";
defparam \i2c|master|Selector35~2 .lut_mask = 64'h40FF00FF40FF33FF;
defparam \i2c|master|Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N6
cyclonev_lcell_comb \i2c|master|current_data[8]~0 (
// Equation(s):
// \i2c|master|current_data[8]~0_combout  = ( !\i2c|master|state [2] & ( \i2c|master|state [1] & ( (!\i2c|master|state [3] & (!\sr_latch_n|output_Q~combout  & \i2c|master|state [0])) ) ) ) # ( \i2c|master|state [2] & ( !\i2c|master|state [1] & ( 
// (!\i2c|master|state [3] & (!\sr_latch_n|output_Q~combout  & \i2c|master|state [0])) ) ) ) # ( !\i2c|master|state [2] & ( !\i2c|master|state [1] & ( (!\i2c|master|state [3] & (!\sr_latch_n|output_Q~combout  & \i2c|master|state [0])) ) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state [3]),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\i2c|master|state [0]),
	.datae(!\i2c|master|state [2]),
	.dataf(!\i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[8]~0 .extended_lut = "off";
defparam \i2c|master|current_data[8]~0 .lut_mask = 64'h00C000C000C00000;
defparam \i2c|master|current_data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N39
cyclonev_lcell_comb \i2c|master|current_data[8]~1 (
// Equation(s):
// \i2c|master|current_data[8]~1_combout  = ( \i2c|master|Equal0~0_combout  & ( (\i2c|master|current_data[8]~0_combout  & ((!\i2c|master|state [2]) # ((!\i2c|master|command_index [1] & \i2c|master|Equal0~1_combout )))) ) ) # ( !\i2c|master|Equal0~0_combout  
// & ( (!\i2c|master|state [2] & \i2c|master|current_data[8]~0_combout ) ) )

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|command_index [1]),
	.datac(!\i2c|master|current_data[8]~0_combout ),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|current_data[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|current_data[8]~1 .extended_lut = "off";
defparam \i2c|master|current_data[8]~1 .lut_mask = 64'h0A0A0A0A0A0E0A0E;
defparam \i2c|master|current_data[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N7
dffeas \i2c|master|current_data[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[1] .is_wysiwyg = "true";
defparam \i2c|master|current_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \i2c|master|Selector34~1 (
// Equation(s):
// \i2c|master|Selector34~1_combout  = ( !\i2c|master|state[2]~DUPLICATE_q  & ( (\i2c|master|current_data [1] & \i2c|master|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|current_data [1]),
	.datad(!\i2c|master|state [1]),
	.datae(gnd),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector34~1 .extended_lut = "off";
defparam \i2c|master|Selector34~1 .lut_mask = 64'h000F000F00000000;
defparam \i2c|master|Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = ( count[2] & ( (count[3] & ((!count[1] & (!count[0] & \count[4]~DUPLICATE_q )) # (count[1] & ((!\count[4]~DUPLICATE_q ))))) ) ) # ( !count[2] & ( (!count[1] & (!count[3] $ (((!count[0] & !\count[4]~DUPLICATE_q ))))) # (count[1] & 
// (!count[0] & ((\count[4]~DUPLICATE_q )))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[3]),
	.datad(!\count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr17~0 .extended_lut = "off";
defparam \WideOr17~0 .lut_mask = 64'h28E428E405080508;
defparam \WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \i2c|master|Selector34~2 (
// Equation(s):
// \i2c|master|Selector34~2_combout  = ( \i2c|master|current_data[2]~3_combout  & ( \WideOr17~0_combout  & ( (!\i2c|master|current_data[2]~2_combout ) # ((\i2c|master|Selector34~1_combout ) # (\WideOr9~0_combout )) ) ) ) # ( 
// !\i2c|master|current_data[2]~3_combout  & ( \WideOr17~0_combout  & ( ((!count[5] & !\i2c|master|current_data[2]~2_combout )) # (\i2c|master|Selector34~1_combout ) ) ) ) # ( \i2c|master|current_data[2]~3_combout  & ( !\WideOr17~0_combout  & ( 
// (!\i2c|master|current_data[2]~2_combout ) # ((\i2c|master|Selector34~1_combout ) # (\WideOr9~0_combout )) ) ) ) # ( !\i2c|master|current_data[2]~3_combout  & ( !\WideOr17~0_combout  & ( \i2c|master|Selector34~1_combout  ) ) )

	.dataa(!count[5]),
	.datab(!\i2c|master|current_data[2]~2_combout ),
	.datac(!\WideOr9~0_combout ),
	.datad(!\i2c|master|Selector34~1_combout ),
	.datae(!\i2c|master|current_data[2]~3_combout ),
	.dataf(!\WideOr17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector34~2 .extended_lut = "off";
defparam \i2c|master|Selector34~2 .lut_mask = 64'h00FFCFFF88FFCFFF;
defparam \i2c|master|Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N55
dffeas \i2c|master|current_data[2] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[2] .is_wysiwyg = "true";
defparam \i2c|master|current_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N16
dffeas \count[4] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( count[2] & ( (!count[1] & ((!count[4] $ (!count[3])) # (count[0]))) # (count[1] & ((!count[3] & ((!count[4]))) # (count[3] & (!count[0])))) ) ) # ( !count[2] & ( (!count[0] & (count[4] & ((!count[1]) # (count[3])))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[4]),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h080C080C7AE67AE6;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \i2c|master|Selector33~0 (
// Equation(s):
// \i2c|master|Selector33~0_combout  = ( count[3] & ( (!count[1] & (!count[0] & ((!count[2]) # (\count[4]~DUPLICATE_q )))) # (count[1] & (!count[2] $ (((!\count[4]~DUPLICATE_q ) # (count[0]))))) ) ) # ( !count[3] & ( (\count[4]~DUPLICATE_q  & ((!count[1] & 
// (!count[0] & !count[2])) # (count[1] & ((count[2]))))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[2]),
	.datad(!\count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector33~0 .extended_lut = "off";
defparam \i2c|master|Selector33~0 .lut_mask = 64'h0085008585C985C9;
defparam \i2c|master|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \i2c|master|Selector33~1 (
// Equation(s):
// \i2c|master|Selector33~1_combout  = ( \i2c|master|current_data[2]~3_combout  & ( \i2c|master|Selector33~0_combout  & ( (\i2c|master|current_data[2]~2_combout  & (!count[5] & \WideOr8~0_combout )) ) ) ) # ( !\i2c|master|current_data[2]~3_combout  & ( 
// \i2c|master|Selector33~0_combout  & ( (!\i2c|master|current_data[2]~2_combout  & ((!count[5]))) # (\i2c|master|current_data[2]~2_combout  & (\i2c|master|current_data [2])) ) ) ) # ( \i2c|master|current_data[2]~3_combout  & ( 
// !\i2c|master|Selector33~0_combout  & ( (\i2c|master|current_data[2]~2_combout  & (!count[5] & \WideOr8~0_combout )) ) ) ) # ( !\i2c|master|current_data[2]~3_combout  & ( !\i2c|master|Selector33~0_combout  & ( (\i2c|master|current_data [2] & 
// \i2c|master|current_data[2]~2_combout ) ) ) )

	.dataa(!\i2c|master|current_data [2]),
	.datab(!\i2c|master|current_data[2]~2_combout ),
	.datac(!count[5]),
	.datad(!\WideOr8~0_combout ),
	.datae(!\i2c|master|current_data[2]~3_combout ),
	.dataf(!\i2c|master|Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector33~1 .extended_lut = "off";
defparam \i2c|master|Selector33~1 .lut_mask = 64'h11110030D1D10030;
defparam \i2c|master|Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N49
dffeas \i2c|master|current_data[3] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[3] .is_wysiwyg = "true";
defparam \i2c|master|current_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N21
cyclonev_lcell_comb \i2c|master|Selector32~0 (
// Equation(s):
// \i2c|master|Selector32~0_combout  = ( count[3] & ( (!count[0] & (!count[2] & (!count[1] $ (\count[4]~DUPLICATE_q )))) # (count[0] & (((count[1] & !count[2])) # (\count[4]~DUPLICATE_q ))) ) ) # ( !count[3] & ( (!count[1] & ((!count[2] & (count[0])) # 
// (count[2] & ((\count[4]~DUPLICATE_q ))))) # (count[1] & (((!count[2] & \count[4]~DUPLICATE_q )))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[2]),
	.datad(!\count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector32~0 .extended_lut = "off";
defparam \i2c|master|Selector32~0 .lut_mask = 64'h207A207A90739073;
defparam \i2c|master|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N9
cyclonev_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ( count[2] & ( \count[4]~DUPLICATE_q  & ( (count[3] & (!count[0] $ (count[1]))) ) ) ) # ( !count[2] & ( \count[4]~DUPLICATE_q  & ( (!count[3] & (!count[0] & !count[1])) ) ) ) # ( count[2] & ( !\count[4]~DUPLICATE_q  & ( (count[3] & 
// (count[0] & !count[1])) ) ) ) # ( !count[2] & ( !\count[4]~DUPLICATE_q  & ( (count[0] & count[1]) ) ) )

	.dataa(gnd),
	.datab(!count[3]),
	.datac(!count[0]),
	.datad(!count[1]),
	.datae(!count[2]),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~0 .extended_lut = "off";
defparam \WideOr15~0 .lut_mask = 64'h000F0300C0003003;
defparam \WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \i2c|master|Selector32~1 (
// Equation(s):
// \i2c|master|Selector32~1_combout  = ( \i2c|master|current_data[2]~3_combout  & ( \WideOr15~0_combout  & ( (\i2c|master|current_data[2]~2_combout  & (\i2c|master|Selector32~0_combout  & !count[5])) ) ) ) # ( !\i2c|master|current_data[2]~3_combout  & ( 
// \WideOr15~0_combout  & ( (!\i2c|master|current_data[2]~2_combout  & ((!count[5]))) # (\i2c|master|current_data[2]~2_combout  & (\i2c|master|current_data [3])) ) ) ) # ( \i2c|master|current_data[2]~3_combout  & ( !\WideOr15~0_combout  & ( 
// (\i2c|master|current_data[2]~2_combout  & (\i2c|master|Selector32~0_combout  & !count[5])) ) ) ) # ( !\i2c|master|current_data[2]~3_combout  & ( !\WideOr15~0_combout  & ( (\i2c|master|current_data [3] & \i2c|master|current_data[2]~2_combout ) ) ) )

	.dataa(!\i2c|master|current_data [3]),
	.datab(!\i2c|master|current_data[2]~2_combout ),
	.datac(!\i2c|master|Selector32~0_combout ),
	.datad(!count[5]),
	.datae(!\i2c|master|current_data[2]~3_combout ),
	.dataf(!\WideOr15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector32~1 .extended_lut = "off";
defparam \i2c|master|Selector32~1 .lut_mask = 64'h11110300DD110300;
defparam \i2c|master|Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N31
dffeas \i2c|master|current_data[4] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[4] .is_wysiwyg = "true";
defparam \i2c|master|current_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \i2c|master|Selector31~0 (
// Equation(s):
// \i2c|master|Selector31~0_combout  = ( \i2c|master|current_data [4] & ( !\i2c|master|state[2]~DUPLICATE_q  ) ) # ( !\i2c|master|current_data [4] & ( (!\i2c|master|state [1] & !\i2c|master|state[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state [1]),
	.datad(!\i2c|master|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2c|master|current_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector31~0 .extended_lut = "off";
defparam \i2c|master|Selector31~0 .lut_mask = 64'hF000F000FF00FF00;
defparam \i2c|master|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \i2c|master|Selector30~0 (
// Equation(s):
// \i2c|master|Selector30~0_combout  = ( \i2c|master|command_index[1]~DUPLICATE_q  & ( (!\i2c|master|state [2] & (!\i2c|master|state [1] & !count[5])) ) ) # ( !\i2c|master|command_index[1]~DUPLICATE_q  & ( (!count[5] & ((!\i2c|master|state [2] & 
// ((!\i2c|master|state [1]))) # (\i2c|master|state [2] & (!\i2c|master|command_index [0])))) ) )

	.dataa(!\i2c|master|state [2]),
	.datab(!\i2c|master|command_index [0]),
	.datac(!\i2c|master|state [1]),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector30~0 .extended_lut = "off";
defparam \i2c|master|Selector30~0 .lut_mask = 64'hE400E400A000A000;
defparam \i2c|master|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N39
cyclonev_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = ( \count[4]~DUPLICATE_q  & ( (!count[3] & (!count[1] & (!count[0]))) # (count[3] & (!count[2] $ (((!count[1]) # (count[0]))))) ) ) # ( !\count[4]~DUPLICATE_q  & ( (!count[1] & (count[2] & (!count[3] $ (!count[0])))) # (count[1] & 
// (!count[3] $ ((!count[0])))) ) )

	.dataa(!count[1]),
	.datab(!count[3]),
	.datac(!count[0]),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~0 .extended_lut = "off";
defparam \WideOr14~0 .lut_mask = 64'h143C143C90A390A3;
defparam \WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \i2c|master|Selector31~1 (
// Equation(s):
// \i2c|master|Selector31~1_combout  = ( \WideOr14~0_combout  & ( (((!\WideOr6~0_combout  & \i2c|master|Selector30~0_combout )) # (\i2c|master|Selector31~0_combout )) # (\i2c|master|Selector34~0_combout ) ) ) # ( !\WideOr14~0_combout  & ( 
// ((!\WideOr6~0_combout  & \i2c|master|Selector30~0_combout )) # (\i2c|master|Selector31~0_combout ) ) )

	.dataa(!\WideOr6~0_combout ),
	.datab(!\i2c|master|Selector34~0_combout ),
	.datac(!\i2c|master|Selector31~0_combout ),
	.datad(!\i2c|master|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector31~1 .extended_lut = "off";
defparam \i2c|master|Selector31~1 .lut_mask = 64'h0FAF0FAF3FBF3FBF;
defparam \i2c|master|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N43
dffeas \i2c|master|current_data[5] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[5] .is_wysiwyg = "true";
defparam \i2c|master|current_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N21
cyclonev_lcell_comb \i2c|master|Selector30~2 (
// Equation(s):
// \i2c|master|Selector30~2_combout  = ( !\i2c|master|state[2]~DUPLICATE_q  & ( (\i2c|master|current_data [5] & \i2c|master|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|current_data [5]),
	.datad(!\i2c|master|state [1]),
	.datae(gnd),
	.dataf(!\i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector30~2 .extended_lut = "off";
defparam \i2c|master|Selector30~2 .lut_mask = 64'h000F000F00000000;
defparam \i2c|master|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \i2c|master|Selector30~1 (
// Equation(s):
// \i2c|master|Selector30~1_combout  = ( \count[4]~DUPLICATE_q  & ( (!count[2] & (((!count[1] & !count[0])) # (count[3]))) # (count[2] & (count[1])) ) ) # ( !\count[4]~DUPLICATE_q  & ( (count[1] & (count[3] & (count[2] & count[0]))) ) )

	.dataa(!count[1]),
	.datab(!count[3]),
	.datac(!count[2]),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector30~1 .extended_lut = "off";
defparam \i2c|master|Selector30~1 .lut_mask = 64'h00010001B535B535;
defparam \i2c|master|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \i2c|master|Selector30~3 (
// Equation(s):
// \i2c|master|Selector30~3_combout  = ( \i2c|master|Selector30~1_combout  & ( \i2c|master|current_data[2]~3_combout  & ( (!\i2c|master|current_data[2]~2_combout ) # ((!count[5]) # (\i2c|master|Selector30~2_combout )) ) ) ) # ( 
// !\i2c|master|Selector30~1_combout  & ( \i2c|master|current_data[2]~3_combout  & ( (!\i2c|master|current_data[2]~2_combout ) # (\i2c|master|Selector30~2_combout ) ) ) ) # ( \i2c|master|Selector30~1_combout  & ( !\i2c|master|current_data[2]~3_combout  & ( 
// ((\WideOr13~0_combout  & !\i2c|master|current_data[2]~2_combout )) # (\i2c|master|Selector30~2_combout ) ) ) ) # ( !\i2c|master|Selector30~1_combout  & ( !\i2c|master|current_data[2]~3_combout  & ( ((\WideOr13~0_combout  & 
// !\i2c|master|current_data[2]~2_combout )) # (\i2c|master|Selector30~2_combout ) ) ) )

	.dataa(!\WideOr13~0_combout ),
	.datab(!\i2c|master|current_data[2]~2_combout ),
	.datac(!\i2c|master|Selector30~2_combout ),
	.datad(!count[5]),
	.datae(!\i2c|master|Selector30~1_combout ),
	.dataf(!\i2c|master|current_data[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector30~3 .extended_lut = "off";
defparam \i2c|master|Selector30~3 .lut_mask = 64'h4F4F4F4FCFCFFFCF;
defparam \i2c|master|Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N55
dffeas \i2c|master|current_data[6] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector30~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[6] .is_wysiwyg = "true";
defparam \i2c|master|current_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N27
cyclonev_lcell_comb \i2c|master|Selector29~0 (
// Equation(s):
// \i2c|master|Selector29~0_combout  = ( \i2c|master|current_data [6] & ( !\i2c|master|state[2]~DUPLICATE_q  ) ) # ( !\i2c|master|current_data [6] & ( (!\i2c|master|state [1] & !\i2c|master|state[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state [1]),
	.datad(!\i2c|master|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2c|master|current_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector29~0 .extended_lut = "off";
defparam \i2c|master|Selector29~0 .lut_mask = 64'hF000F000FF00FF00;
defparam \i2c|master|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \i2c|master|Selector29~2 (
// Equation(s):
// \i2c|master|Selector29~2_combout  = ( \count[4]~DUPLICATE_q  & ( (count[3] & count[2]) ) ) # ( !\count[4]~DUPLICATE_q  & ( (count[3] & ((!count[1] $ (!count[2])) # (count[0]))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[3]),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector29~2 .extended_lut = "off";
defparam \i2c|master|Selector29~2 .lut_mask = 64'h070B070B000F000F;
defparam \i2c|master|Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N33
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( \count[4]~DUPLICATE_q  & ( (!count[2] & (count[0] & ((count[3]) # (count[1])))) # (count[2] & (!count[3] $ (((!count[0]) # (count[1]))))) ) ) # ( !\count[4]~DUPLICATE_q  & ( (!count[0] & (count[3] & (!count[1] $ (count[2])))) # 
// (count[0] & (!count[1] & (count[2] & !count[3]))) ) )

	.dataa(!count[1]),
	.datab(!count[0]),
	.datac(!count[2]),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'h02840284123D123D;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \i2c|master|Selector29~3 (
// Equation(s):
// \i2c|master|Selector29~3_combout  = ( \i2c|master|Selector30~0_combout  & ( \WideOr12~0_combout  & ( (((\i2c|master|Selector29~2_combout ) # (\i2c|master|Selector29~0_combout )) # (\i2c|master|Selector34~0_combout )) # (\i2c|master|Selector29~1_combout ) 
// ) ) ) # ( !\i2c|master|Selector30~0_combout  & ( \WideOr12~0_combout  & ( (\i2c|master|Selector29~0_combout ) # (\i2c|master|Selector34~0_combout ) ) ) ) # ( \i2c|master|Selector30~0_combout  & ( !\WideOr12~0_combout  & ( 
// ((\i2c|master|Selector29~2_combout ) # (\i2c|master|Selector29~0_combout )) # (\i2c|master|Selector29~1_combout ) ) ) ) # ( !\i2c|master|Selector30~0_combout  & ( !\WideOr12~0_combout  & ( \i2c|master|Selector29~0_combout  ) ) )

	.dataa(!\i2c|master|Selector29~1_combout ),
	.datab(!\i2c|master|Selector34~0_combout ),
	.datac(!\i2c|master|Selector29~0_combout ),
	.datad(!\i2c|master|Selector29~2_combout ),
	.datae(!\i2c|master|Selector30~0_combout ),
	.dataf(!\WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector29~3 .extended_lut = "off";
defparam \i2c|master|Selector29~3 .lut_mask = 64'h0F0F5FFF3F3F7FFF;
defparam \i2c|master|Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \i2c|master|current_data[7] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector29~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[7] .is_wysiwyg = "true";
defparam \i2c|master|current_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \i2c|master|Selector28~4 (
// Equation(s):
// \i2c|master|Selector28~4_combout  = ( \i2c|master|command_index[1]~DUPLICATE_q  & ( (count[1] & \count[4]~DUPLICATE_q ) ) ) # ( !\i2c|master|command_index[1]~DUPLICATE_q  & ( (!count[1] & (!\i2c|master|command_index [0] & ((!\count[2]~DUPLICATE_q )))) # 
// (count[1] & (((\count[4]~DUPLICATE_q )))) ) )

	.dataa(!\i2c|master|command_index [0]),
	.datab(!count[1]),
	.datac(!\count[4]~DUPLICATE_q ),
	.datad(!\count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~4 .extended_lut = "off";
defparam \i2c|master|Selector28~4 .lut_mask = 64'h8B038B0303030303;
defparam \i2c|master|Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \i2c|master|Selector28~10 (
// Equation(s):
// \i2c|master|Selector28~10_combout  = ( !\i2c|master|state [2] & ( (\i2c|master|current_data [7] & (((\i2c|master|state [1])))) ) ) # ( \i2c|master|state [2] & ( ((count[0] & (!count[5] & (!count[3] & \i2c|master|Selector28~4_combout )))) ) )

	.dataa(!\i2c|master|current_data [7]),
	.datab(!count[0]),
	.datac(!count[5]),
	.datad(!count[3]),
	.datae(!\i2c|master|state [2]),
	.dataf(!\i2c|master|Selector28~4_combout ),
	.datag(!\i2c|master|state [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~10 .extended_lut = "on";
defparam \i2c|master|Selector28~10 .lut_mask = 64'h0505000005053000;
defparam \i2c|master|Selector28~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \i2c|master|Selector28~2 (
// Equation(s):
// \i2c|master|Selector28~2_combout  = ( !\count[4]~DUPLICATE_q  & ( (!\count[2]~DUPLICATE_q  & (\i2c|master|state [2] & !count[5])) ) )

	.dataa(!\count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i2c|master|state [2]),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~2 .extended_lut = "off";
defparam \i2c|master|Selector28~2 .lut_mask = 64'h0A000A0000000000;
defparam \i2c|master|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N51
cyclonev_lcell_comb \i2c|master|Selector28~3 (
// Equation(s):
// \i2c|master|Selector28~3_combout  = ( \i2c|master|Selector28~2_combout  & ( (count[0] & (count[3] & ((\i2c|master|command_index[1]~DUPLICATE_q ) # (\i2c|master|command_index [0])))) ) )

	.dataa(!\i2c|master|command_index [0]),
	.datab(!\i2c|master|command_index[1]~DUPLICATE_q ),
	.datac(!count[0]),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(!\i2c|master|Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~3 .extended_lut = "off";
defparam \i2c|master|Selector28~3 .lut_mask = 64'h0000000000070007;
defparam \i2c|master|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \i2c|master|Selector28~9 (
// Equation(s):
// \i2c|master|Selector28~9_combout  = ( \i2c|master|Selector28~10_combout  & ( \i2c|master|Selector28~3_combout  ) ) # ( !\i2c|master|Selector28~10_combout  & ( \i2c|master|Selector28~3_combout  ) ) # ( \i2c|master|Selector28~10_combout  & ( 
// !\i2c|master|Selector28~3_combout  ) ) # ( !\i2c|master|Selector28~10_combout  & ( !\i2c|master|Selector28~3_combout  & ( (!\i2c|master|Selector28~8_combout ) # ((\i2c|master|Selector28~1_combout  & (!count[5] & \i2c|master|state [2]))) ) ) )

	.dataa(!\i2c|master|Selector28~8_combout ),
	.datab(!\i2c|master|Selector28~1_combout ),
	.datac(!count[5]),
	.datad(!\i2c|master|state [2]),
	.datae(!\i2c|master|Selector28~10_combout ),
	.dataf(!\i2c|master|Selector28~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector28~9 .extended_lut = "off";
defparam \i2c|master|Selector28~9 .lut_mask = 64'hAABAFFFFFFFFFFFF;
defparam \i2c|master|Selector28~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N7
dffeas \i2c|master|current_data[8] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector28~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|current_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|current_data[8] .is_wysiwyg = "true";
defparam \i2c|master|current_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N11
dffeas \i2c|master|i2c_sda~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \i2c|master|Selector10~0 (
// Equation(s):
// \i2c|master|Selector10~0_combout  = ( \i2c|master|state[2]~DUPLICATE_q  & ( \i2c|master|state [0] & ( (\i2c|master|i2c_sda~DUPLICATE_q  & ((!\i2c|master|state [1]) # (\i2c|master|state [3]))) ) ) ) # ( !\i2c|master|state[2]~DUPLICATE_q  & ( 
// \i2c|master|state [0] & ( (!\i2c|master|state [3] & (\i2c|master|current_data [8] & (\i2c|master|state [1]))) # (\i2c|master|state [3] & (((!\i2c|master|state [1]) # (\i2c|master|i2c_sda~DUPLICATE_q )))) ) ) ) # ( \i2c|master|state[2]~DUPLICATE_q  & ( 
// !\i2c|master|state [0] & ( (\i2c|master|i2c_sda~DUPLICATE_q  & ((!\i2c|master|state [1]) # (\i2c|master|state [3]))) ) ) ) # ( !\i2c|master|state[2]~DUPLICATE_q  & ( !\i2c|master|state [0] & ( (!\i2c|master|state [1]) # ((\i2c|master|state [3] & 
// \i2c|master|i2c_sda~DUPLICATE_q )) ) ) )

	.dataa(!\i2c|master|state [3]),
	.datab(!\i2c|master|current_data [8]),
	.datac(!\i2c|master|state [1]),
	.datad(!\i2c|master|i2c_sda~DUPLICATE_q ),
	.datae(!\i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector10~0 .extended_lut = "off";
defparam \i2c|master|Selector10~0 .lut_mask = 64'hF0F500F5525700F5;
defparam \i2c|master|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N10
dffeas \i2c|master|i2c_sda (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \state_out~5 (
// Equation(s):
// \state_out~5_combout  = ( \state.STATE_STOP~q  ) # ( !\state.STATE_STOP~q  & ( !\state.STATE_BEGIN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.STATE_BEGIN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_out~5 .extended_lut = "off";
defparam \state_out~5 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \state_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \state_out~6 (
// Equation(s):
// \state_out~6_combout  = (\state.STATE_STOP~q ) # (\state.STATE_IDLE~q )

	.dataa(!\state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(!\state.STATE_STOP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_out~6 .extended_lut = "off";
defparam \state_out~6 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \state_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \state_out~7 (
// Equation(s):
// \state_out~7_combout  = ( \state.STATE_WRITE~q  ) # ( !\state.STATE_WRITE~q  & ( \state.STATE_STOP~q  ) )

	.dataa(!\state.STATE_STOP~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.STATE_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_out~7 .extended_lut = "off";
defparam \state_out~7 .lut_mask = 64'h55555555FFFFFFFF;
defparam \state_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \state_out~8 (
// Equation(s):
// \state_out~8_combout  = ( \state.STATE_STOP~q  ) # ( !\state.STATE_STOP~q  & ( \state.STATE_CHECK~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.STATE_CHECK~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_out~8 .extended_lut = "off";
defparam \state_out~8 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \state_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N12
cyclonev_lcell_comb \i2c|master|ack~3 (
// Equation(s):
// \i2c|master|ack~3_combout  = ( !\i2c|master|state [3] & ( (\i2c|master|state [0] & !\i2c|master|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state [0]),
	.datad(!\i2c|master|state [1]),
	.datae(!\i2c|master|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~3 .extended_lut = "off";
defparam \i2c|master|ack~3 .lut_mask = 64'h0F0000000F000000;
defparam \i2c|master|ack~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N42
cyclonev_lcell_comb \i2c|master|ack~4 (
// Equation(s):
// \i2c|master|ack~4_combout  = ( \i2c|master|state [0] & ( (\i2c|master|state [1] & (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [2] & \i2c|master|state [3]))) ) ) # ( !\i2c|master|state [0] & ( (!\i2c|master|state [1] & 
// (!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [2] & !\i2c|master|state [3]))) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|state [2]),
	.datad(!\i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~4 .extended_lut = "off";
defparam \i2c|master|ack~4 .lut_mask = 64'h8000800000400040;
defparam \i2c|master|ack~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N0
cyclonev_lcell_comb \i2c|master|ack~2 (
// Equation(s):
// \i2c|master|ack~2_combout  = ( \i2c|master|Equal0~1_combout  & ( \i2c|master|ack~0_combout  & ( (!\i2c|master|state [1] & (!\i2c|master|state [3] & (!\i2c|master|Equal0~0_combout  & \i2c|master|state [0]))) ) ) ) # ( !\i2c|master|Equal0~1_combout  & ( 
// \i2c|master|ack~0_combout  & ( (!\i2c|master|state [1] & (!\i2c|master|state [3] & \i2c|master|state [0])) ) ) ) # ( \i2c|master|Equal0~1_combout  & ( !\i2c|master|ack~0_combout  & ( (!\i2c|master|state [1] & (!\i2c|master|state [3] & \i2c|master|state 
// [0])) ) ) ) # ( !\i2c|master|Equal0~1_combout  & ( !\i2c|master|ack~0_combout  & ( (!\i2c|master|state [1] & (!\i2c|master|state [3] & \i2c|master|state [0])) ) ) )

	.dataa(!\i2c|master|state [1]),
	.datab(!\i2c|master|state [3]),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\i2c|master|state [0]),
	.datae(!\i2c|master|Equal0~1_combout ),
	.dataf(!\i2c|master|ack~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~2 .extended_lut = "off";
defparam \i2c|master|ack~2 .lut_mask = 64'h0088008800880080;
defparam \i2c|master|ack~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N30
cyclonev_lcell_comb \i2c|master|ack~1 (
// Equation(s):
// \i2c|master|ack~1_combout  = ( !\i2c|master|ack~4_combout  & ( \i2c|master|ack~2_combout  & ( \i2c|master|ack~q  ) ) ) # ( \i2c|master|ack~4_combout  & ( !\i2c|master|ack~2_combout  & ( (\i2c|master|ack~3_combout  & (!\i2c_sda~input_o  & 
// ((\i2c|master|ack~q ) # (\i2c|master|state[2]~DUPLICATE_q )))) ) ) ) # ( !\i2c|master|ack~4_combout  & ( !\i2c|master|ack~2_combout  & ( ((\i2c|master|state[2]~DUPLICATE_q  & (\i2c|master|ack~3_combout  & !\i2c_sda~input_o ))) # (\i2c|master|ack~q ) ) ) )

	.dataa(!\i2c|master|state[2]~DUPLICATE_q ),
	.datab(!\i2c|master|ack~3_combout ),
	.datac(!\i2c|master|ack~q ),
	.datad(!\i2c_sda~input_o ),
	.datae(!\i2c|master|ack~4_combout ),
	.dataf(!\i2c|master|ack~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ack~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ack~1 .extended_lut = "off";
defparam \i2c|master|ack~1 .lut_mask = 64'h1F0F13000F0F0000;
defparam \i2c|master|ack~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N53
dffeas \i2c|master|ack (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|ack~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|ack .is_wysiwyg = "true";
defparam \i2c|master|ack .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \i2c|master|i2c_scl~0 (
// Equation(s):
// \i2c|master|i2c_scl~0_combout  = ( \i2c|master|state [2] & ( \i2c|master|state [0] & ( (!\i2c|master|state [3] & ((!\sr_latch_n|output_Q~combout  & (\i2c|master|state [1])) # (\sr_latch_n|output_Q~combout  & ((\i2c|master|i2c_scl~q ))))) # 
// (\i2c|master|state [3] & (((\i2c|master|i2c_scl~q )))) ) ) ) # ( !\i2c|master|state [2] & ( \i2c|master|state [0] & ( ((!\sr_latch_n|output_Q~combout  & !\i2c|master|state [1])) # (\i2c|master|i2c_scl~q ) ) ) ) # ( \i2c|master|state [2] & ( 
// !\i2c|master|state [0] & ( (!\i2c|master|state [3] & ((!\sr_latch_n|output_Q~combout  & (!\i2c|master|state [1])) # (\sr_latch_n|output_Q~combout  & ((\i2c|master|i2c_scl~q ))))) # (\i2c|master|state [3] & (((\i2c|master|i2c_scl~q )))) ) ) ) # ( 
// !\i2c|master|state [2] & ( !\i2c|master|state [0] & ( (!\sr_latch_n|output_Q~combout  & ((!\i2c|master|state [1]) # ((\i2c|master|state [3] & \i2c|master|i2c_scl~q )))) # (\sr_latch_n|output_Q~combout  & (((\i2c|master|i2c_scl~q )))) ) ) )

	.dataa(!\i2c|master|state [3]),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|state [1]),
	.datad(!\i2c|master|i2c_scl~q ),
	.datae(!\i2c|master|state [2]),
	.dataf(!\i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|i2c_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|i2c_scl~0 .extended_lut = "off";
defparam \i2c|master|i2c_scl~0 .lut_mask = 64'hC0F780F7C0FF087F;
defparam \i2c|master|i2c_scl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N17
dffeas \i2c|master|i2c_scl (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|i2c_scl~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_scl .is_wysiwyg = "true";
defparam \i2c|master|i2c_scl .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \hdmi_tx_int~input (
	.i(hdmi_tx_int),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_tx_int~input_o ));
// synopsys translate_off
defparam \hdmi_tx_int~input .bus_hold = "false";
defparam \hdmi_tx_int~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y13_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
