Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr  4 23:43:27 2019
| Host         : luminary running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file rotinom_timing_summary_routed.rpt -pb rotinom_timing_summary_routed.pb -rpx rotinom_timing_summary_routed.rpx -warn_on_violation
| Design       : rotinom
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: agc/U24104/A/y_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 76 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.926        0.000                      0                24028        0.074        0.000                      0                24028        3.000        0.000                       0                 12436  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk                      {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clk_div  {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clk_div  {0.000 25.000}     50.000          20.000          
clk_fpga_0               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_prop_clk_div        2.926        0.000                      0                12700        0.074        0.000                      0                12700        9.266        0.000                       0                 12432  
  clkfbout_prop_clk_div                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_prop_clk_div  clk_out1_prop_clk_div        4.174        0.000                      0                11328        0.662        0.000                      0                11328  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clk_div
  To Clock:  clk_out1_prop_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        2.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U11052/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 1.378ns (20.971%)  route 5.193ns (79.029%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.294 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.781    -0.836    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.046 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.158     1.204    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_27_out[8]
    SLICE_X24Y11         LUT6 (Prop_lut6_I5_O)        0.124     1.328 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.832     2.160    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.284 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           2.363     4.647    agc/U31001/douta[15]
    SLICE_X91Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  agc/U31001/next_val_i_3__1/O
                         net (fo=2, routed)           0.840     5.611    agc/U11064/B/next_val_reg_1
    SLICE_X101Y27        LUT5 (Prop_lut5_I2_O)        0.124     5.735 r  agc/U11064/B/next_val_i_1__382/O
                         net (fo=1, routed)           0.000     5.735    agc/U11052/B/next_val_reg_0
    SLICE_X101Y27        FDPE                                         r  agc/U11052/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.608     8.294    agc/U11052/B/clk_out1
    SLICE_X101Y27        FDPE                                         r  agc/U11052/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.770    
                         clock uncertainty           -0.144     8.627    
    SLICE_X101Y27        FDPE (Setup_fdpe_C_D)        0.034     8.661    agc/U11052/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U11052/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 1.378ns (20.984%)  route 5.189ns (79.016%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.294 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.781    -0.836    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.046 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.158     1.204    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_27_out[8]
    SLICE_X24Y11         LUT6 (Prop_lut6_I5_O)        0.124     1.328 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.832     2.160    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.284 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           2.363     4.647    agc/U31001/douta[15]
    SLICE_X91Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  agc/U31001/next_val_i_3__1/O
                         net (fo=2, routed)           0.836     5.607    agc/U11048/C/next_val_reg_2
    SLICE_X101Y27        LUT5 (Prop_lut5_I2_O)        0.124     5.731 r  agc/U11048/C/next_val_i_1__381/O
                         net (fo=1, routed)           0.000     5.731    agc/U11052/A/next_val_reg_0
    SLICE_X101Y27        FDPE                                         r  agc/U11052/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.608     8.294    agc/U11052/A/clk_out1
    SLICE_X101Y27        FDPE                                         r  agc/U11052/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.770    
                         clock uncertainty           -0.144     8.627    
    SLICE_X101Y27        FDPE (Setup_fdpe_C_D)        0.032     8.659    agc/U11052/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U11018/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 1.378ns (21.136%)  route 5.142ns (78.864%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.301 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.791    -0.826    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     0.056 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.149     1.205    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_31_out[5]
    SLICE_X24Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.329 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.906     2.235    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_1_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.359 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           1.845     4.204    agc/U31025/next_val_reg[12]
    SLICE_X90Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.328 f  agc/U31025/ram_i_5/O
                         net (fo=2, routed)           1.242     5.570    agc/U11014/C/dina[0]
    SLICE_X98Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.694 r  agc/U11014/C/next_val_i_1__360/O
                         net (fo=1, routed)           0.000     5.694    agc/U11018/A/next_val_reg_0
    SLICE_X98Y33         FDPE                                         r  agc/U11018/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.615     8.301    agc/U11018/A/clk_out1
    SLICE_X98Y33         FDPE                                         r  agc/U11018/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.777    
                         clock uncertainty           -0.144     8.634    
    SLICE_X98Y33         FDPE (Setup_fdpe_C_D)        0.082     8.716    agc/U11018/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10018/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 1.378ns (21.632%)  route 4.992ns (78.368%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.244 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.781    -0.836    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.046 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.322     1.368    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_27_out[2]
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124     1.492 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.697     2.189    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I0_O)        0.124     2.313 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.838     4.151    agc/U31025/next_val_reg[9]
    SLICE_X90Y19         LUT6 (Prop_lut6_I4_O)        0.124     4.275 f  agc/U31025/ram_i_8/O
                         net (fo=2, routed)           1.135     5.410    agc/U10032/B/dina[0]
    SLICE_X89Y40         LUT5 (Prop_lut5_I0_O)        0.124     5.534 r  agc/U10032/B/next_val_i_1__321/O
                         net (fo=1, routed)           0.000     5.534    agc/U10018/B/next_val_reg_0
    SLICE_X89Y40         FDPE                                         r  agc/U10018/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.558     8.244    agc/U10018/B/clk_out1
    SLICE_X89Y40         FDPE                                         r  agc/U10018/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.720    
                         clock uncertainty           -0.144     8.577    
    SLICE_X89Y40         FDPE (Setup_fdpe_C_D)        0.032     8.609    agc/U10018/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U11018/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.378ns (21.385%)  route 5.066ns (78.615%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.300 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.781    -0.836    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.046 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.144     1.190    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_27_out[6]
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124     1.314 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.819     2.133    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_1_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124     2.257 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=1, routed)           2.005     4.261    agc/U31025/next_val_reg[13]
    SLICE_X90Y19         LUT6 (Prop_lut6_I4_O)        0.124     4.385 f  agc/U31025/ram_i_4/O
                         net (fo=2, routed)           1.098     5.484    agc/U11032/B/dina[0]
    SLICE_X96Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.608 r  agc/U11032/B/next_val_i_1__361/O
                         net (fo=1, routed)           0.000     5.608    agc/U11018/B/next_val_reg_0
    SLICE_X96Y33         FDPE                                         r  agc/U11018/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.614     8.300    agc/U11018/B/clk_out1
    SLICE_X96Y33         FDPE                                         r  agc/U11018/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.776    
                         clock uncertainty           -0.144     8.633    
    SLICE_X96Y33         FDPE (Setup_fdpe_C_D)        0.082     8.715    agc/U11018/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10052/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 1.378ns (21.670%)  route 4.981ns (78.330%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.306 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.787    -0.830    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     0.052 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.114     1.166    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_35_out[4]
    SLICE_X24Y10         LUT6 (Prop_lut6_I4_O)        0.124     1.290 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.675     1.965    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124     2.089 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           2.016     4.105    agc/U31025/next_val_reg[11]
    SLICE_X90Y19         LUT6 (Prop_lut6_I4_O)        0.124     4.229 f  agc/U31025/ram_i_6/O
                         net (fo=2, routed)           1.176     5.405    agc/U10064/B/dina[0]
    SLICE_X98Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.529 r  agc/U10064/B/next_val_i_1__343/O
                         net (fo=1, routed)           0.000     5.529    agc/U10052/B/next_val_reg_0
    SLICE_X98Y39         FDPE                                         r  agc/U10052/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.620     8.306    agc/U10052/B/clk_out1
    SLICE_X98Y39         FDPE                                         r  agc/U10052/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.782    
                         clock uncertainty           -0.144     8.639    
    SLICE_X98Y39         FDPE (Setup_fdpe_C_D)        0.086     8.725    agc/U10052/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10018/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.378ns (22.282%)  route 4.806ns (77.718%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.244 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.781    -0.836    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.046 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.302     1.348    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_27_out[1]
    SLICE_X24Y12         LUT6 (Prop_lut6_I5_O)        0.124     1.472 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     2.133    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.257 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.723     3.980    agc/U31025/next_val_reg[8]
    SLICE_X86Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.104 f  agc/U31025/ram_i_9/O
                         net (fo=2, routed)           1.120     5.224    agc/U10014/C/dina[0]
    SLICE_X87Y40         LUT5 (Prop_lut5_I0_O)        0.124     5.348 r  agc/U10014/C/next_val_i_1__320/O
                         net (fo=1, routed)           0.000     5.348    agc/U10018/A/next_val_reg_0
    SLICE_X87Y40         FDPE                                         r  agc/U10018/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.558     8.244    agc/U10018/A/clk_out1
    SLICE_X87Y40         FDPE                                         r  agc/U10018/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.720    
                         clock uncertainty           -0.144     8.577    
    SLICE_X87Y40         FDPE (Setup_fdpe_C_D)        0.032     8.609    agc/U10018/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.609    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U9052/B/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.378ns (22.338%)  route 4.791ns (77.662%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.245 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.791    -0.826    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.056 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.298     1.354    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_31_out[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124     1.478 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.562     2.040    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124     2.164 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.721     3.886    agc/U31025/next_val_reg[7]
    SLICE_X87Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.010 f  agc/U31025/ram_i_10/O
                         net (fo=2, routed)           1.209     5.219    agc/U9064/B/next_val_reg_1[0]
    SLICE_X89Y42         LUT5 (Prop_lut5_I0_O)        0.124     5.343 r  agc/U9064/B/next_val_i_1__303/O
                         net (fo=1, routed)           0.000     5.343    agc/U9052/B/next_val_reg_0
    SLICE_X89Y42         FDPE                                         r  agc/U9052/B/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.559     8.245    agc/U9052/B/clk_out1
    SLICE_X89Y42         FDPE                                         r  agc/U9052/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.721    
                         clock uncertainty           -0.144     8.578    
    SLICE_X89Y42         FDPE (Setup_fdpe_C_D)        0.034     8.612    agc/U9052/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U9052/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 1.254ns (20.641%)  route 4.821ns (79.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.245 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.794    -0.823    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.059 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.006     2.064    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6][0]
    SLICE_X54Y10         LUT6 (Prop_lut6_I5_O)        0.124     2.188 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.558     3.747    agc/U31025/next_val_reg[6]
    SLICE_X90Y15         LUT6 (Prop_lut6_I4_O)        0.124     3.871 f  agc/U31025/ram_i_11/O
                         net (fo=2, routed)           1.257     5.128    agc/U9048/C/next_val_reg_1[0]
    SLICE_X89Y42         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  agc/U9048/C/next_val_i_1__302/O
                         net (fo=1, routed)           0.000     5.252    agc/U9052/A/next_val_reg_0
    SLICE_X89Y42         FDPE                                         r  agc/U9052/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.559     8.245    agc/U9052/A/clk_out1
    SLICE_X89Y42         FDPE                                         r  agc/U9052/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.721    
                         clock uncertainty           -0.144     8.578    
    SLICE_X89Y42         FDPE (Setup_fdpe_C_D)        0.032     8.610    agc/U9052/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.610    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10052/A/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 1.378ns (22.311%)  route 4.798ns (77.689%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.306 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.781    -0.836    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.046 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.313     1.359    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_27_out[3]
    SLICE_X24Y13         LUT6 (Prop_lut6_I5_O)        0.124     1.483 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.555     2.038    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I0_O)        0.124     2.162 f  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           1.744     3.906    agc/U31025/next_val_reg[10]
    SLICE_X90Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.030 f  agc/U31025/ram_i_7/O
                         net (fo=2, routed)           1.187     5.216    agc/U10048/C/dina[0]
    SLICE_X98Y39         LUT5 (Prop_lut5_I0_O)        0.124     5.340 r  agc/U10048/C/next_val_i_1__342/O
                         net (fo=1, routed)           0.000     5.340    agc/U10052/A/next_val_reg_0
    SLICE_X98Y39         FDPE                                         r  agc/U10052/A/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.620     8.306    agc/U10052/A/clk_out1
    SLICE_X98Y39         FDPE                                         r  agc/U10052/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.782    
                         clock uncertainty           -0.144     8.639    
    SLICE_X98Y39         FDPE (Setup_fdpe_C_D)        0.082     8.721    agc/U10052/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  3.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 agc/U31011/B/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.037%)  route 0.172ns (54.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.573    -0.612    agc/U31011/B/clk_out1
    SLICE_X55Y18         FDCE                                         r  agc/U31011/B/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  agc/U31011/B/y_reg/Q
                         net (fo=19, routed)          0.172    -0.298    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.881    -0.809    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.555    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.372    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 agc/U31009/C/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.033%)  route 0.471ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.551    -0.634    agc/U31009/C/clk_out1
    SLICE_X51Y16         FDCE                                         r  agc/U31009/C/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  agc/U31009/C/y_reg/Q
                         net (fo=21, routed)          0.471    -0.021    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.861    -0.829    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.502    -0.328    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.145    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 agc/U31009/D/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.597%)  route 0.204ns (55.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.581    -0.604    agc/U31009/D/clk_out1
    SLICE_X54Y2          FDCE                                         r  agc/U31009/D/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.440 r  agc/U31009/D/y_reg/Q
                         net (fo=21, routed)          0.204    -0.236    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y0          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.890    -0.800    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y0          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB36_X3Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.363    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 agc/U31011/C/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.739%)  route 0.233ns (62.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.573    -0.612    agc/U31011/C/clk_out1
    SLICE_X55Y18         FDCE                                         r  agc/U31011/C/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  agc/U31011/C/y_reg/Q
                         net (fo=19, routed)          0.233    -0.238    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y4          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.875    -0.815    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y4          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.561    
    RAMB36_X3Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.378    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 agc/U31012/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.298%)  route 0.270ns (65.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.577    -0.608    agc/U31012/A/clk_out1
    SLICE_X56Y14         FDCE                                         r  agc/U31012/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  agc/U31012/A/y_reg/Q
                         net (fo=19, routed)          0.270    -0.196    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y2          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.885    -0.805    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X3Y2          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.532    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.349    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 agc/U2111/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U2111/A/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.555    -0.630    agc/U2111/A/clk_out1
    SLICE_X37Y16         FDCE                                         r  agc/U2111/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  agc/U2111/A/y_reg/Q
                         net (fo=3, routed)           0.111    -0.377    agc/U2111/A/__A02_NET_163
    SLICE_X39Y15         FDCE                                         r  agc/U2111/A/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.821    -0.870    agc/U2111/A/clk_out1
    SLICE_X39Y15         FDCE                                         r  agc/U2111/A/prev_val_reg/C
                         clock pessimism              0.255    -0.615    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.070    -0.545    agc/U2111/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 agc/U31010/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.838%)  route 0.248ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.581    -0.604    agc/U31010/A/clk_out1
    SLICE_X54Y1          FDCE                                         r  agc/U31010/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDCE (Prop_fdce_C_Q)         0.164    -0.440 r  agc/U31010/A/y_reg/Q
                         net (fo=21, routed)          0.248    -0.192    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y0          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.890    -0.800    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y0          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB36_X3Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.363    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 agc/U1142/D/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U1142/D/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.560    -0.625    agc/U1142/D/clk_out1
    SLICE_X37Y44         FDPE                                         r  agc/U1142/D/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 r  agc/U1142/D/y_reg/Q
                         net (fo=4, routed)           0.112    -0.371    agc/U1142/D/__A01_2__FS24
    SLICE_X38Y45         FDPE                                         r  agc/U1142/D/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.827    -0.864    agc/U1142/D/clk_out1
    SLICE_X38Y45         FDPE                                         r  agc/U1142/D/prev_val_reg/C
                         clock pessimism              0.255    -0.609    
    SLICE_X38Y45         FDPE (Hold_fdpe_C_D)         0.063    -0.546    agc/U1142/D/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 agc/U1147/A/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U1147/A/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.923%)  route 0.120ns (46.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.560    -0.625    agc/U1147/A/clk_out1
    SLICE_X47Y46         FDPE                                         r  agc/U1147/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDPE (Prop_fdpe_C_Q)         0.141    -0.484 r  agc/U1147/A/y_reg/Q
                         net (fo=5, routed)           0.120    -0.363    agc/U1147/A/__A01_2__F27A
    SLICE_X45Y47         FDPE                                         r  agc/U1147/A/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.828    -0.863    agc/U1147/A/clk_out1
    SLICE_X45Y47         FDPE                                         r  agc/U1147/A/prev_val_reg/C
                         clock pessimism              0.255    -0.608    
    SLICE_X45Y47         FDPE (Hold_fdpe_C_D)         0.070    -0.538    agc/U1147/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 agc/U31012/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.699%)  route 0.290ns (67.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.577    -0.608    agc/U31012/A/clk_out1
    SLICE_X56Y14         FDCE                                         r  agc/U31012/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  agc/U31012/A/y_reg/Q
                         net (fo=19, routed)          0.290    -0.176    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.881    -0.809    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X3Y3          RAMB36E1                                     r  agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.536    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.353    agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clk_div
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { prop_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB18_X3Y3      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB18_X3Y3      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X1Y2      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X1Y2      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y1      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y1      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y0      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X2Y0      agc/U31001/rope/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.531      16.955     RAMB36_X4Y3      agc/U31025/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.531      16.955     RAMB36_X4Y3      agc/U31025/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X107Y23    agc/U11047/C/prev_val_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X107Y23    agc/U11047/C/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X107Y23    agc/U11047/D/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X107Y23    agc/U11047/D/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y23    agc/U11049/A/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y23    agc/U11049/A/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y23    agc/U11049/B/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y23    agc/U11049/B/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y23    agc/U11049/C/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X108Y23    agc/U11049/C/y_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X106Y23    agc/U11047/A/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X106Y23    agc/U11047/B/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X106Y23    agc/U11047/C/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X106Y23    agc/U11047/D/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X104Y44    agc/U10003/A/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X104Y44    agc/U10003/B/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X55Y38     agc/U17036/A/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X55Y38     agc/U17036/B/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X55Y38     agc/U17036/C/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X55Y38     agc/U17036/D/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clk_div
  To Clock:  clkfbout_prop_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { prop_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    prop_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  prop_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clk_div
  To Clock:  clk_out1_prop_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        4.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U4010/A/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 0.580ns (11.599%)  route 4.420ns (88.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.241 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.716    -0.902    agc/U18154/A/clk_out1
    SLICE_X65Y20         FDCE                                         r  agc/U18154/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.446 r  agc/U18154/A/y_reg/Q
                         net (fo=125, routed)         2.587     2.141    agc/U18154/A/y_reg_0
    SLICE_X111Y1         LUT2 (Prop_lut2_I1_O)        0.124     2.265 f  agc/U18154/A/next_val_i_2__124/O
                         net (fo=6, routed)           1.834     4.099    agc/U4010/A/next_val_reg_0
    SLICE_X78Y11         FDCE                                         f  agc/U4010/A/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.555     8.241    agc/U4010/A/clk_out1
    SLICE_X78Y11         FDCE                                         r  agc/U4010/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.818    
                         clock uncertainty           -0.144     8.675    
    SLICE_X78Y11         FDCE (Recov_fdce_C_CLR)     -0.402     8.273    agc/U4010/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U31008/B/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 0.572ns (13.149%)  route 3.778ns (86.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.242 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.716    -0.902    agc/U18154/A/clk_out1
    SLICE_X64Y20         FDCE                                         r  agc/U18154/A/y_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.446 r  agc/U18154/A/y_reg_rep__6/Q
                         net (fo=125, routed)         2.125     1.680    agc/U18154/A/y_reg_rep__6_0
    SLICE_X34Y0          LUT2 (Prop_lut2_I1_O)        0.116     1.796 f  agc/U18154/A/next_val_i_1__4270/O
                         net (fo=9, routed)           1.653     3.449    agc/U31008/B/next_val_reg_0
    SLICE_X68Y1          FDCE                                         f  agc/U31008/B/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.556     8.242    agc/U31008/B/clk_out1
    SLICE_X68Y1          FDCE                                         r  agc/U31008/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.819    
                         clock uncertainty           -0.144     8.676    
    SLICE_X68Y1          FDCE (Recov_fdce_C_CLR)     -0.606     8.070    agc/U31008/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U4015/C/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.574ns (13.750%)  route 3.601ns (86.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.297 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.716    -0.902    agc/U18154/A/clk_out1
    SLICE_X65Y20         FDCE                                         r  agc/U18154/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.446 r  agc/U18154/A/y_reg/Q
                         net (fo=125, routed)         2.384     1.939    agc/U18154/A/y_reg_0
    SLICE_X111Y7         LUT2 (Prop_lut2_I1_O)        0.118     2.057 f  agc/U18154/A/next_val_i_2__129/O
                         net (fo=9, routed)           1.216     3.273    agc/U4015/C/next_val_reg_0
    SLICE_X101Y20        FDCE                                         f  agc/U4015/C/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.611     8.297    agc/U4015/C/clk_out1
    SLICE_X101Y20        FDCE                                         r  agc/U4015/C/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.874    
                         clock uncertainty           -0.144     8.731    
    SLICE_X101Y20        FDCE (Recov_fdce_C_CLR)     -0.604     8.127    agc/U4015/C/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U20037/A/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.574ns (14.796%)  route 3.305ns (85.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 8.178 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.716    -0.902    agc/U18154/A/clk_out1
    SLICE_X64Y20         FDCE                                         r  agc/U18154/A/y_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.446 r  agc/U18154/A/y_reg_rep__5/Q
                         net (fo=125, routed)         2.657     2.211    agc/U18154/A/y_reg_rep__5_n_0
    SLICE_X35Y8          LUT2 (Prop_lut2_I1_O)        0.118     2.329 f  agc/U18154/A/next_val_i_2__975/O
                         net (fo=9, routed)           0.648     2.978    agc/U20037/A/next_val_reg_0
    SLICE_X35Y8          FDCE                                         f  agc/U20037/A/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.492     8.178    agc/U20037/A/clk_out1
    SLICE_X35Y8          FDCE                                         r  agc/U20037/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.654    
                         clock uncertainty           -0.144     8.511    
    SLICE_X35Y8          FDCE (Recov_fdce_C_CLR)     -0.604     7.907    agc/U20037/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U4001/B/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.574ns (13.768%)  route 3.595ns (86.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 8.306 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.716    -0.902    agc/U18154/A/clk_out1
    SLICE_X65Y20         FDCE                                         r  agc/U18154/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.446 r  agc/U18154/A/y_reg/Q
                         net (fo=125, routed)         2.056     1.610    agc/U18154/A/y_reg_0
    SLICE_X109Y15        LUT2 (Prop_lut2_I1_O)        0.118     1.728 f  agc/U18154/A/next_val_i_2__117/O
                         net (fo=12, routed)          1.539     3.268    agc/U4001/B/next_val_reg_0
    SLICE_X92Y2          FDCE                                         f  agc/U4001/B/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.620     8.306    agc/U4001/B/clk_out1
    SLICE_X92Y2          FDCE                                         r  agc/U4001/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.577     8.883    
                         clock uncertainty           -0.144     8.740    
    SLICE_X92Y2          FDCE (Recov_fdce_C_CLR)     -0.516     8.224    agc/U4001/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          8.224    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U23014/A/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.606ns (15.492%)  route 3.306ns (84.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.172 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.716    -0.902    agc/U18154/A/clk_out1
    SLICE_X64Y20         FDCE                                         r  agc/U18154/A/y_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.446 r  agc/U18154/A/y_reg_rep__5/Q
                         net (fo=125, routed)         2.537     2.092    agc/U18154/A/y_reg_rep__5_n_0
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.150     2.242 f  agc/U18154/A/next_val_i_2__1058/O
                         net (fo=9, routed)           0.768     3.010    agc/U23014/A/next_val_reg_0
    SLICE_X34Y33         FDCE                                         f  agc/U23014/A/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.486     8.172    agc/U23014/A/clk_out1
    SLICE_X34Y33         FDCE                                         r  agc/U23014/A/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.648    
                         clock uncertainty           -0.144     8.505    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.516     7.989    agc/U23014/A/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U23014/B/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.606ns (15.492%)  route 3.306ns (84.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.172 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.716    -0.902    agc/U18154/A/clk_out1
    SLICE_X64Y20         FDCE                                         r  agc/U18154/A/y_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.446 r  agc/U18154/A/y_reg_rep__5/Q
                         net (fo=125, routed)         2.537     2.092    agc/U18154/A/y_reg_rep__5_n_0
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.150     2.242 f  agc/U18154/A/next_val_i_2__1058/O
                         net (fo=9, routed)           0.768     3.010    agc/U23014/B/next_val_reg_0
    SLICE_X34Y33         FDCE                                         f  agc/U23014/B/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.486     8.172    agc/U23014/B/clk_out1
    SLICE_X34Y33         FDCE                                         r  agc/U23014/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.648    
                         clock uncertainty           -0.144     8.505    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.516     7.989    agc/U23014/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U23014/C/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.606ns (15.492%)  route 3.306ns (84.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.172 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.716    -0.902    agc/U18154/A/clk_out1
    SLICE_X64Y20         FDCE                                         r  agc/U18154/A/y_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.446 r  agc/U18154/A/y_reg_rep__5/Q
                         net (fo=125, routed)         2.537     2.092    agc/U18154/A/y_reg_rep__5_n_0
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.150     2.242 f  agc/U18154/A/next_val_i_2__1058/O
                         net (fo=9, routed)           0.768     3.010    agc/U23014/C/next_val_reg_0
    SLICE_X34Y33         FDCE                                         f  agc/U23014/C/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.486     8.172    agc/U23014/C/clk_out1
    SLICE_X34Y33         FDCE                                         r  agc/U23014/C/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.476     8.648    
                         clock uncertainty           -0.144     8.505    
    SLICE_X34Y33         FDCE (Recov_fdce_C_CLR)     -0.516     7.989    agc/U23014/C/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10009/B/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.574ns (14.819%)  route 3.299ns (85.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.236 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.714    -0.904    agc/U18154/A/clk_out1
    SLICE_X78Y23         FDCE                                         r  agc/U18154/A/y_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  agc/U18154/A/y_reg_rep__1/Q
                         net (fo=125, routed)         2.025     1.577    agc/U18154/A/y_reg_rep__1_n_0
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.118     1.695 f  agc/U18154/A/next_val_i_2__444/O
                         net (fo=12, routed)          1.275     2.970    agc/U10009/B/next_val_reg_0
    SLICE_X88Y52         FDCE                                         f  agc/U10009/B/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.550     8.236    agc/U10009/B/clk_out1
    SLICE_X88Y52         FDCE                                         r  agc/U10009/B/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.462     8.698    
                         clock uncertainty           -0.144     8.554    
    SLICE_X88Y52         FDCE (Recov_fdce_C_CLR)     -0.604     7.950    agc/U10009/B/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 agc/U18154/A/y_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U10009/D/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clk_div fall@9.766ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.574ns (14.819%)  route 3.299ns (85.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.236 - 9.766 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.484     1.484 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.769    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.574 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.719    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.618 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.714    -0.904    agc/U18154/A/clk_out1
    SLICE_X78Y23         FDCE                                         r  agc/U18154/A/y_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.448 r  agc/U18154/A/y_reg_rep__1/Q
                         net (fo=125, routed)         2.025     1.577    agc/U18154/A/y_reg_rep__1_n_0
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.118     1.695 f  agc/U18154/A/next_val_i_2__444/O
                         net (fo=12, routed)          1.275     2.970    agc/U10009/D/next_val_reg_0
    SLICE_X88Y52         FDCE                                         f  agc/U10009/D/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div fall edge)
                                                      9.766     9.766 f  
    Y6                                                0.000     9.766 f  clk (IN)
                         net (fo=0)                   0.000     9.766    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         1.414    11.179 f  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.341    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.904 f  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.595    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.686 f  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       1.550     8.236    agc/U10009/D/clk_out1
    SLICE_X88Y52         FDCE                                         r  agc/U10009/D/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.462     8.698    
                         clock uncertainty           -0.144     8.554    
    SLICE_X88Y52         FDCE (Recov_fdce_C_CLR)     -0.604     7.950    agc/U10009/D/next_val_reg
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  4.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U2043/A/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.901%)  route 0.626ns (77.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X65Y20         FDCE                                         r  agc/U18154/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg/Q
                         net (fo=125, routed)         0.461    -0.009    agc/U18154/A/y_reg_0
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.036 f  agc/U18154/A/next_val_i_2__66/O
                         net (fo=3, routed)           0.166     0.202    agc/U2043/A/next_val_reg_0
    SLICE_X49Y15         FDCE                                         f  agc/U2043/A/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.821    -0.870    agc/U2043/A/clk_out1
    SLICE_X49Y15         FDCE                                         r  agc/U2043/A/prev_val_reg/C
                         clock pessimism              0.502    -0.368    
    SLICE_X49Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    agc/U2043/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U2043/A/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.901%)  route 0.626ns (77.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X65Y20         FDCE                                         r  agc/U18154/A/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg/Q
                         net (fo=125, routed)         0.461    -0.009    agc/U18154/A/y_reg_0
    SLICE_X51Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.036 f  agc/U18154/A/next_val_i_2__66/O
                         net (fo=3, routed)           0.166     0.202    agc/U2043/A/next_val_reg_0
    SLICE_X49Y15         FDCE                                         f  agc/U2043/A/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.821    -0.870    agc/U2043/A/clk_out1
    SLICE_X49Y15         FDCE                                         r  agc/U2043/A/y_reg/C
                         clock pessimism              0.502    -0.368    
    SLICE_X49Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    agc/U2043/A/y_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U7024/A/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.824%)  route 0.417ns (69.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.576    -0.609    agc/U18154/A/clk_out1
    SLICE_X78Y22         FDCE                                         r  agc/U18154/A/y_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  agc/U18154/A/y_reg_rep__0/Q
                         net (fo=125, routed)         0.231    -0.236    agc/U18154/A/y_reg_rep__0_n_0
    SLICE_X79Y21         LUT2 (Prop_lut2_I1_O)        0.045    -0.191 f  agc/U18154/A/next_val_i_2__301/O
                         net (fo=9, routed)           0.186    -0.005    agc/U7024/A/next_val_reg_0
    SLICE_X78Y21         FDCE                                         f  agc/U7024/A/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.843    -0.848    agc/U7024/A/clk_out1
    SLICE_X78Y21         FDCE                                         r  agc/U7024/A/prev_val_reg/C
                         clock pessimism              0.253    -0.595    
    SLICE_X78Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    agc/U7024/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U7024/A/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.824%)  route 0.417ns (69.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.576    -0.609    agc/U18154/A/clk_out1
    SLICE_X78Y22         FDCE                                         r  agc/U18154/A/y_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  agc/U18154/A/y_reg_rep__0/Q
                         net (fo=125, routed)         0.231    -0.236    agc/U18154/A/y_reg_rep__0_n_0
    SLICE_X79Y21         LUT2 (Prop_lut2_I1_O)        0.045    -0.191 f  agc/U18154/A/next_val_i_2__301/O
                         net (fo=9, routed)           0.186    -0.005    agc/U7024/A/next_val_reg_0
    SLICE_X78Y21         FDCE                                         f  agc/U7024/A/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.843    -0.848    agc/U7024/A/clk_out1
    SLICE_X78Y21         FDCE                                         r  agc/U7024/A/y_reg/C
                         clock pessimism              0.253    -0.595    
    SLICE_X78Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    agc/U7024/A/y_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U7024/B/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.824%)  route 0.417ns (69.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.576    -0.609    agc/U18154/A/clk_out1
    SLICE_X78Y22         FDCE                                         r  agc/U18154/A/y_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  agc/U18154/A/y_reg_rep__0/Q
                         net (fo=125, routed)         0.231    -0.236    agc/U18154/A/y_reg_rep__0_n_0
    SLICE_X79Y21         LUT2 (Prop_lut2_I1_O)        0.045    -0.191 f  agc/U18154/A/next_val_i_2__301/O
                         net (fo=9, routed)           0.186    -0.005    agc/U7024/B/next_val_reg_0
    SLICE_X78Y21         FDCE                                         f  agc/U7024/B/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.843    -0.848    agc/U7024/B/clk_out1
    SLICE_X78Y21         FDCE                                         r  agc/U7024/B/prev_val_reg/C
                         clock pessimism              0.253    -0.595    
    SLICE_X78Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    agc/U7024/B/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U7024/B/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.824%)  route 0.417ns (69.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.576    -0.609    agc/U18154/A/clk_out1
    SLICE_X78Y22         FDCE                                         r  agc/U18154/A/y_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  agc/U18154/A/y_reg_rep__0/Q
                         net (fo=125, routed)         0.231    -0.236    agc/U18154/A/y_reg_rep__0_n_0
    SLICE_X79Y21         LUT2 (Prop_lut2_I1_O)        0.045    -0.191 f  agc/U18154/A/next_val_i_2__301/O
                         net (fo=9, routed)           0.186    -0.005    agc/U7024/B/next_val_reg_0
    SLICE_X78Y21         FDCE                                         f  agc/U7024/B/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.843    -0.848    agc/U7024/B/clk_out1
    SLICE_X78Y21         FDCE                                         r  agc/U7024/B/y_reg/C
                         clock pessimism              0.253    -0.595    
    SLICE_X78Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    agc/U7024/B/y_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U7024/C/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.824%)  route 0.417ns (69.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.576    -0.609    agc/U18154/A/clk_out1
    SLICE_X78Y22         FDCE                                         r  agc/U18154/A/y_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  agc/U18154/A/y_reg_rep__0/Q
                         net (fo=125, routed)         0.231    -0.236    agc/U18154/A/y_reg_rep__0_n_0
    SLICE_X79Y21         LUT2 (Prop_lut2_I1_O)        0.045    -0.191 f  agc/U18154/A/next_val_i_2__301/O
                         net (fo=9, routed)           0.186    -0.005    agc/U7024/C/next_val_reg_0
    SLICE_X78Y21         FDCE                                         f  agc/U7024/C/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.843    -0.848    agc/U7024/C/clk_out1
    SLICE_X78Y21         FDCE                                         r  agc/U7024/C/prev_val_reg/C
                         clock pessimism              0.253    -0.595    
    SLICE_X78Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    agc/U7024/C/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U7024/C/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.824%)  route 0.417ns (69.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.576    -0.609    agc/U18154/A/clk_out1
    SLICE_X78Y22         FDCE                                         r  agc/U18154/A/y_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  agc/U18154/A/y_reg_rep__0/Q
                         net (fo=125, routed)         0.231    -0.236    agc/U18154/A/y_reg_rep__0_n_0
    SLICE_X79Y21         LUT2 (Prop_lut2_I1_O)        0.045    -0.191 f  agc/U18154/A/next_val_i_2__301/O
                         net (fo=9, routed)           0.186    -0.005    agc/U7024/C/next_val_reg_0
    SLICE_X78Y21         FDCE                                         f  agc/U7024/C/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.843    -0.848    agc/U7024/C/clk_out1
    SLICE_X78Y21         FDCE                                         r  agc/U7024/C/y_reg/C
                         clock pessimism              0.253    -0.595    
    SLICE_X78Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.687    agc/U7024/C/y_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U14043/A/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X65Y20         FDCE                                         r  agc/U18154/A/y_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg_rep__2/Q
                         net (fo=125, routed)         0.258    -0.211    agc/U18154/A/y_reg_rep__2_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.045    -0.166 f  agc/U18154/A/next_val_i_1__4251/O
                         net (fo=9, routed)           0.185     0.018    agc/U14043/A/next_val_reg_0
    SLICE_X63Y20         FDCE                                         f  agc/U14043/A/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.840    -0.851    agc/U14043/A/clk_out1
    SLICE_X63Y20         FDCE                                         r  agc/U14043/A/prev_val_reg/C
                         clock pessimism              0.273    -0.578    
    SLICE_X63Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.670    agc/U14043/A/prev_val_reg
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 agc/U18154/A/y_reg_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            agc/U14043/A/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clk_div  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clk_div rise@0.000ns - clk_out1_prop_clk_div rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.572%)  route 0.443ns (70.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.728 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.210    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.574    -0.611    agc/U18154/A/clk_out1
    SLICE_X65Y20         FDCE                                         r  agc/U18154/A/y_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  agc/U18154/A/y_reg_rep__2/Q
                         net (fo=125, routed)         0.258    -0.211    agc/U18154/A/y_reg_rep__2_n_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.045    -0.166 f  agc/U18154/A/next_val_i_1__4251/O
                         net (fo=9, routed)           0.185     0.018    agc/U14043/A/next_val_reg_0
    SLICE_X63Y20         FDCE                                         f  agc/U14043/A/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clk_div rise edge)
                                                      0.000     0.000 r  
    Y6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    prop_div/inst/clk_in1
    Y6                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  prop_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.920    prop_div/inst/clk_in1_prop_clk_div
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.284 r  prop_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.720    prop_div/inst/clk_out1_prop_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.691 r  prop_div/inst/clkout1_buf/O
                         net (fo=12430, routed)       0.840    -0.851    agc/U14043/A/clk_out1
    SLICE_X63Y20         FDCE                                         r  agc/U14043/A/y_reg/C
                         clock pessimism              0.273    -0.578    
    SLICE_X63Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.670    agc/U14043/A/y_reg
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.688    





