-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "11/23/2022 00:37:19"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	calculator IS
    PORT (
	CLK : IN std_logic;
	RST_N : IN std_logic;
	Start : IN std_logic;
	Operation : IN std_logic_vector(1 DOWNTO 0);
	A : IN std_logic_vector(4 DOWNTO 0);
	B : IN std_logic_vector(4 DOWNTO 0);
	Result : BUFFER std_logic_vector(9 DOWNTO 0);
	Remainder : BUFFER std_logic_vector(9 DOWNTO 0);
	Done : BUFFER std_logic;
	seven_seg_digit_1 : BUFFER std_logic_vector(6 DOWNTO 0);
	seven_seg_digit_2 : BUFFER std_logic_vector(6 DOWNTO 0);
	seven_seg_digit_3 : BUFFER std_logic_vector(6 DOWNTO 0);
	seven_seg_digit_4r : BUFFER std_logic_vector(6 DOWNTO 0);
	seven_seg_digit_5r : BUFFER std_logic_vector(6 DOWNTO 0);
	seven_seg_digit_6r : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END calculator;

-- Design Ports Information
-- Result[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[5]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[6]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Result[9]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[1]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[2]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[3]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[5]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Remainder[9]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Done	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_1[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_1[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_1[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_1[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_1[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_1[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_1[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_2[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_2[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_2[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_2[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_2[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_2[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_2[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_4r[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_4r[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_4r[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_4r[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_4r[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_4r[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_4r[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_5r[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_5r[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_5r[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_5r[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_5r[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_5r[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_5r[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_6r[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_6r[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_6r[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_6r[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_6r[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_6r[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seven_seg_digit_6r[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Operation[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Operation[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RST_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Start	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF calculator IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RST_N : std_logic;
SIGNAL ww_Start : std_logic;
SIGNAL ww_Operation : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_A : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_B : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Result : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_Remainder : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_Done : std_logic;
SIGNAL ww_seven_seg_digit_1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seven_seg_digit_2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seven_seg_digit_3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seven_seg_digit_4r : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seven_seg_digit_5r : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seven_seg_digit_6r : std_logic_vector(6 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputCLKENA0_outclk\ : std_logic;
SIGNAL \B[2]~input_o\ : std_logic;
SIGNAL \add|Add0~5_sumout\ : std_logic;
SIGNAL \add|Add0~6\ : std_logic;
SIGNAL \add|Add0~9_sumout\ : std_logic;
SIGNAL \RST_N~input_o\ : std_logic;
SIGNAL \Start~input_o\ : std_logic;
SIGNAL \add|state~0_combout\ : std_logic;
SIGNAL \RST_N~inputCLKENA0_outclk\ : std_logic;
SIGNAL \add|state~q\ : std_logic;
SIGNAL \sub|cout[5]~1_combout\ : std_logic;
SIGNAL \add|Add0~10\ : std_logic;
SIGNAL \add|Add0~1_sumout\ : std_logic;
SIGNAL \add|Add0~2\ : std_logic;
SIGNAL \add|Add0~13_sumout\ : std_logic;
SIGNAL \add|Add0~14\ : std_logic;
SIGNAL \add|Add0~25_sumout\ : std_logic;
SIGNAL \add|Add0~26\ : std_logic;
SIGNAL \add|Add0~29_sumout\ : std_logic;
SIGNAL \add|Add0~30\ : std_logic;
SIGNAL \add|Add0~33_sumout\ : std_logic;
SIGNAL \add|Add0~34\ : std_logic;
SIGNAL \add|Add0~37_sumout\ : std_logic;
SIGNAL \add|Add0~38\ : std_logic;
SIGNAL \add|Add0~41_sumout\ : std_logic;
SIGNAL \add|Add0~42\ : std_logic;
SIGNAL \add|Add0~45_sumout\ : std_logic;
SIGNAL \add|Add0~46\ : std_logic;
SIGNAL \add|Add0~117_sumout\ : std_logic;
SIGNAL \add|Add0~118\ : std_logic;
SIGNAL \add|Add0~121_sumout\ : std_logic;
SIGNAL \add|Add0~122\ : std_logic;
SIGNAL \add|Add0~73_sumout\ : std_logic;
SIGNAL \add|Add0~74\ : std_logic;
SIGNAL \add|Add0~77_sumout\ : std_logic;
SIGNAL \add|Add0~78\ : std_logic;
SIGNAL \add|Add0~81_sumout\ : std_logic;
SIGNAL \add|Add0~82\ : std_logic;
SIGNAL \add|Add0~85_sumout\ : std_logic;
SIGNAL \add|Add0~86\ : std_logic;
SIGNAL \add|Add0~89_sumout\ : std_logic;
SIGNAL \add|Add0~90\ : std_logic;
SIGNAL \add|Add0~93_sumout\ : std_logic;
SIGNAL \add|Add0~94\ : std_logic;
SIGNAL \add|Add0~49_sumout\ : std_logic;
SIGNAL \add|Add0~50\ : std_logic;
SIGNAL \add|Add0~53_sumout\ : std_logic;
SIGNAL \add|Add0~54\ : std_logic;
SIGNAL \add|Add0~57_sumout\ : std_logic;
SIGNAL \add|Add0~58\ : std_logic;
SIGNAL \add|Add0~61_sumout\ : std_logic;
SIGNAL \add|Add0~62\ : std_logic;
SIGNAL \add|Add0~65_sumout\ : std_logic;
SIGNAL \add|Add0~66\ : std_logic;
SIGNAL \add|Add0~69_sumout\ : std_logic;
SIGNAL \add|Add0~70\ : std_logic;
SIGNAL \add|Add0~21_sumout\ : std_logic;
SIGNAL \add|Add0~22\ : std_logic;
SIGNAL \add|Add0~97_sumout\ : std_logic;
SIGNAL \add|Add0~98\ : std_logic;
SIGNAL \add|Add0~125_sumout\ : std_logic;
SIGNAL \add|Add0~126\ : std_logic;
SIGNAL \add|Add0~113_sumout\ : std_logic;
SIGNAL \add|Add0~114\ : std_logic;
SIGNAL \add|Add0~109_sumout\ : std_logic;
SIGNAL \add|Add0~110\ : std_logic;
SIGNAL \add|Add0~105_sumout\ : std_logic;
SIGNAL \add|Add0~106\ : std_logic;
SIGNAL \add|Add0~101_sumout\ : std_logic;
SIGNAL \add|Add0~102\ : std_logic;
SIGNAL \add|Add0~17_sumout\ : std_logic;
SIGNAL \add|LessThan0~1_combout\ : std_logic;
SIGNAL \add|LessThan0~4_combout\ : std_logic;
SIGNAL \add|LessThan0~3_combout\ : std_logic;
SIGNAL \add|LessThan0~2_combout\ : std_logic;
SIGNAL \add|LessThan0~0_combout\ : std_logic;
SIGNAL \add|LessThan0~5_combout\ : std_logic;
SIGNAL \add|LessThan0~6_combout\ : std_logic;
SIGNAL \B[3]~input_o\ : std_logic;
SIGNAL \B[1]~input_o\ : std_logic;
SIGNAL \B[0]~input_o\ : std_logic;
SIGNAL \add|Mux1~0_combout\ : std_logic;
SIGNAL \A[1]~input_o\ : std_logic;
SIGNAL \A[2]~input_o\ : std_logic;
SIGNAL \A[0]~input_o\ : std_logic;
SIGNAL \A[3]~input_o\ : std_logic;
SIGNAL \add|Mux0~0_combout\ : std_logic;
SIGNAL \A[4]~input_o\ : std_logic;
SIGNAL \sub|Mux0~0_combout\ : std_logic;
SIGNAL \sub|cout[1]~5_combout\ : std_logic;
SIGNAL \B[4]~input_o\ : std_logic;
SIGNAL \sub|Mux1~0_combout\ : std_logic;
SIGNAL \sub|cout[5]~4_combout\ : std_logic;
SIGNAL \sub|cout[1]~6_combout\ : std_logic;
SIGNAL \add|sum[7]~10_combout\ : std_logic;
SIGNAL \sub|cout[0]~2_combout\ : std_logic;
SIGNAL \sub|cout[0]~3_combout\ : std_logic;
SIGNAL \sub|cout[3]~9_combout\ : std_logic;
SIGNAL \sub|cout[3]~10_combout\ : std_logic;
SIGNAL \sub|cout[2]~7_combout\ : std_logic;
SIGNAL \sub|cout[2]~8_combout\ : std_logic;
SIGNAL \sub|Mux2~0_combout\ : std_logic;
SIGNAL \sub|cout[4]~13_combout\ : std_logic;
SIGNAL \sub|cout[5]~0_combout\ : std_logic;
SIGNAL \sub|cout[5]~11_combout\ : std_logic;
SIGNAL \sub|cout[5]~12_combout\ : std_logic;
SIGNAL \sub|Mux2~1_combout\ : std_logic;
SIGNAL \sub|sum~0_combout\ : std_logic;
SIGNAL \add|sum[9]~0_combout\ : std_logic;
SIGNAL \add|sum[0]~1_combout\ : std_logic;
SIGNAL \multiplication|Data_A~0_combout\ : std_logic;
SIGNAL \multiplication|Data_A[0]~feeder_combout\ : std_logic;
SIGNAL \multiplication|Add1~125_sumout\ : std_logic;
SIGNAL \multiplication|bit_counter[10]~0_combout\ : std_logic;
SIGNAL \multiplication|Add1~126\ : std_logic;
SIGNAL \multiplication|Add1~81_sumout\ : std_logic;
SIGNAL \multiplication|Add1~82\ : std_logic;
SIGNAL \multiplication|Add1~77_sumout\ : std_logic;
SIGNAL \multiplication|Add1~78\ : std_logic;
SIGNAL \multiplication|Add1~25_sumout\ : std_logic;
SIGNAL \multiplication|Add1~26\ : std_logic;
SIGNAL \multiplication|Add1~21_sumout\ : std_logic;
SIGNAL \multiplication|Add1~22\ : std_logic;
SIGNAL \multiplication|Add1~17_sumout\ : std_logic;
SIGNAL \multiplication|Add1~18\ : std_logic;
SIGNAL \multiplication|Add1~13_sumout\ : std_logic;
SIGNAL \multiplication|Add1~14\ : std_logic;
SIGNAL \multiplication|Add1~9_sumout\ : std_logic;
SIGNAL \multiplication|Add1~10\ : std_logic;
SIGNAL \multiplication|Add1~5_sumout\ : std_logic;
SIGNAL \multiplication|Add1~6\ : std_logic;
SIGNAL \multiplication|Add1~49_sumout\ : std_logic;
SIGNAL \multiplication|Add1~50\ : std_logic;
SIGNAL \multiplication|Add1~41_sumout\ : std_logic;
SIGNAL \multiplication|Add1~42\ : std_logic;
SIGNAL \multiplication|Add1~45_sumout\ : std_logic;
SIGNAL \multiplication|Add1~46\ : std_logic;
SIGNAL \multiplication|Add1~29_sumout\ : std_logic;
SIGNAL \multiplication|Add1~30\ : std_logic;
SIGNAL \multiplication|Add1~37_sumout\ : std_logic;
SIGNAL \multiplication|Add1~38\ : std_logic;
SIGNAL \multiplication|Add1~33_sumout\ : std_logic;
SIGNAL \multiplication|Add1~34\ : std_logic;
SIGNAL \multiplication|Add1~73_sumout\ : std_logic;
SIGNAL \multiplication|Add1~74\ : std_logic;
SIGNAL \multiplication|Add1~69_sumout\ : std_logic;
SIGNAL \multiplication|Add1~70\ : std_logic;
SIGNAL \multiplication|Add1~65_sumout\ : std_logic;
SIGNAL \multiplication|Add1~66\ : std_logic;
SIGNAL \multiplication|Add1~61_sumout\ : std_logic;
SIGNAL \multiplication|Add1~62\ : std_logic;
SIGNAL \multiplication|Add1~57_sumout\ : std_logic;
SIGNAL \multiplication|Add1~58\ : std_logic;
SIGNAL \multiplication|Add1~53_sumout\ : std_logic;
SIGNAL \multiplication|LessThan0~2_combout\ : std_logic;
SIGNAL \multiplication|LessThan0~1_combout\ : std_logic;
SIGNAL \multiplication|LessThan0~0_combout\ : std_logic;
SIGNAL \multiplication|Add1~54\ : std_logic;
SIGNAL \multiplication|Add1~85_sumout\ : std_logic;
SIGNAL \multiplication|Add1~86\ : std_logic;
SIGNAL \multiplication|Add1~89_sumout\ : std_logic;
SIGNAL \multiplication|Add1~90\ : std_logic;
SIGNAL \multiplication|Add1~93_sumout\ : std_logic;
SIGNAL \multiplication|Add1~94\ : std_logic;
SIGNAL \multiplication|Add1~97_sumout\ : std_logic;
SIGNAL \multiplication|LessThan0~3_combout\ : std_logic;
SIGNAL \multiplication|Add1~98\ : std_logic;
SIGNAL \multiplication|Add1~101_sumout\ : std_logic;
SIGNAL \multiplication|Add1~102\ : std_logic;
SIGNAL \multiplication|Add1~105_sumout\ : std_logic;
SIGNAL \multiplication|Add1~106\ : std_logic;
SIGNAL \multiplication|Add1~109_sumout\ : std_logic;
SIGNAL \multiplication|Add1~110\ : std_logic;
SIGNAL \multiplication|Add1~113_sumout\ : std_logic;
SIGNAL \multiplication|Add1~114\ : std_logic;
SIGNAL \multiplication|Add1~117_sumout\ : std_logic;
SIGNAL \multiplication|Add1~118\ : std_logic;
SIGNAL \multiplication|Add1~121_sumout\ : std_logic;
SIGNAL \multiplication|LessThan0~4_combout\ : std_logic;
SIGNAL \multiplication|Add1~122\ : std_logic;
SIGNAL \multiplication|Add1~1_sumout\ : std_logic;
SIGNAL \multiplication|LessThan0~5_combout\ : std_logic;
SIGNAL \multiplication|state~0_combout\ : std_logic;
SIGNAL \multiplication|state~q\ : std_logic;
SIGNAL \multiplication|Add0~1_sumout\ : std_logic;
SIGNAL \multiplication|Data_B~4_combout\ : std_logic;
SIGNAL \multiplication|Data_B~1_combout\ : std_logic;
SIGNAL \multiplication|Data_B~5_combout\ : std_logic;
SIGNAL \multiplication|Data_B~3_combout\ : std_logic;
SIGNAL \multiplication|Data_B~2_combout\ : std_logic;
SIGNAL \multiplication|Mux0~0_combout\ : std_logic;
SIGNAL \multiplication|Data_B~0_combout\ : std_logic;
SIGNAL \multiplication|Data_Product[0]~0_combout\ : std_logic;
SIGNAL \multiplication|R[0]~feeder_combout\ : std_logic;
SIGNAL \multiplication|R[2]~0_combout\ : std_logic;
SIGNAL \Operation[0]~input_o\ : std_logic;
SIGNAL \Operation[1]~input_o\ : std_logic;
SIGNAL \add|cout[5]~9_combout\ : std_logic;
SIGNAL \add|cout[4]~10_combout\ : std_logic;
SIGNAL \add|cout[4]~11_combout\ : std_logic;
SIGNAL \add|cout[5]~3_combout\ : std_logic;
SIGNAL \add|cout[5]~8_combout\ : std_logic;
SIGNAL \add|cout[3]~5_combout\ : std_logic;
SIGNAL \add|cout[3]~7_combout\ : std_logic;
SIGNAL \add|cout[0]~0_combout\ : std_logic;
SIGNAL \add|cout[0]~1_combout\ : std_logic;
SIGNAL \add|cout[0]~2_combout\ : std_logic;
SIGNAL \add|cout[2]~6_combout\ : std_logic;
SIGNAL \add|cout[1]~4_combout\ : std_logic;
SIGNAL \add|Mux2~0_combout\ : std_logic;
SIGNAL \add|Mux2~1_combout\ : std_logic;
SIGNAL \add|sum~2_combout\ : std_logic;
SIGNAL \division|Add2~125_sumout\ : std_logic;
SIGNAL \division|Mux1~0_combout\ : std_logic;
SIGNAL \division|Selector23~0_combout\ : std_logic;
SIGNAL \division|state.S1~q\ : std_logic;
SIGNAL \division|LessThan0~2_combout\ : std_logic;
SIGNAL \division|LessThan0~4_combout\ : std_logic;
SIGNAL \division|Add2~18\ : std_logic;
SIGNAL \division|Add2~49_sumout\ : std_logic;
SIGNAL \division|Add2~50\ : std_logic;
SIGNAL \division|Add2~1_sumout\ : std_logic;
SIGNAL \division|bit_counter[31]~0_combout\ : std_logic;
SIGNAL \division|bit_counter[1]~1_combout\ : std_logic;
SIGNAL \division|LessThan0~1_combout\ : std_logic;
SIGNAL \division|LessThan0~3_combout\ : std_logic;
SIGNAL \division|LessThan0~5_combout\ : std_logic;
SIGNAL \division|Data_Quotient[3]~0_combout\ : std_logic;
SIGNAL \division|state.S2~q\ : std_logic;
SIGNAL \division|Add2~126\ : std_logic;
SIGNAL \division|Add2~85_sumout\ : std_logic;
SIGNAL \division|Add2~86\ : std_logic;
SIGNAL \division|Add2~89_sumout\ : std_logic;
SIGNAL \division|Add2~90\ : std_logic;
SIGNAL \division|Add2~93_sumout\ : std_logic;
SIGNAL \division|Add2~94\ : std_logic;
SIGNAL \division|Add2~97_sumout\ : std_logic;
SIGNAL \division|Add2~98\ : std_logic;
SIGNAL \division|Add2~101_sumout\ : std_logic;
SIGNAL \division|Add2~102\ : std_logic;
SIGNAL \division|Add2~29_sumout\ : std_logic;
SIGNAL \division|Add2~30\ : std_logic;
SIGNAL \division|Add2~105_sumout\ : std_logic;
SIGNAL \division|Add2~106\ : std_logic;
SIGNAL \division|Add2~109_sumout\ : std_logic;
SIGNAL \division|Add2~110\ : std_logic;
SIGNAL \division|Add2~113_sumout\ : std_logic;
SIGNAL \division|Add2~114\ : std_logic;
SIGNAL \division|Add2~117_sumout\ : std_logic;
SIGNAL \division|Add2~118\ : std_logic;
SIGNAL \division|Add2~121_sumout\ : std_logic;
SIGNAL \division|Add2~122\ : std_logic;
SIGNAL \division|Add2~33_sumout\ : std_logic;
SIGNAL \division|Add2~34\ : std_logic;
SIGNAL \division|Add2~61_sumout\ : std_logic;
SIGNAL \division|Add2~62\ : std_logic;
SIGNAL \division|Add2~65_sumout\ : std_logic;
SIGNAL \division|Add2~66\ : std_logic;
SIGNAL \division|Add2~69_sumout\ : std_logic;
SIGNAL \division|Add2~70\ : std_logic;
SIGNAL \division|Add2~73_sumout\ : std_logic;
SIGNAL \division|Add2~74\ : std_logic;
SIGNAL \division|Add2~77_sumout\ : std_logic;
SIGNAL \division|Add2~78\ : std_logic;
SIGNAL \division|Add2~81_sumout\ : std_logic;
SIGNAL \division|Add2~82\ : std_logic;
SIGNAL \division|Add2~37_sumout\ : std_logic;
SIGNAL \division|Add2~38\ : std_logic;
SIGNAL \division|Add2~41_sumout\ : std_logic;
SIGNAL \division|Add2~42\ : std_logic;
SIGNAL \division|Add2~45_sumout\ : std_logic;
SIGNAL \division|Add2~46\ : std_logic;
SIGNAL \division|Add2~53_sumout\ : std_logic;
SIGNAL \division|Add2~54\ : std_logic;
SIGNAL \division|Add2~57_sumout\ : std_logic;
SIGNAL \division|Add2~58\ : std_logic;
SIGNAL \division|Add2~5_sumout\ : std_logic;
SIGNAL \division|Add2~6\ : std_logic;
SIGNAL \division|Add2~9_sumout\ : std_logic;
SIGNAL \division|Add2~10\ : std_logic;
SIGNAL \division|Add2~21_sumout\ : std_logic;
SIGNAL \division|Add2~22\ : std_logic;
SIGNAL \division|Add2~25_sumout\ : std_logic;
SIGNAL \division|Add2~26\ : std_logic;
SIGNAL \division|Add2~13_sumout\ : std_logic;
SIGNAL \division|Add2~14\ : std_logic;
SIGNAL \division|Add2~17_sumout\ : std_logic;
SIGNAL \division|LessThan0~0_combout\ : std_logic;
SIGNAL \division|Selector22~1_combout\ : std_logic;
SIGNAL \division|Selector22~2_combout\ : std_logic;
SIGNAL \division|state.S0~q\ : std_logic;
SIGNAL \division|Selector12~0_combout\ : std_logic;
SIGNAL \division|Data_B[5]~0_combout\ : std_logic;
SIGNAL \division|Data_A[5]~2_combout\ : std_logic;
SIGNAL \division|Selector13~0_combout\ : std_logic;
SIGNAL \division|Selector14~0_combout\ : std_logic;
SIGNAL \division|Selector15~0_combout\ : std_logic;
SIGNAL \division|Selector16~0_combout\ : std_logic;
SIGNAL \division|Data_Quotient[3]~1_combout\ : std_logic;
SIGNAL \division|Data_A[4]~0_combout\ : std_logic;
SIGNAL \division|Data_B[1]~DUPLICATE_q\ : std_logic;
SIGNAL \division|Add0~1_sumout\ : std_logic;
SIGNAL \division|Add1~1_sumout\ : std_logic;
SIGNAL \division|Selector10~0_combout\ : std_logic;
SIGNAL \division|Data_A[4]~1_combout\ : std_logic;
SIGNAL \division|Add0~2\ : std_logic;
SIGNAL \division|Add0~3\ : std_logic;
SIGNAL \division|Add0~5_sumout\ : std_logic;
SIGNAL \division|Add1~2\ : std_logic;
SIGNAL \division|Add1~5_sumout\ : std_logic;
SIGNAL \division|Selector9~0_combout\ : std_logic;
SIGNAL \division|Add0~6\ : std_logic;
SIGNAL \division|Add0~7\ : std_logic;
SIGNAL \division|Add0~9_sumout\ : std_logic;
SIGNAL \division|Add1~6\ : std_logic;
SIGNAL \division|Add1~9_sumout\ : std_logic;
SIGNAL \division|Selector8~0_combout\ : std_logic;
SIGNAL \division|Add0~10\ : std_logic;
SIGNAL \division|Add0~11\ : std_logic;
SIGNAL \division|Add0~13_sumout\ : std_logic;
SIGNAL \division|Add1~10\ : std_logic;
SIGNAL \division|Add1~13_sumout\ : std_logic;
SIGNAL \division|Selector7~0_combout\ : std_logic;
SIGNAL \division|Add0~14\ : std_logic;
SIGNAL \division|Add0~15\ : std_logic;
SIGNAL \division|Add0~17_sumout\ : std_logic;
SIGNAL \division|Add1~14\ : std_logic;
SIGNAL \division|Add1~17_sumout\ : std_logic;
SIGNAL \division|Selector6~0_combout\ : std_logic;
SIGNAL \division|Add0~18\ : std_logic;
SIGNAL \division|Add0~19\ : std_logic;
SIGNAL \division|Add0~21_sumout\ : std_logic;
SIGNAL \division|Data_A[5]~3_combout\ : std_logic;
SIGNAL \division|Add1~18\ : std_logic;
SIGNAL \division|Add1~21_sumout\ : std_logic;
SIGNAL \division|Selector5~0_combout\ : std_logic;
SIGNAL \division|Data_A[5]~DUPLICATE_q\ : std_logic;
SIGNAL \division|Add0~22\ : std_logic;
SIGNAL \division|Add0~23\ : std_logic;
SIGNAL \division|Add0~25_sumout\ : std_logic;
SIGNAL \division|Add1~22\ : std_logic;
SIGNAL \division|Add1~25_sumout\ : std_logic;
SIGNAL \division|Selector4~0_combout\ : std_logic;
SIGNAL \division|Add1~26\ : std_logic;
SIGNAL \division|Add1~29_sumout\ : std_logic;
SIGNAL \division|Add0~26\ : std_logic;
SIGNAL \division|Add0~27\ : std_logic;
SIGNAL \division|Add0~29_sumout\ : std_logic;
SIGNAL \division|Selector3~0_combout\ : std_logic;
SIGNAL \division|Add0~30\ : std_logic;
SIGNAL \division|Add0~31\ : std_logic;
SIGNAL \division|Add0~33_sumout\ : std_logic;
SIGNAL \division|Add1~30\ : std_logic;
SIGNAL \division|Add1~33_sumout\ : std_logic;
SIGNAL \division|Selector2~0_combout\ : std_logic;
SIGNAL \division|Add0~34\ : std_logic;
SIGNAL \division|Add0~35\ : std_logic;
SIGNAL \division|Add0~37_sumout\ : std_logic;
SIGNAL \division|Add1~34\ : std_logic;
SIGNAL \division|Add1~37_sumout\ : std_logic;
SIGNAL \division|Selector1~0_combout\ : std_logic;
SIGNAL \division|Add0~38\ : std_logic;
SIGNAL \division|Add0~39\ : std_logic;
SIGNAL \division|Add0~41_sumout\ : std_logic;
SIGNAL \division|Add1~38\ : std_logic;
SIGNAL \division|Add1~41_sumout\ : std_logic;
SIGNAL \division|Selector0~0_combout\ : std_logic;
SIGNAL \division|Data_A[10]~_wirecell_combout\ : std_logic;
SIGNAL \division|Selector22~0_combout\ : std_logic;
SIGNAL \convert_binary|Mux9~0_combout\ : std_logic;
SIGNAL \convert_binary|Result[0]~feeder_combout\ : std_logic;
SIGNAL \multiplication|Data_A~1_combout\ : std_logic;
SIGNAL \multiplication|Data_A[4]~2_combout\ : std_logic;
SIGNAL \multiplication|Add0~2\ : std_logic;
SIGNAL \multiplication|Add0~5_sumout\ : std_logic;
SIGNAL \add|sum[1]~3_combout\ : std_logic;
SIGNAL \convert_binary|Mux8~0_combout\ : std_logic;
SIGNAL \add|sum[2]~4_combout\ : std_logic;
SIGNAL \multiplication|Data_A~3_combout\ : std_logic;
SIGNAL \multiplication|Add0~6\ : std_logic;
SIGNAL \multiplication|Add0~9_sumout\ : std_logic;
SIGNAL \multiplication|R[2]~feeder_combout\ : std_logic;
SIGNAL \convert_binary|Mux7~0_combout\ : std_logic;
SIGNAL \multiplication|Data_A~4_combout\ : std_logic;
SIGNAL \multiplication|Add0~10\ : std_logic;
SIGNAL \multiplication|Add0~13_sumout\ : std_logic;
SIGNAL \multiplication|R[3]~feeder_combout\ : std_logic;
SIGNAL \add|sum[3]~5_combout\ : std_logic;
SIGNAL \convert_binary|Mux6~0_combout\ : std_logic;
SIGNAL \multiplication|Data_A~5_combout\ : std_logic;
SIGNAL \multiplication|Add0~14\ : std_logic;
SIGNAL \multiplication|Add0~17_sumout\ : std_logic;
SIGNAL \add|sum[4]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mux5~0_combout\ : std_logic;
SIGNAL \sub|sum[0]~1_combout\ : std_logic;
SIGNAL \add|Decoder0~0_combout\ : std_logic;
SIGNAL \sub|sum[5]~2_combout\ : std_logic;
SIGNAL \multiplication|Add0~18\ : std_logic;
SIGNAL \multiplication|Add0~21_sumout\ : std_logic;
SIGNAL \multiplication|R[5]~feeder_combout\ : std_logic;
SIGNAL \add|sum[5]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mux4~0_combout\ : std_logic;
SIGNAL \multiplication|Data_A[6]~feeder_combout\ : std_logic;
SIGNAL \multiplication|Add0~22\ : std_logic;
SIGNAL \multiplication|Add0~25_sumout\ : std_logic;
SIGNAL \add|sum[6]~8_combout\ : std_logic;
SIGNAL \add|sum[6]~9_combout\ : std_logic;
SIGNAL \division|Q[6]~feeder_combout\ : std_logic;
SIGNAL \convert_binary|Mux3~0_combout\ : std_logic;
SIGNAL \multiplication|Add0~26\ : std_logic;
SIGNAL \multiplication|Add0~29_sumout\ : std_logic;
SIGNAL \multiplication|R[7]~feeder_combout\ : std_logic;
SIGNAL \division|Data_Quotient[7]~feeder_combout\ : std_logic;
SIGNAL \division|Q[7]~feeder_combout\ : std_logic;
SIGNAL \add|sum[7]~feeder_combout\ : std_logic;
SIGNAL \add|sum[7]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mux2~0_combout\ : std_logic;
SIGNAL \multiplication|Data_A[8]~feeder_combout\ : std_logic;
SIGNAL \multiplication|Add0~30\ : std_logic;
SIGNAL \multiplication|Add0~33_sumout\ : std_logic;
SIGNAL \multiplication|R[8]~feeder_combout\ : std_logic;
SIGNAL \add|sum[8]~12_combout\ : std_logic;
SIGNAL \division|Data_Quotient[8]~feeder_combout\ : std_logic;
SIGNAL \division|Data_Quotient[8]~DUPLICATE_q\ : std_logic;
SIGNAL \division|Q[8]~feeder_combout\ : std_logic;
SIGNAL \convert_binary|Mux1~0_combout\ : std_logic;
SIGNAL \add|sum[9]~13_combout\ : std_logic;
SIGNAL \division|Data_Quotient[9]~feeder_combout\ : std_logic;
SIGNAL \multiplication|Add0~34\ : std_logic;
SIGNAL \multiplication|Add0~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mux0~0_combout\ : std_logic;
SIGNAL \convert_binary|Remainder[0]~0_combout\ : std_logic;
SIGNAL \multiplication|DONE~0_combout\ : std_logic;
SIGNAL \multiplication|DONE~q\ : std_logic;
SIGNAL \division|DONE~0_combout\ : std_logic;
SIGNAL \division|DONE~q\ : std_logic;
SIGNAL \add|DONE~0_combout\ : std_logic;
SIGNAL \add|DONE~q\ : std_logic;
SIGNAL \convert_binary|Mux10~0_combout\ : std_logic;
SIGNAL \convert_binary|Done~feeder_combout\ : std_logic;
SIGNAL \convert_binary|Done~q\ : std_logic;
SIGNAL \sub|cout_sub_overflow~0_combout\ : std_logic;
SIGNAL \sub|cout_sub_overflow~q\ : std_logic;
SIGNAL \convert_binary|EOverflow_sub~0_combout\ : std_logic;
SIGNAL \convert_binary|EOverflow_sub~q\ : std_logic;
SIGNAL \division|B_OVERFLOW~0_combout\ : std_logic;
SIGNAL \division|B_OVERFLOW~q\ : std_logic;
SIGNAL \convert_binary|EB_overflow_div~0_combout\ : std_logic;
SIGNAL \convert_binary|EB_overflow_div~q\ : std_logic;
SIGNAL \convert_binary|int_data_5r[2]~0_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~4_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~8_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~38_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~2_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~9_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~17_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~38_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_1~0_combout\ : std_logic;
SIGNAL \convert_binary|DDone~q\ : std_logic;
SIGNAL \convert_binary|int_data_5r[2]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~0_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~3_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~6_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~10_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[59]~13_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~14_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~18_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[57]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|StageOut[56]~21_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~38_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~34_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~10_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \convert_binary|int_data_1~1_combout\ : std_logic;
SIGNAL \seven_seg_display_1|Mux6~0_combout\ : std_logic;
SIGNAL \seven_seg_display_1|Mux5~0_combout\ : std_logic;
SIGNAL \seven_seg_display_1|Mux4~0_combout\ : std_logic;
SIGNAL \convert_binary|int_data_1[0]~DUPLICATE_q\ : std_logic;
SIGNAL \seven_seg_display_1|Mux3~0_combout\ : std_logic;
SIGNAL \seven_seg_display_1|Mux2~0_combout\ : std_logic;
SIGNAL \seven_seg_display_1|Mux1~0_combout\ : std_logic;
SIGNAL \seven_seg_display_1|Mux0~0_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~22_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~23_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~17_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~18_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~13_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[15]~9_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[41]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~12_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~14_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[21]~10_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[53]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[51]~28_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[50]~32_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~8_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~11_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[26]~6_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[25]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[65]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[63]~24_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[61]~33_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[60]~3_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~4_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~7_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[31]~2_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[70]~1_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~0_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~3_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[36]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|StageOut[35]~21_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_10~10_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~5_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~10_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~15_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[75]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~20_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~25_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[73]~30_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~31_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~34_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~46_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~42_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~38_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~34_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[92]~2_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_2~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|StageOut[90]~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_2~1_combout\ : std_logic;
SIGNAL \seven_seg_display_2|Mux6~0_combout\ : std_logic;
SIGNAL \seven_seg_display_2|Mux5~0_combout\ : std_logic;
SIGNAL \seven_seg_display_2|Mux4~0_combout\ : std_logic;
SIGNAL \seven_seg_display_2|Mux3~0_combout\ : std_logic;
SIGNAL \seven_seg_display_2|Mux2~0_combout\ : std_logic;
SIGNAL \seven_seg_display_2|Mux1~0_combout\ : std_logic;
SIGNAL \seven_seg_display_2|Mux0~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~30_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~31_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~18_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~25_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[43]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[41]~35_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[51]~41_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~5_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~13_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[65]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[63]~37_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[61]~46_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~15_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[75]~29_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~32_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[73]~43_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~44_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~47_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[70]~1_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~46_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~42_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~38_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~34_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[90]~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_3~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_3~1_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|StageOut[92]~2_combout\ : std_logic;
SIGNAL \seven_seg_display_3|Mux6~0_combout\ : std_logic;
SIGNAL \seven_seg_display_3|Mux5~0_combout\ : std_logic;
SIGNAL \seven_seg_display_3|Mux4~0_combout\ : std_logic;
SIGNAL \seven_seg_display_3|Mux3~0_combout\ : std_logic;
SIGNAL \seven_seg_display_3|Mux2~0_combout\ : std_logic;
SIGNAL \seven_seg_display_3|Mux1~0_combout\ : std_logic;
SIGNAL \seven_seg_display_3|Mux0~0_combout\ : std_logic;
SIGNAL \convert_binary|Mux31~0_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~38_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~38_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~38_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~34_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~10_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|op_10~1_wirecell_combout\ : std_logic;
SIGNAL \convert_binary|int_data_4r~1_combout\ : std_logic;
SIGNAL \convert_binary|int_data_4r~0_combout\ : std_logic;
SIGNAL \seven_seg_display_4|Mux6~0_combout\ : std_logic;
SIGNAL \seven_seg_display_4|Mux5~0_combout\ : std_logic;
SIGNAL \seven_seg_display_4|Mux4~0_combout\ : std_logic;
SIGNAL \seven_seg_display_4|Mux3~0_combout\ : std_logic;
SIGNAL \seven_seg_display_4|Mux2~0_combout\ : std_logic;
SIGNAL \seven_seg_display_4|Mux1~0_combout\ : std_logic;
SIGNAL \seven_seg_display_4|Mux0~0_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~26_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[41]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~13_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[53]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~23_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[51]~28_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[50]~32_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~9_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[65]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~18_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[63]~24_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~26_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~29_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[61]~33_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_10~14_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_10~10_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~5_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~10_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~15_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[75]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~20_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[73]~30_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~31_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~34_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[71]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[70]~1_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~46_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~42_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~38_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~34_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_5r~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[90]~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_5r~2_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\ : std_logic;
SIGNAL \seven_seg_display_5|Mux6~0_combout\ : std_logic;
SIGNAL \seven_seg_display_5|Mux5~0_combout\ : std_logic;
SIGNAL \seven_seg_display_5|Mux4~0_combout\ : std_logic;
SIGNAL \seven_seg_display_5|Mux3~0_combout\ : std_logic;
SIGNAL \seven_seg_display_5|Mux2~0_combout\ : std_logic;
SIGNAL \seven_seg_display_5|Mux1~0_combout\ : std_logic;
SIGNAL \seven_seg_display_5|Mux0~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~30_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~31_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~25_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[30]~34_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~8_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[43]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[41]~35_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~12_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~16_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[53]~27_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[51]~41_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~13_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[65]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[63]~37_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~42_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[61]~46_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~22_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~6\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~5_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~15_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[75]~29_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~38_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[73]~43_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~44_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[71]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_9~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~46_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~42_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~38_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~34_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~30_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~22_cout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[92]~2_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_6r~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \convert_binary|int_data_6r~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|StageOut[90]~0_combout\ : std_logic;
SIGNAL \seven_seg_display_6|Mux6~0_combout\ : std_logic;
SIGNAL \seven_seg_display_6|Mux5~0_combout\ : std_logic;
SIGNAL \seven_seg_display_6|Mux4~0_combout\ : std_logic;
SIGNAL \seven_seg_display_6|Mux3~0_combout\ : std_logic;
SIGNAL \seven_seg_display_6|Mux2~0_combout\ : std_logic;
SIGNAL \seven_seg_display_6|Mux1~0_combout\ : std_logic;
SIGNAL \seven_seg_display_6|Mux0~0_combout\ : std_logic;
SIGNAL \seven_seg_display_2|seven_seg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \division|Data_Quotient\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \convert_binary|int_data_1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \convert_binary|int_data_2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \convert_binary|int_data_3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \add|cout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \division|bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \convert_binary|int_data_4r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \convert_binary|int_data_5r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \convert_binary|int_data_6r\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multiplication|Data_Product\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \multiplication|bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \division|R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \add|bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \convert_binary|RRemainder\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \multiplication|Data_A\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \division|Data_B\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \convert_binary|Result\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \convert_binary|Remainder\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \seven_seg_display_1|seven_seg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \seven_seg_display_3|seven_seg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \seven_seg_display_4|seven_seg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \seven_seg_display_5|seven_seg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \add|sum\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \seven_seg_display_6|seven_seg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \division|Q\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \multiplication|R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \sub|sum\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \sub|cout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \division|Data_A\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \convert_binary|RResult\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \multiplication|Data_B\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \division|ALT_INV_bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \convert_binary|ALT_INV_int_data_6r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \convert_binary|ALT_INV_int_data_5r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \convert_binary|ALT_INV_int_data_4r\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \convert_binary|ALT_INV_int_data_3\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \convert_binary|ALT_INV_int_data_2\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \convert_binary|ALT_INV_int_data_1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \multiplication|ALT_INV_Data_Product\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \division|ALT_INV_Data_Quotient\ : std_logic_vector(8 DOWNTO 6);
SIGNAL \add|ALT_INV_bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multiplication|ALT_INV_bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \division|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|ALT_INV_RRemainder\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \add|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \add|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \add|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Data_B\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \multiplication|ALT_INV_Data_A\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \division|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \division|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \convert_binary|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \division|ALT_INV_DONE~q\ : std_logic;
SIGNAL \multiplication|ALT_INV_DONE~q\ : std_logic;
SIGNAL \add|ALT_INV_DONE~q\ : std_logic;
SIGNAL \add|ALT_INV_sum\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \sub|ALT_INV_sum\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \multiplication|ALT_INV_R\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \division|ALT_INV_Q\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \convert_binary|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\ : std_logic;
SIGNAL \convert_binary|ALT_INV_RResult\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\ : std_logic;
SIGNAL \convert_binary|ALT_INV_DDone~q\ : std_logic;
SIGNAL \convert_binary|ALT_INV_int_data_5r[2]~0_combout\ : std_logic;
SIGNAL \convert_binary|ALT_INV_EB_overflow_div~q\ : std_logic;
SIGNAL \convert_binary|ALT_INV_EOverflow_sub~q\ : std_logic;
SIGNAL \division|ALT_INV_state.S2~q\ : std_logic;
SIGNAL \division|ALT_INV_Data_A\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \add|ALT_INV_sum[7]~10_combout\ : std_logic;
SIGNAL \add|ALT_INV_sum[6]~8_combout\ : std_logic;
SIGNAL \add|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \sub|ALT_INV_sum[0]~1_combout\ : std_logic;
SIGNAL \sub|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \sub|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \sub|ALT_INV_cout[5]~0_combout\ : std_logic;
SIGNAL \add|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \add|ALT_INV_sum~2_combout\ : std_logic;
SIGNAL \add|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \add|ALT_INV_cout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \add|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \add|ALT_INV_sum[9]~0_combout\ : std_logic;
SIGNAL \add|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \add|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \add|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \add|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \add|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \add|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \add|ALT_INV_state~q\ : std_logic;
SIGNAL \sub|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \sub|ALT_INV_cout\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \sub|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \add|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \add|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_state~q\ : std_logic;
SIGNAL \division|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \division|ALT_INV_state.S1~q\ : std_logic;
SIGNAL \division|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \division|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \division|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \division|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \division|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \division|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[44]~8_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[77]~10_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[66]~9_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\ : std_logic;
SIGNAL \division|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \division|ALT_INV_B_OVERFLOW~q\ : std_logic;
SIGNAL \sub|ALT_INV_cout_sub_overflow~q\ : std_logic;
SIGNAL \division|ALT_INV_Data_A[5]~2_combout\ : std_logic;
SIGNAL \division|ALT_INV_Data_A[4]~0_combout\ : std_logic;
SIGNAL \add|ALT_INV_cout[4]~10_combout\ : std_logic;
SIGNAL \add|ALT_INV_cout[5]~9_combout\ : std_logic;
SIGNAL \add|ALT_INV_cout[3]~5_combout\ : std_logic;
SIGNAL \add|ALT_INV_cout[5]~3_combout\ : std_logic;
SIGNAL \add|ALT_INV_cout[0]~1_combout\ : std_logic;
SIGNAL \add|ALT_INV_cout[0]~0_combout\ : std_logic;
SIGNAL \sub|ALT_INV_cout[5]~11_combout\ : std_logic;
SIGNAL \sub|ALT_INV_cout[3]~9_combout\ : std_logic;
SIGNAL \sub|ALT_INV_cout[2]~7_combout\ : std_logic;
SIGNAL \sub|ALT_INV_cout[1]~5_combout\ : std_logic;
SIGNAL \sub|ALT_INV_cout[5]~4_combout\ : std_logic;
SIGNAL \sub|ALT_INV_cout[0]~2_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_Data_B\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \division|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \division|ALT_INV_Data_Quotient[3]~0_combout\ : std_logic;
SIGNAL \division|ALT_INV_state.S0~q\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~18_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[75]~29_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[53]~27_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~25_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[42]~24_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~23_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[75]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[64]~18_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[53]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~20_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~18_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~16_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[54]~13_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[54]~12_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~11_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[54]~20_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[43]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[32]~18_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[32]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[54]~16_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[65]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[54]~13_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[54]~12_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[76]~11_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\ : std_logic;
SIGNAL \multiplication|ALT_INV_Data_A~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~13_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~12_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~8_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~10_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~9_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~13_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[55]~12_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[44]~11_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\ : std_logic;
SIGNAL \ALT_INV_Start~input_o\ : std_logic;
SIGNAL \ALT_INV_A[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_A[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_B[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_RST_N~input_o\ : std_logic;
SIGNAL \ALT_INV_Operation[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_Operation[0]~input_o\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~46_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~45_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~44_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~34_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~33_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~32_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~31_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[61]~46_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[50]~45_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~44_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[72]~34_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[61]~33_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[50]~32_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[72]~31_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~43_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~42_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~41_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~40_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~39_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~30_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~29_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~28_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~27_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~26_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[73]~43_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[62]~42_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[51]~41_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[40]~40_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[62]~39_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[73]~30_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[62]~29_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[51]~28_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[40]~27_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[62]~26_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~37_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~36_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[41]~35_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~34_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~30_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[63]~24_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~23_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[63]~37_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[52]~36_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[41]~35_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[30]~34_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\ : std_logic;
SIGNAL \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~30_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[63]~24_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[52]~23_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[41]~22_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[52]~21_combout\ : std_logic;
SIGNAL \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[74]~20_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\ : std_logic;
SIGNAL \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~29_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~27_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~25_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~24_combout\ : std_logic;
SIGNAL \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~23_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\ : std_logic;
SIGNAL \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\ : std_logic;
SIGNAL \division|ALT_INV_Data_A[5]~DUPLICATE_q\ : std_logic;
SIGNAL \division|ALT_INV_Data_B[1]~DUPLICATE_q\ : std_logic;
SIGNAL \division|ALT_INV_Data_Quotient[8]~DUPLICATE_q\ : std_logic;
SIGNAL \convert_binary|ALT_INV_int_data_1[0]~DUPLICATE_q\ : std_logic;

BEGIN

ww_CLK <= CLK;
ww_RST_N <= RST_N;
ww_Start <= Start;
ww_Operation <= Operation;
ww_A <= A;
ww_B <= B;
Result <= ww_Result;
Remainder <= ww_Remainder;
Done <= ww_Done;
seven_seg_digit_1 <= ww_seven_seg_digit_1;
seven_seg_digit_2 <= ww_seven_seg_digit_2;
seven_seg_digit_3 <= ww_seven_seg_digit_3;
seven_seg_digit_4r <= ww_seven_seg_digit_4r;
seven_seg_digit_5r <= ww_seven_seg_digit_5r;
seven_seg_digit_6r <= ww_seven_seg_digit_6r;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\division|ALT_INV_bit_counter\(14) <= NOT \division|bit_counter\(14);
\division|ALT_INV_bit_counter\(13) <= NOT \division|bit_counter\(13);
\division|ALT_INV_bit_counter\(23) <= NOT \division|bit_counter\(23);
\division|ALT_INV_bit_counter\(22) <= NOT \division|bit_counter\(22);
\division|ALT_INV_bit_counter\(30) <= NOT \division|bit_counter\(30);
\division|ALT_INV_bit_counter\(21) <= NOT \division|bit_counter\(21);
\division|ALT_INV_bit_counter\(20) <= NOT \division|bit_counter\(20);
\division|ALT_INV_bit_counter\(19) <= NOT \division|bit_counter\(19);
\division|ALT_INV_bit_counter\(12) <= NOT \division|bit_counter\(12);
\division|ALT_INV_bit_counter\(6) <= NOT \division|bit_counter\(6);
\division|ALT_INV_bit_counter\(27) <= NOT \division|bit_counter\(27);
\division|ALT_INV_bit_counter\(26) <= NOT \division|bit_counter\(26);
\division|ALT_INV_bit_counter\(29) <= NOT \division|bit_counter\(29);
\division|ALT_INV_bit_counter\(28) <= NOT \division|bit_counter\(28);
\division|ALT_INV_bit_counter\(25) <= NOT \division|bit_counter\(25);
\division|ALT_INV_bit_counter\(24) <= NOT \division|bit_counter\(24);
\convert_binary|ALT_INV_int_data_6r\(2) <= NOT \convert_binary|int_data_6r\(2);
\convert_binary|ALT_INV_int_data_6r\(0) <= NOT \convert_binary|int_data_6r\(0);
\convert_binary|ALT_INV_int_data_5r\(2) <= NOT \convert_binary|int_data_5r\(2);
\convert_binary|ALT_INV_int_data_5r\(0) <= NOT \convert_binary|int_data_5r\(0);
\convert_binary|ALT_INV_int_data_4r\(2) <= NOT \convert_binary|int_data_4r\(2);
\convert_binary|ALT_INV_int_data_4r\(0) <= NOT \convert_binary|int_data_4r\(0);
\convert_binary|ALT_INV_int_data_3\(2) <= NOT \convert_binary|int_data_3\(2);
\convert_binary|ALT_INV_int_data_3\(0) <= NOT \convert_binary|int_data_3\(0);
\convert_binary|ALT_INV_int_data_2\(2) <= NOT \convert_binary|int_data_2\(2);
\convert_binary|ALT_INV_int_data_2\(0) <= NOT \convert_binary|int_data_2\(0);
\convert_binary|ALT_INV_int_data_1\(2) <= NOT \convert_binary|int_data_1\(2);
\convert_binary|ALT_INV_int_data_1\(0) <= NOT \convert_binary|int_data_1\(0);
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~9_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_7~5_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_10~13_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~9_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~5_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_10~9_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_10~5_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_10~1_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_10~1_sumout\;
\multiplication|ALT_INV_Data_Product\(9) <= NOT \multiplication|Data_Product\(9);
\multiplication|ALT_INV_Data_Product\(8) <= NOT \multiplication|Data_Product\(8);
\division|ALT_INV_Data_Quotient\(8) <= NOT \division|Data_Quotient\(8);
\multiplication|ALT_INV_Data_Product\(7) <= NOT \multiplication|Data_Product\(7);
\division|ALT_INV_Data_Quotient\(7) <= NOT \division|Data_Quotient\(7);
\multiplication|ALT_INV_Data_Product\(6) <= NOT \multiplication|Data_Product\(6);
\division|ALT_INV_Data_Quotient\(6) <= NOT \division|Data_Quotient\(6);
\multiplication|ALT_INV_Data_Product\(5) <= NOT \multiplication|Data_Product\(5);
\multiplication|ALT_INV_Data_Product\(4) <= NOT \multiplication|Data_Product\(4);
\multiplication|ALT_INV_Data_Product\(3) <= NOT \multiplication|Data_Product\(3);
\multiplication|ALT_INV_Data_Product\(2) <= NOT \multiplication|Data_Product\(2);
\multiplication|ALT_INV_Data_Product\(1) <= NOT \multiplication|Data_Product\(1);
\add|ALT_INV_bit_counter\(26) <= NOT \add|bit_counter\(26);
\add|ALT_INV_bit_counter\(11) <= NOT \add|bit_counter\(11);
\add|ALT_INV_bit_counter\(10) <= NOT \add|bit_counter\(10);
\add|ALT_INV_bit_counter\(27) <= NOT \add|bit_counter\(27);
\add|ALT_INV_bit_counter\(28) <= NOT \add|bit_counter\(28);
\add|ALT_INV_bit_counter\(29) <= NOT \add|bit_counter\(29);
\add|ALT_INV_bit_counter\(30) <= NOT \add|bit_counter\(30);
\add|ALT_INV_bit_counter\(25) <= NOT \add|bit_counter\(25);
\add|ALT_INV_bit_counter\(17) <= NOT \add|bit_counter\(17);
\add|ALT_INV_bit_counter\(16) <= NOT \add|bit_counter\(16);
\add|ALT_INV_bit_counter\(15) <= NOT \add|bit_counter\(15);
\add|ALT_INV_bit_counter\(14) <= NOT \add|bit_counter\(14);
\add|ALT_INV_bit_counter\(13) <= NOT \add|bit_counter\(13);
\add|ALT_INV_bit_counter\(12) <= NOT \add|bit_counter\(12);
\add|ALT_INV_bit_counter\(23) <= NOT \add|bit_counter\(23);
\add|ALT_INV_bit_counter\(22) <= NOT \add|bit_counter\(22);
\add|ALT_INV_bit_counter\(21) <= NOT \add|bit_counter\(21);
\add|ALT_INV_bit_counter\(20) <= NOT \add|bit_counter\(20);
\add|ALT_INV_bit_counter\(19) <= NOT \add|bit_counter\(19);
\add|ALT_INV_bit_counter\(18) <= NOT \add|bit_counter\(18);
\add|ALT_INV_bit_counter\(9) <= NOT \add|bit_counter\(9);
\add|ALT_INV_bit_counter\(8) <= NOT \add|bit_counter\(8);
\add|ALT_INV_bit_counter\(7) <= NOT \add|bit_counter\(7);
\add|ALT_INV_bit_counter\(6) <= NOT \add|bit_counter\(6);
\add|ALT_INV_bit_counter\(5) <= NOT \add|bit_counter\(5);
\add|ALT_INV_bit_counter\(4) <= NOT \add|bit_counter\(4);
\add|ALT_INV_bit_counter\(24) <= NOT \add|bit_counter\(24);
\add|ALT_INV_bit_counter\(31) <= NOT \add|bit_counter\(31);
\add|ALT_INV_bit_counter\(3) <= NOT \add|bit_counter\(3);
\add|ALT_INV_bit_counter\(1) <= NOT \add|bit_counter\(1);
\add|ALT_INV_bit_counter\(0) <= NOT \add|bit_counter\(0);
\add|ALT_INV_bit_counter\(2) <= NOT \add|bit_counter\(2);
\multiplication|ALT_INV_bit_counter\(30) <= NOT \multiplication|bit_counter\(30);
\multiplication|ALT_INV_bit_counter\(29) <= NOT \multiplication|bit_counter\(29);
\multiplication|ALT_INV_bit_counter\(28) <= NOT \multiplication|bit_counter\(28);
\multiplication|ALT_INV_bit_counter\(27) <= NOT \multiplication|bit_counter\(27);
\multiplication|ALT_INV_bit_counter\(26) <= NOT \multiplication|bit_counter\(26);
\multiplication|ALT_INV_bit_counter\(25) <= NOT \multiplication|bit_counter\(25);
\multiplication|ALT_INV_bit_counter\(24) <= NOT \multiplication|bit_counter\(24);
\multiplication|ALT_INV_bit_counter\(23) <= NOT \multiplication|bit_counter\(23);
\multiplication|ALT_INV_bit_counter\(22) <= NOT \multiplication|bit_counter\(22);
\multiplication|ALT_INV_bit_counter\(21) <= NOT \multiplication|bit_counter\(21);
\multiplication|ALT_INV_bit_counter\(1) <= NOT \multiplication|bit_counter\(1);
\multiplication|ALT_INV_bit_counter\(2) <= NOT \multiplication|bit_counter\(2);
\multiplication|ALT_INV_bit_counter\(15) <= NOT \multiplication|bit_counter\(15);
\multiplication|ALT_INV_bit_counter\(16) <= NOT \multiplication|bit_counter\(16);
\multiplication|ALT_INV_bit_counter\(17) <= NOT \multiplication|bit_counter\(17);
\multiplication|ALT_INV_bit_counter\(18) <= NOT \multiplication|bit_counter\(18);
\multiplication|ALT_INV_bit_counter\(19) <= NOT \multiplication|bit_counter\(19);
\multiplication|ALT_INV_bit_counter\(20) <= NOT \multiplication|bit_counter\(20);
\multiplication|ALT_INV_bit_counter\(9) <= NOT \multiplication|bit_counter\(9);
\multiplication|ALT_INV_bit_counter\(11) <= NOT \multiplication|bit_counter\(11);
\multiplication|ALT_INV_bit_counter\(10) <= NOT \multiplication|bit_counter\(10);
\multiplication|ALT_INV_bit_counter\(13) <= NOT \multiplication|bit_counter\(13);
\multiplication|ALT_INV_bit_counter\(14) <= NOT \multiplication|bit_counter\(14);
\multiplication|ALT_INV_bit_counter\(12) <= NOT \multiplication|bit_counter\(12);
\multiplication|ALT_INV_bit_counter\(3) <= NOT \multiplication|bit_counter\(3);
\multiplication|ALT_INV_bit_counter\(4) <= NOT \multiplication|bit_counter\(4);
\multiplication|ALT_INV_bit_counter\(5) <= NOT \multiplication|bit_counter\(5);
\multiplication|ALT_INV_bit_counter\(6) <= NOT \multiplication|bit_counter\(6);
\multiplication|ALT_INV_bit_counter\(7) <= NOT \multiplication|bit_counter\(7);
\multiplication|ALT_INV_bit_counter\(8) <= NOT \multiplication|bit_counter\(8);
\multiplication|ALT_INV_bit_counter\(31) <= NOT \multiplication|bit_counter\(31);
\multiplication|ALT_INV_Data_Product\(0) <= NOT \multiplication|Data_Product\(0);
\division|ALT_INV_bit_counter\(11) <= NOT \division|bit_counter\(11);
\division|ALT_INV_bit_counter\(10) <= NOT \division|bit_counter\(10);
\division|ALT_INV_bit_counter\(9) <= NOT \division|bit_counter\(9);
\division|ALT_INV_bit_counter\(8) <= NOT \division|bit_counter\(8);
\division|ALT_INV_bit_counter\(7) <= NOT \division|bit_counter\(7);
\division|ALT_INV_bit_counter\(5) <= NOT \division|bit_counter\(5);
\division|ALT_INV_bit_counter\(4) <= NOT \division|bit_counter\(4);
\division|ALT_INV_bit_counter\(3) <= NOT \division|bit_counter\(3);
\division|ALT_INV_bit_counter\(2) <= NOT \division|bit_counter\(2);
\division|ALT_INV_bit_counter\(1) <= NOT \division|bit_counter\(1);
\division|ALT_INV_bit_counter\(18) <= NOT \division|bit_counter\(18);
\division|ALT_INV_bit_counter\(17) <= NOT \division|bit_counter\(17);
\division|ALT_INV_bit_counter\(16) <= NOT \division|bit_counter\(16);
\division|ALT_INV_bit_counter\(15) <= NOT \division|bit_counter\(15);
\division|ALT_INV_Add2~1_sumout\ <= NOT \division|Add2~1_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~13_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~9_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\convert_binary|ALT_INV_RRemainder\(3) <= NOT \convert_binary|RRemainder\(3);
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_10~17_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_10~13_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~9_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~5_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\;
\convert_binary|ALT_INV_RRemainder\(2) <= NOT \convert_binary|RRemainder\(2);
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~5_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\;
\convert_binary|ALT_INV_RRemainder\(1) <= NOT \convert_binary|RRemainder\(1);
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_10~9_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_10~5_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\;
\convert_binary|ALT_INV_RRemainder\(0) <= NOT \convert_binary|RRemainder\(0);
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~9_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_7~5_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_10~17_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_10~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~9_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~5_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_10~9_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_10~5_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_10~1_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_10~17_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~13_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_7~5_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_10~13_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~9_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~5_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_10~9_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~5_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_10~5_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_10~17_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\;
\add|ALT_INV_Add0~9_sumout\ <= NOT \add|Add0~9_sumout\;
\add|ALT_INV_Add0~5_sumout\ <= NOT \add|Add0~5_sumout\;
\add|ALT_INV_Add0~1_sumout\ <= NOT \add|Add0~1_sumout\;
\multiplication|ALT_INV_bit_counter\(0) <= NOT \multiplication|bit_counter\(0);
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_7~9_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~13_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~17_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_7~9_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~13_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~17_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\;
\division|ALT_INV_Add0~37_sumout\ <= NOT \division|Add0~37_sumout\;
\division|ALT_INV_Add1~37_sumout\ <= NOT \division|Add1~37_sumout\;
\division|ALT_INV_Add0~33_sumout\ <= NOT \division|Add0~33_sumout\;
\division|ALT_INV_Add1~33_sumout\ <= NOT \division|Add1~33_sumout\;
\division|ALT_INV_Add0~29_sumout\ <= NOT \division|Add0~29_sumout\;
\division|ALT_INV_Add1~29_sumout\ <= NOT \division|Add1~29_sumout\;
\division|ALT_INV_Add0~25_sumout\ <= NOT \division|Add0~25_sumout\;
\division|ALT_INV_Add1~25_sumout\ <= NOT \division|Add1~25_sumout\;
\division|ALT_INV_Add0~21_sumout\ <= NOT \division|Add0~21_sumout\;
\division|ALT_INV_Add1~21_sumout\ <= NOT \division|Add1~21_sumout\;
\division|ALT_INV_Add0~17_sumout\ <= NOT \division|Add0~17_sumout\;
\division|ALT_INV_Add1~17_sumout\ <= NOT \division|Add1~17_sumout\;
\division|ALT_INV_Add0~13_sumout\ <= NOT \division|Add0~13_sumout\;
\division|ALT_INV_Add1~13_sumout\ <= NOT \division|Add1~13_sumout\;
\division|ALT_INV_Add0~9_sumout\ <= NOT \division|Add0~9_sumout\;
\division|ALT_INV_Add1~9_sumout\ <= NOT \division|Add1~9_sumout\;
\division|ALT_INV_Add0~5_sumout\ <= NOT \division|Add0~5_sumout\;
\division|ALT_INV_Add1~5_sumout\ <= NOT \division|Add1~5_sumout\;
\division|ALT_INV_Add0~1_sumout\ <= NOT \division|Add0~1_sumout\;
\division|ALT_INV_Add1~1_sumout\ <= NOT \division|Add1~1_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~21_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~25_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_5~5_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_6~5_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_7~17_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_6~17_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_5~13_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~21_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_5~9_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_7~17_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_6~13_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~25_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_6~9_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_5~5_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_8~13_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_7~13_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_6~5_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_7~9_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_9~9_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_8~9_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_8~13_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_9~9_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_8~9_sumout\;
\division|ALT_INV_Data_B\(8) <= NOT \division|Data_B\(8);
\division|ALT_INV_Data_B\(7) <= NOT \division|Data_B\(7);
\division|ALT_INV_Data_B\(6) <= NOT \division|Data_B\(6);
\division|ALT_INV_Data_B\(5) <= NOT \division|Data_B\(5);
\division|ALT_INV_Data_B\(4) <= NOT \division|Data_B\(4);
\division|ALT_INV_Data_B\(3) <= NOT \division|Data_B\(3);
\division|ALT_INV_Data_B\(2) <= NOT \division|Data_B\(2);
\division|ALT_INV_Data_B\(1) <= NOT \division|Data_B\(1);
\division|ALT_INV_Data_B\(0) <= NOT \division|Data_B\(0);
\multiplication|ALT_INV_Data_A\(9) <= NOT \multiplication|Data_A\(9);
\multiplication|ALT_INV_Data_A\(8) <= NOT \multiplication|Data_A\(8);
\multiplication|ALT_INV_Data_A\(7) <= NOT \multiplication|Data_A\(7);
\multiplication|ALT_INV_Data_A\(6) <= NOT \multiplication|Data_A\(6);
\multiplication|ALT_INV_Data_A\(5) <= NOT \multiplication|Data_A\(5);
\multiplication|ALT_INV_Data_A\(0) <= NOT \multiplication|Data_A\(0);
\division|ALT_INV_Add1~41_sumout\ <= NOT \division|Add1~41_sumout\;
\division|ALT_INV_Add0~41_sumout\ <= NOT \division|Add0~41_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~13_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~17_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_7~9_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~17_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_5~9_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_6~9_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_7~21_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~25_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~29_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_6~9_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_9~13_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_8~17_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_9~13_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_8~17_sumout\;
\division|ALT_INV_bit_counter\(0) <= NOT \division|bit_counter\(0);
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_7~17_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~21_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~25_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_7~17_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~21_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\;
\convert_binary|ALT_INV_RRemainder\(6) <= NOT \convert_binary|RRemainder\(6);
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~25_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\convert_binary|ALT_INV_RRemainder\(5) <= NOT \convert_binary|RRemainder\(5);
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_6~5_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\convert_binary|ALT_INV_RRemainder\(4) <= NOT \convert_binary|RRemainder\(4);
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\convert_binary|ALT_INV_RRemainder\(9) <= NOT \convert_binary|RRemainder\(9);
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_8~13_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\;
\convert_binary|ALT_INV_RRemainder\(8) <= NOT \convert_binary|RRemainder\(8);
\convert_binary|ALT_INV_RRemainder\(7) <= NOT \convert_binary|RRemainder\(7);
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_9~9_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_8~9_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_7~17_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_6~13_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_5~25_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_9~17_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_9~17_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_8~21_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_7~25_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~29_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~33_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_5~13_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_7~25_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~29_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~33_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_6~13_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_5~25_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_9~17_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_8~21_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_9~17_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_8~21_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_7~21_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~25_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~29_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_7~21_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~25_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~29_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_6~9_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_9~13_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_8~17_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_7~21_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~25_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~29_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~41_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_5~21_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_7~33_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~37_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~41_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_6~21_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_9~25_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_8~29_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_7~29_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~33_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~37_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_7~29_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~33_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~37_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_6~17_sumout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|op_9~21_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_9~21_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_8~25_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_7~29_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_9~37_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_6~17_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_7~29_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_9~37_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_6~17_sumout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|op_9~21_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_9~21_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_8~25_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_7~25_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~29_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~33_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_7~25_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~29_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~33_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_9~33_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_9~33_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_6~25_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_9~29_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_8~33_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_6~25_sumout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_9~29_sumout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|op_8~33_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_7~33_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_8~37_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_9~41_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|op_6~21_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_7~33_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_8~37_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_9~41_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|op_6~21_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_9~25_sumout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|op_8~29_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_7~33_sumout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|op_8~37_sumout\;
\convert_binary|ALT_INV_int_data_4r\(3) <= NOT \convert_binary|int_data_4r\(3);
\convert_binary|ALT_INV_int_data_4r\(1) <= NOT \convert_binary|int_data_4r\(1);
\convert_binary|ALT_INV_int_data_3\(3) <= NOT \convert_binary|int_data_3\(3);
\convert_binary|ALT_INV_int_data_3\(1) <= NOT \convert_binary|int_data_3\(1);
\convert_binary|ALT_INV_int_data_2\(3) <= NOT \convert_binary|int_data_2\(3);
\convert_binary|ALT_INV_int_data_2\(1) <= NOT \convert_binary|int_data_2\(1);
\convert_binary|ALT_INV_int_data_1\(3) <= NOT \convert_binary|int_data_1\(3);
\convert_binary|ALT_INV_int_data_1\(1) <= NOT \convert_binary|int_data_1\(1);
\convert_binary|ALT_INV_Mux10~0_combout\ <= NOT \convert_binary|Mux10~0_combout\;
\division|ALT_INV_DONE~q\ <= NOT \division|DONE~q\;
\multiplication|ALT_INV_DONE~q\ <= NOT \multiplication|DONE~q\;
\add|ALT_INV_DONE~q\ <= NOT \add|DONE~q\;
\add|ALT_INV_sum\(9) <= NOT \add|sum\(9);
\sub|ALT_INV_sum\(9) <= NOT \sub|sum\(9);
\multiplication|ALT_INV_R\(9) <= NOT \multiplication|R\(9);
\division|ALT_INV_Q\(9) <= NOT \division|Q\(9);
\add|ALT_INV_sum\(8) <= NOT \add|sum\(8);
\sub|ALT_INV_sum\(8) <= NOT \sub|sum\(8);
\multiplication|ALT_INV_R\(8) <= NOT \multiplication|R\(8);
\division|ALT_INV_Q\(8) <= NOT \division|Q\(8);
\add|ALT_INV_sum\(7) <= NOT \add|sum\(7);
\sub|ALT_INV_sum\(7) <= NOT \sub|sum\(7);
\multiplication|ALT_INV_R\(7) <= NOT \multiplication|R\(7);
\division|ALT_INV_Q\(7) <= NOT \division|Q\(7);
\add|ALT_INV_sum\(6) <= NOT \add|sum\(6);
\sub|ALT_INV_sum\(6) <= NOT \sub|sum\(6);
\multiplication|ALT_INV_R\(6) <= NOT \multiplication|R\(6);
\division|ALT_INV_Q\(6) <= NOT \division|Q\(6);
\add|ALT_INV_sum\(5) <= NOT \add|sum\(5);
\sub|ALT_INV_sum\(5) <= NOT \sub|sum\(5);
\multiplication|ALT_INV_R\(5) <= NOT \multiplication|R\(5);
\division|ALT_INV_Q\(5) <= NOT \division|Q\(5);
\add|ALT_INV_sum\(4) <= NOT \add|sum\(4);
\sub|ALT_INV_sum\(4) <= NOT \sub|sum\(4);
\multiplication|ALT_INV_R\(4) <= NOT \multiplication|R\(4);
\division|ALT_INV_Q\(4) <= NOT \division|Q\(4);
\add|ALT_INV_sum\(3) <= NOT \add|sum\(3);
\sub|ALT_INV_sum\(3) <= NOT \sub|sum\(3);
\multiplication|ALT_INV_R\(3) <= NOT \multiplication|R\(3);
\division|ALT_INV_Q\(3) <= NOT \division|Q\(3);
\add|ALT_INV_sum\(2) <= NOT \add|sum\(2);
\sub|ALT_INV_sum\(2) <= NOT \sub|sum\(2);
\multiplication|ALT_INV_R\(2) <= NOT \multiplication|R\(2);
\division|ALT_INV_Q\(2) <= NOT \division|Q\(2);
\add|ALT_INV_sum\(1) <= NOT \add|sum\(1);
\sub|ALT_INV_sum\(1) <= NOT \sub|sum\(1);
\multiplication|ALT_INV_R\(1) <= NOT \multiplication|R\(1);
\division|ALT_INV_Q\(1) <= NOT \division|Q\(1);
\convert_binary|ALT_INV_Mux9~0_combout\ <= NOT \convert_binary|Mux9~0_combout\;
\add|ALT_INV_sum\(0) <= NOT \add|sum\(0);
\sub|ALT_INV_sum\(0) <= NOT \sub|sum\(0);
\multiplication|ALT_INV_R\(0) <= NOT \multiplication|R\(0);
\division|ALT_INV_Q\(0) <= NOT \division|Q\(0);
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3_combout\;
\convert_binary|ALT_INV_RResult\(3) <= NOT \convert_binary|RResult\(3);
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[70]~1_combout\;
\convert_binary|ALT_INV_RResult\(2) <= NOT \convert_binary|RResult\(2);
\convert_binary|ALT_INV_RResult\(1) <= NOT \convert_binary|RResult\(1);
\convert_binary|ALT_INV_RResult\(0) <= NOT \convert_binary|RResult\(0);
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[60]~3_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[70]~1_combout\;
\convert_binary|ALT_INV_DDone~q\ <= NOT \convert_binary|DDone~q\;
\convert_binary|ALT_INV_int_data_5r[2]~0_combout\ <= NOT \convert_binary|int_data_5r[2]~0_combout\;
\convert_binary|ALT_INV_EB_overflow_div~q\ <= NOT \convert_binary|EB_overflow_div~q\;
\convert_binary|ALT_INV_EOverflow_sub~q\ <= NOT \convert_binary|EOverflow_sub~q\;
\division|ALT_INV_state.S2~q\ <= NOT \division|state.S2~q\;
\division|ALT_INV_Data_A\(9) <= NOT \division|Data_A\(9);
\division|ALT_INV_Data_A\(8) <= NOT \division|Data_A\(8);
\division|ALT_INV_Data_A\(7) <= NOT \division|Data_A\(7);
\division|ALT_INV_Data_A\(6) <= NOT \division|Data_A\(6);
\division|ALT_INV_Data_A\(5) <= NOT \division|Data_A\(5);
\division|ALT_INV_Data_A\(4) <= NOT \division|Data_A\(4);
\division|ALT_INV_Data_A\(3) <= NOT \division|Data_A\(3);
\division|ALT_INV_Data_A\(2) <= NOT \division|Data_A\(2);
\division|ALT_INV_Data_A\(1) <= NOT \division|Data_A\(1);
\division|ALT_INV_Data_A\(0) <= NOT \division|Data_A\(0);
\add|ALT_INV_sum[7]~10_combout\ <= NOT \add|sum[7]~10_combout\;
\add|ALT_INV_sum[6]~8_combout\ <= NOT \add|sum[6]~8_combout\;
\add|ALT_INV_Decoder0~0_combout\ <= NOT \add|Decoder0~0_combout\;
\sub|ALT_INV_sum[0]~1_combout\ <= NOT \sub|sum[0]~1_combout\;
\sub|ALT_INV_Mux0~0_combout\ <= NOT \sub|Mux0~0_combout\;
\sub|ALT_INV_Mux1~0_combout\ <= NOT \sub|Mux1~0_combout\;
\sub|ALT_INV_cout[5]~0_combout\ <= NOT \sub|cout[5]~0_combout\;
\add|ALT_INV_LessThan0~6_combout\ <= NOT \add|LessThan0~6_combout\;
\add|ALT_INV_sum~2_combout\ <= NOT \add|sum~2_combout\;
\add|ALT_INV_Mux2~1_combout\ <= NOT \add|Mux2~1_combout\;
\add|ALT_INV_cout\(4) <= NOT \add|cout\(4);
\add|ALT_INV_cout\(5) <= NOT \add|cout\(5);
\add|ALT_INV_Mux2~0_combout\ <= NOT \add|Mux2~0_combout\;
\add|ALT_INV_cout\(3) <= NOT \add|cout\(3);
\add|ALT_INV_cout\(2) <= NOT \add|cout\(2);
\add|ALT_INV_cout\(1) <= NOT \add|cout\(1);
\add|ALT_INV_cout\(0) <= NOT \add|cout\(0);
\add|ALT_INV_sum[9]~0_combout\ <= NOT \add|sum[9]~0_combout\;
\add|ALT_INV_LessThan0~5_combout\ <= NOT \add|LessThan0~5_combout\;
\add|ALT_INV_LessThan0~4_combout\ <= NOT \add|LessThan0~4_combout\;
\add|ALT_INV_LessThan0~3_combout\ <= NOT \add|LessThan0~3_combout\;
\add|ALT_INV_LessThan0~2_combout\ <= NOT \add|LessThan0~2_combout\;
\add|ALT_INV_LessThan0~1_combout\ <= NOT \add|LessThan0~1_combout\;
\add|ALT_INV_LessThan0~0_combout\ <= NOT \add|LessThan0~0_combout\;
\add|ALT_INV_state~q\ <= NOT \add|state~q\;
\sub|ALT_INV_Mux2~1_combout\ <= NOT \sub|Mux2~1_combout\;
\sub|ALT_INV_cout\(4) <= NOT \sub|cout\(4);
\sub|ALT_INV_cout\(5) <= NOT \sub|cout\(5);
\sub|ALT_INV_Mux2~0_combout\ <= NOT \sub|Mux2~0_combout\;
\sub|ALT_INV_cout\(3) <= NOT \sub|cout\(3);
\sub|ALT_INV_cout\(2) <= NOT \sub|cout\(2);
\sub|ALT_INV_cout\(1) <= NOT \sub|cout\(1);
\sub|ALT_INV_cout\(0) <= NOT \sub|cout\(0);
\add|ALT_INV_Mux0~0_combout\ <= NOT \add|Mux0~0_combout\;
\add|ALT_INV_Mux1~0_combout\ <= NOT \add|Mux1~0_combout\;
\multiplication|ALT_INV_LessThan0~5_combout\ <= NOT \multiplication|LessThan0~5_combout\;
\multiplication|ALT_INV_LessThan0~4_combout\ <= NOT \multiplication|LessThan0~4_combout\;
\multiplication|ALT_INV_LessThan0~3_combout\ <= NOT \multiplication|LessThan0~3_combout\;
\multiplication|ALT_INV_LessThan0~2_combout\ <= NOT \multiplication|LessThan0~2_combout\;
\multiplication|ALT_INV_LessThan0~1_combout\ <= NOT \multiplication|LessThan0~1_combout\;
\multiplication|ALT_INV_LessThan0~0_combout\ <= NOT \multiplication|LessThan0~0_combout\;
\multiplication|ALT_INV_state~q\ <= NOT \multiplication|state~q\;
\division|ALT_INV_Selector22~0_combout\ <= NOT \division|Selector22~0_combout\;
\division|ALT_INV_state.S1~q\ <= NOT \division|state.S1~q\;
\division|ALT_INV_LessThan0~5_combout\ <= NOT \division|LessThan0~5_combout\;
\division|ALT_INV_LessThan0~4_combout\ <= NOT \division|LessThan0~4_combout\;
\division|ALT_INV_LessThan0~3_combout\ <= NOT \division|LessThan0~3_combout\;
\division|ALT_INV_LessThan0~2_combout\ <= NOT \division|LessThan0~2_combout\;
\division|ALT_INV_LessThan0~1_combout\ <= NOT \division|LessThan0~1_combout\;
\division|ALT_INV_LessThan0~0_combout\ <= NOT \division|LessThan0~0_combout\;
\division|ALT_INV_bit_counter\(31) <= NOT \division|bit_counter\(31);
\convert_binary|ALT_INV_int_data_6r\(3) <= NOT \convert_binary|int_data_6r\(3);
\convert_binary|ALT_INV_int_data_6r\(1) <= NOT \convert_binary|int_data_6r\(1);
\convert_binary|ALT_INV_int_data_5r\(3) <= NOT \convert_binary|int_data_5r\(3);
\convert_binary|ALT_INV_int_data_5r\(1) <= NOT \convert_binary|int_data_5r\(1);
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[44]~8_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~7_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~5_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~14_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~13_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~12_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~11_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[21]~10_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[15]~9_combout\;
\convert_binary|ALT_INV_RResult\(6) <= NOT \convert_binary|RResult\(6);
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~8_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~7_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[26]~6_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5_combout\;
\convert_binary|ALT_INV_RResult\(5) <= NOT \convert_binary|RResult\(5);
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~4_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[77]~10_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~10_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[66]~9_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~7_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~6_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~5_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~3_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[31]~2_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[25]~1_combout\;
\convert_binary|ALT_INV_RResult\(4) <= NOT \convert_binary|RResult\(4);
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~0_combout\;
\convert_binary|ALT_INV_RResult\(9) <= NOT \convert_binary|RResult\(9);
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~5_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~4_combout\;
\convert_binary|ALT_INV_RResult\(8) <= NOT \convert_binary|RResult\(8);
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~3_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~2_combout\;
\convert_binary|ALT_INV_RResult\(7) <= NOT \convert_binary|RResult\(7);
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~1_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~0_combout\;
\division|ALT_INV_Data_B\(9) <= NOT \division|Data_B\(9);
\multiplication|ALT_INV_Data_A\(4) <= NOT \multiplication|Data_A\(4);
\multiplication|ALT_INV_Data_A\(3) <= NOT \multiplication|Data_A\(3);
\multiplication|ALT_INV_Data_A\(2) <= NOT \multiplication|Data_A\(2);
\multiplication|ALT_INV_Data_A\(1) <= NOT \multiplication|Data_A\(1);
\division|ALT_INV_Selector22~1_combout\ <= NOT \division|Selector22~1_combout\;
\division|ALT_INV_B_OVERFLOW~q\ <= NOT \division|B_OVERFLOW~q\;
\sub|ALT_INV_cout_sub_overflow~q\ <= NOT \sub|cout_sub_overflow~q\;
\division|ALT_INV_Data_A[5]~2_combout\ <= NOT \division|Data_A[5]~2_combout\;
\division|ALT_INV_Data_A[4]~0_combout\ <= NOT \division|Data_A[4]~0_combout\;
\add|ALT_INV_cout[4]~10_combout\ <= NOT \add|cout[4]~10_combout\;
\add|ALT_INV_cout[5]~9_combout\ <= NOT \add|cout[5]~9_combout\;
\add|ALT_INV_cout[3]~5_combout\ <= NOT \add|cout[3]~5_combout\;
\add|ALT_INV_cout[5]~3_combout\ <= NOT \add|cout[5]~3_combout\;
\add|ALT_INV_cout[0]~1_combout\ <= NOT \add|cout[0]~1_combout\;
\add|ALT_INV_cout[0]~0_combout\ <= NOT \add|cout[0]~0_combout\;
\sub|ALT_INV_cout[5]~11_combout\ <= NOT \sub|cout[5]~11_combout\;
\sub|ALT_INV_cout[3]~9_combout\ <= NOT \sub|cout[3]~9_combout\;
\sub|ALT_INV_cout[2]~7_combout\ <= NOT \sub|cout[2]~7_combout\;
\sub|ALT_INV_cout[1]~5_combout\ <= NOT \sub|cout[1]~5_combout\;
\sub|ALT_INV_cout[5]~4_combout\ <= NOT \sub|cout[5]~4_combout\;
\sub|ALT_INV_cout[0]~2_combout\ <= NOT \sub|cout[0]~2_combout\;
\multiplication|ALT_INV_Mux0~0_combout\ <= NOT \multiplication|Mux0~0_combout\;
\multiplication|ALT_INV_Data_B\(3) <= NOT \multiplication|Data_B\(3);
\multiplication|ALT_INV_Data_B\(2) <= NOT \multiplication|Data_B\(2);
\multiplication|ALT_INV_Data_B\(1) <= NOT \multiplication|Data_B\(1);
\multiplication|ALT_INV_Data_B\(0) <= NOT \multiplication|Data_B\(0);
\multiplication|ALT_INV_Data_B\(4) <= NOT \multiplication|Data_B\(4);
\division|ALT_INV_Mux1~0_combout\ <= NOT \division|Mux1~0_combout\;
\division|ALT_INV_Data_Quotient[3]~0_combout\ <= NOT \division|Data_Quotient[3]~0_combout\;
\division|ALT_INV_state.S0~q\ <= NOT \division|state.S0~q\;
\division|ALT_INV_Data_A\(10) <= NOT \division|Data_A\(10);
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[71]~4_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[71]~4_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[70]~1_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~19_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[75]~19_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~18_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~18_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~17_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[53]~17_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[75]~29_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[75]~29_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[53]~27_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~25_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~25_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[42]~24_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~23_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~23_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~22_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[75]~19_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[75]~19_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[64]~18_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[53]~17_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[53]~17_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[35]~21_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~20_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~19_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[59]~13_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~22_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~22_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~21_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[65]~21_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~20_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~19_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[43]~19_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~18_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~17_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~16_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~16_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~15_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~15_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~14_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[65]~14_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[54]~13_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~13_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[54]~12_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~11_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~11_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~22_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~22_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~21_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[65]~21_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[54]~20_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[43]~19_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[43]~19_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[32]~18_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~18_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[32]~17_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~17_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[54]~16_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~15_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~18_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~17_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~15_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[65]~14_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[65]~14_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[54]~13_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[54]~12_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[76]~11_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~11_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[36]~16_combout\;
\convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\ <= NOT \convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~10_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~9_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~8_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~6_combout\;
\multiplication|ALT_INV_Data_A~0_combout\ <= NOT \multiplication|Data_A~0_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~14_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~13_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~13_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~12_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~12_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~11_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~11_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~8_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~8_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~7_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~5_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~10_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~10_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~9_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~9_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~7_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~5_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~14_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~13_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~13_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[55]~12_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[44]~11_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~11_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\;
\ALT_INV_Start~input_o\ <= NOT \Start~input_o\;
\ALT_INV_A[3]~input_o\ <= NOT \A[3]~input_o\;
\ALT_INV_A[2]~input_o\ <= NOT \A[2]~input_o\;
\ALT_INV_A[1]~input_o\ <= NOT \A[1]~input_o\;
\ALT_INV_A[0]~input_o\ <= NOT \A[0]~input_o\;
\ALT_INV_A[4]~input_o\ <= NOT \A[4]~input_o\;
\ALT_INV_B[3]~input_o\ <= NOT \B[3]~input_o\;
\ALT_INV_B[2]~input_o\ <= NOT \B[2]~input_o\;
\ALT_INV_B[1]~input_o\ <= NOT \B[1]~input_o\;
\ALT_INV_B[0]~input_o\ <= NOT \B[0]~input_o\;
\ALT_INV_B[4]~input_o\ <= NOT \B[4]~input_o\;
\ALT_INV_RST_N~input_o\ <= NOT \RST_N~input_o\;
\ALT_INV_Operation[1]~input_o\ <= NOT \Operation[1]~input_o\;
\ALT_INV_Operation[0]~input_o\ <= NOT \Operation[0]~input_o\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~46_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[61]~46_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~45_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~44_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~44_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~34_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~34_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~33_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[61]~33_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~32_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[50]~32_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~31_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~31_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~47_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[61]~46_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[61]~46_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[50]~45_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~44_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~44_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[72]~34_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~34_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[61]~33_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[61]~33_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[50]~32_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[50]~32_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[72]~31_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~31_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[56]~21_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~43_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[73]~43_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~42_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~42_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~41_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[51]~41_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~40_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~39_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~30_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[73]~30_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~29_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~29_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~28_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[51]~28_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~27_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~26_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~26_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[73]~43_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[73]~43_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[62]~42_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[51]~41_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[51]~41_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[40]~40_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[62]~39_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[73]~30_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[73]~30_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[62]~29_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[51]~28_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[51]~28_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[40]~27_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[62]~26_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[57]~20_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~38_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~37_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[63]~37_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~36_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[41]~35_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[41]~35_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~34_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[30]~34_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~31_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~30_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~30_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[63]~24_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[63]~24_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~23_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~23_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~22_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[41]~22_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~21_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21_combout\;
\convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~20_combout\ <= NOT \convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~20_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\;
\convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\ <= NOT \convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[63]~37_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[63]~37_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[52]~36_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[41]~35_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[41]~35_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[30]~34_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~32_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~31_combout\;
\convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~30_combout\ <= NOT \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~30_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~25_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[63]~24_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[63]~24_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[52]~23_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[41]~22_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[41]~22_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[52]~21_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21_combout\;
\convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[74]~20_combout\ <= NOT \convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~20_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~18_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~17_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~16_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15_combout\;
\convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\ <= NOT \convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~14_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~29_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[75]~29_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~27_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[53]~27_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~25_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~25_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~24_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24_combout\;
\convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~23_combout\ <= NOT \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\;
\convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\ <= NOT \convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\;
\division|ALT_INV_Data_A[5]~DUPLICATE_q\ <= NOT \division|Data_A[5]~DUPLICATE_q\;
\division|ALT_INV_Data_B[1]~DUPLICATE_q\ <= NOT \division|Data_B[1]~DUPLICATE_q\;
\division|ALT_INV_Data_Quotient[8]~DUPLICATE_q\ <= NOT \division|Data_Quotient[8]~DUPLICATE_q\;
\convert_binary|ALT_INV_int_data_1[0]~DUPLICATE_q\ <= NOT \convert_binary|int_data_1[0]~DUPLICATE_q\;

-- Location: IOOBUF_X36_Y45_N53
\Result[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(0),
	devoe => ww_devoe,
	o => ww_Result(0));

-- Location: IOOBUF_X54_Y15_N22
\Result[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(1),
	devoe => ww_devoe,
	o => ww_Result(1));

-- Location: IOOBUF_X25_Y0_N53
\Result[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(2),
	devoe => ww_devoe,
	o => ww_Result(2));

-- Location: IOOBUF_X54_Y15_N56
\Result[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(3),
	devoe => ww_devoe,
	o => ww_Result(3));

-- Location: IOOBUF_X38_Y45_N19
\Result[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(4),
	devoe => ww_devoe,
	o => ww_Result(4));

-- Location: IOOBUF_X34_Y45_N53
\Result[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(5),
	devoe => ww_devoe,
	o => ww_Result(5));

-- Location: IOOBUF_X24_Y0_N19
\Result[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(6),
	devoe => ww_devoe,
	o => ww_Result(6));

-- Location: IOOBUF_X25_Y0_N19
\Result[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(7),
	devoe => ww_devoe,
	o => ww_Result(7));

-- Location: IOOBUF_X25_Y0_N2
\Result[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(8),
	devoe => ww_devoe,
	o => ww_Result(8));

-- Location: IOOBUF_X29_Y0_N53
\Result[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Result\(9),
	devoe => ww_devoe,
	o => ww_Result(9));

-- Location: IOOBUF_X22_Y0_N36
\Remainder[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(0),
	devoe => ww_devoe,
	o => ww_Remainder(0));

-- Location: IOOBUF_X38_Y0_N2
\Remainder[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(1),
	devoe => ww_devoe,
	o => ww_Remainder(1));

-- Location: IOOBUF_X54_Y14_N79
\Remainder[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(2),
	devoe => ww_devoe,
	o => ww_Remainder(2));

-- Location: IOOBUF_X50_Y0_N2
\Remainder[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(3),
	devoe => ww_devoe,
	o => ww_Remainder(3));

-- Location: IOOBUF_X24_Y0_N53
\Remainder[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(4),
	devoe => ww_devoe,
	o => ww_Remainder(4));

-- Location: IOOBUF_X38_Y45_N36
\Remainder[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(5),
	devoe => ww_devoe,
	o => ww_Remainder(5));

-- Location: IOOBUF_X24_Y0_N36
\Remainder[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(6),
	devoe => ww_devoe,
	o => ww_Remainder(6));

-- Location: IOOBUF_X25_Y0_N36
\Remainder[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(7),
	devoe => ww_devoe,
	o => ww_Remainder(7));

-- Location: IOOBUF_X29_Y0_N36
\Remainder[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(8),
	devoe => ww_devoe,
	o => ww_Remainder(8));

-- Location: IOOBUF_X14_Y0_N36
\Remainder[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Remainder\(9),
	devoe => ww_devoe,
	o => ww_Remainder(9));

-- Location: IOOBUF_X0_Y18_N79
\Done~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \convert_binary|Done~q\,
	devoe => ww_devoe,
	o => ww_Done);

-- Location: IOOBUF_X29_Y0_N2
\seven_seg_digit_1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_1|seven_seg\(0),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_1(0));

-- Location: IOOBUF_X22_Y0_N19
\seven_seg_digit_1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_1|seven_seg\(1),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_1(1));

-- Location: IOOBUF_X43_Y0_N19
\seven_seg_digit_1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_1|seven_seg\(2),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_1(2));

-- Location: IOOBUF_X50_Y0_N19
\seven_seg_digit_1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_1|seven_seg\(3),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_1(3));

-- Location: IOOBUF_X0_Y21_N56
\seven_seg_digit_1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_1|seven_seg\(4),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_1(4));

-- Location: IOOBUF_X0_Y21_N39
\seven_seg_digit_1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_1|seven_seg\(5),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_1(5));

-- Location: IOOBUF_X44_Y0_N2
\seven_seg_digit_1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_1|seven_seg\(6),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_1(6));

-- Location: IOOBUF_X52_Y0_N36
\seven_seg_digit_2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_2|seven_seg\(0),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_2(0));

-- Location: IOOBUF_X48_Y0_N59
\seven_seg_digit_2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_2|seven_seg\(1),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_2(1));

-- Location: IOOBUF_X44_Y0_N19
\seven_seg_digit_2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_2|seven_seg\(2),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_2(2));

-- Location: IOOBUF_X52_Y0_N19
\seven_seg_digit_2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_2|seven_seg\(3),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_2(3));

-- Location: IOOBUF_X43_Y0_N2
\seven_seg_digit_2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_2|seven_seg\(4),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_2(4));

-- Location: IOOBUF_X36_Y0_N2
\seven_seg_digit_2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_2|seven_seg\(5),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_2(5));

-- Location: IOOBUF_X29_Y0_N19
\seven_seg_digit_2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_2|seven_seg\(6),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_2(6));

-- Location: IOOBUF_X40_Y0_N59
\seven_seg_digit_3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_3|seven_seg\(0),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_3(0));

-- Location: IOOBUF_X46_Y0_N2
\seven_seg_digit_3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_3|seven_seg\(1),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_3(1));

-- Location: IOOBUF_X40_Y0_N42
\seven_seg_digit_3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_3|seven_seg\(2),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_3(2));

-- Location: IOOBUF_X46_Y0_N19
\seven_seg_digit_3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_3|seven_seg\(3),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_3(3));

-- Location: IOOBUF_X52_Y0_N2
\seven_seg_digit_3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_3|seven_seg\(4),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_3(4));

-- Location: IOOBUF_X51_Y0_N2
\seven_seg_digit_3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_3|seven_seg\(5),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_3(5));

-- Location: IOOBUF_X51_Y0_N19
\seven_seg_digit_3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_3|seven_seg\(6),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_3(6));

-- Location: IOOBUF_X48_Y0_N42
\seven_seg_digit_4r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_4|seven_seg\(0),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_4r(0));

-- Location: IOOBUF_X38_Y0_N53
\seven_seg_digit_4r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_4|seven_seg\(1),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_4r(1));

-- Location: IOOBUF_X22_Y0_N53
\seven_seg_digit_4r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_4|seven_seg\(2),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_4r(2));

-- Location: IOOBUF_X36_Y0_N19
\seven_seg_digit_4r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_4|seven_seg\(3),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_4r(3));

-- Location: IOOBUF_X38_Y0_N19
\seven_seg_digit_4r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_4|seven_seg\(4),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_4r(4));

-- Location: IOOBUF_X46_Y0_N53
\seven_seg_digit_4r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_4|seven_seg\(5),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_4r(5));

-- Location: IOOBUF_X40_Y0_N76
\seven_seg_digit_4r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_4|seven_seg\(6),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_4r(6));

-- Location: IOOBUF_X44_Y0_N36
\seven_seg_digit_5r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_5|seven_seg\(0),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_5r(0));

-- Location: IOOBUF_X40_Y0_N93
\seven_seg_digit_5r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_5|seven_seg\(1),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_5r(1));

-- Location: IOOBUF_X44_Y0_N53
\seven_seg_digit_5r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_5|seven_seg\(2),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_5r(2));

-- Location: IOOBUF_X43_Y0_N36
\seven_seg_digit_5r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_5|seven_seg\(3),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_5r(3));

-- Location: IOOBUF_X38_Y0_N36
\seven_seg_digit_5r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_5|seven_seg\(4),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_5r(4));

-- Location: IOOBUF_X43_Y0_N53
\seven_seg_digit_5r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_5|seven_seg\(5),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_5r(5));

-- Location: IOOBUF_X51_Y0_N53
\seven_seg_digit_5r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_5|seven_seg\(6),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_5r(6));

-- Location: IOOBUF_X52_Y0_N53
\seven_seg_digit_6r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_6|seven_seg\(0),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_6r(0));

-- Location: IOOBUF_X51_Y0_N36
\seven_seg_digit_6r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_6|seven_seg\(1),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_6r(1));

-- Location: IOOBUF_X48_Y0_N76
\seven_seg_digit_6r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_6|seven_seg\(2),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_6r(2));

-- Location: IOOBUF_X50_Y0_N36
\seven_seg_digit_6r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_6|seven_seg\(3),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_6r(3));

-- Location: IOOBUF_X48_Y0_N93
\seven_seg_digit_6r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_6|seven_seg\(4),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_6r(4));

-- Location: IOOBUF_X50_Y0_N53
\seven_seg_digit_6r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_6|seven_seg\(5),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_6r(5));

-- Location: IOOBUF_X46_Y0_N36
\seven_seg_digit_6r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \seven_seg_display_6|seven_seg\(6),
	devoe => ww_devoe,
	o => ww_seven_seg_digit_6r(6));

-- Location: IOIBUF_X22_Y0_N1
\CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G6
\CLK~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~input_o\,
	outclk => \CLK~inputCLKENA0_outclk\);

-- Location: IOIBUF_X34_Y0_N1
\B[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(2),
	o => \B[2]~input_o\);

-- Location: LABCELL_X35_Y6_N0
\add|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~5_sumout\ = SUM(( \add|bit_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \add|Add0~6\ = CARRY(( \add|bit_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(0),
	cin => GND,
	sumout => \add|Add0~5_sumout\,
	cout => \add|Add0~6\);

-- Location: LABCELL_X35_Y6_N3
\add|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~9_sumout\ = SUM(( \add|bit_counter\(1) ) + ( GND ) + ( \add|Add0~6\ ))
-- \add|Add0~10\ = CARRY(( \add|bit_counter\(1) ) + ( GND ) + ( \add|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(1),
	cin => \add|Add0~6\,
	sumout => \add|Add0~9_sumout\,
	cout => \add|Add0~10\);

-- Location: IOIBUF_X54_Y16_N55
\RST_N~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RST_N,
	o => \RST_N~input_o\);

-- Location: IOIBUF_X14_Y0_N1
\Start~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Start,
	o => \Start~input_o\);

-- Location: MLABCELL_X34_Y3_N57
\add|state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|state~0_combout\ = ( \Start~input_o\ & ( (!\add|LessThan0~6_combout\ & \add|state~q\) ) ) # ( !\Start~input_o\ & ( (!\add|LessThan0~6_combout\) # (!\add|state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_LessThan0~6_combout\,
	datad => \add|ALT_INV_state~q\,
	dataf => \ALT_INV_Start~input_o\,
	combout => \add|state~0_combout\);

-- Location: CLKCTRL_G0
\RST_N~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \RST_N~input_o\,
	outclk => \RST_N~inputCLKENA0_outclk\);

-- Location: FF_X34_Y3_N59
\add|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|state~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|state~q\);

-- Location: LABCELL_X36_Y5_N3
\sub|cout[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[5]~1_combout\ = ( \add|state~q\ & ( \RST_N~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_RST_N~input_o\,
	dataf => \add|ALT_INV_state~q\,
	combout => \sub|cout[5]~1_combout\);

-- Location: FF_X35_Y6_N5
\add|bit_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~9_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(1));

-- Location: LABCELL_X35_Y6_N6
\add|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~1_sumout\ = SUM(( \add|bit_counter\(2) ) + ( GND ) + ( \add|Add0~10\ ))
-- \add|Add0~2\ = CARRY(( \add|bit_counter\(2) ) + ( GND ) + ( \add|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(2),
	cin => \add|Add0~10\,
	sumout => \add|Add0~1_sumout\,
	cout => \add|Add0~2\);

-- Location: FF_X35_Y6_N8
\add|bit_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~1_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(2));

-- Location: LABCELL_X35_Y6_N9
\add|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~13_sumout\ = SUM(( \add|bit_counter\(3) ) + ( GND ) + ( \add|Add0~2\ ))
-- \add|Add0~14\ = CARRY(( \add|bit_counter\(3) ) + ( GND ) + ( \add|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(3),
	cin => \add|Add0~2\,
	sumout => \add|Add0~13_sumout\,
	cout => \add|Add0~14\);

-- Location: FF_X35_Y6_N11
\add|bit_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~13_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(3));

-- Location: LABCELL_X35_Y6_N12
\add|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~25_sumout\ = SUM(( \add|bit_counter\(4) ) + ( GND ) + ( \add|Add0~14\ ))
-- \add|Add0~26\ = CARRY(( \add|bit_counter\(4) ) + ( GND ) + ( \add|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(4),
	cin => \add|Add0~14\,
	sumout => \add|Add0~25_sumout\,
	cout => \add|Add0~26\);

-- Location: FF_X35_Y6_N14
\add|bit_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~25_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(4));

-- Location: LABCELL_X35_Y6_N15
\add|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~29_sumout\ = SUM(( \add|bit_counter\(5) ) + ( GND ) + ( \add|Add0~26\ ))
-- \add|Add0~30\ = CARRY(( \add|bit_counter\(5) ) + ( GND ) + ( \add|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(5),
	cin => \add|Add0~26\,
	sumout => \add|Add0~29_sumout\,
	cout => \add|Add0~30\);

-- Location: FF_X35_Y6_N17
\add|bit_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~29_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(5));

-- Location: LABCELL_X35_Y6_N18
\add|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~33_sumout\ = SUM(( \add|bit_counter\(6) ) + ( GND ) + ( \add|Add0~30\ ))
-- \add|Add0~34\ = CARRY(( \add|bit_counter\(6) ) + ( GND ) + ( \add|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(6),
	cin => \add|Add0~30\,
	sumout => \add|Add0~33_sumout\,
	cout => \add|Add0~34\);

-- Location: FF_X35_Y6_N20
\add|bit_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~33_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(6));

-- Location: LABCELL_X35_Y6_N21
\add|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~37_sumout\ = SUM(( \add|bit_counter\(7) ) + ( GND ) + ( \add|Add0~34\ ))
-- \add|Add0~38\ = CARRY(( \add|bit_counter\(7) ) + ( GND ) + ( \add|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(7),
	cin => \add|Add0~34\,
	sumout => \add|Add0~37_sumout\,
	cout => \add|Add0~38\);

-- Location: FF_X35_Y6_N23
\add|bit_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~37_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(7));

-- Location: LABCELL_X35_Y6_N24
\add|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~41_sumout\ = SUM(( \add|bit_counter\(8) ) + ( GND ) + ( \add|Add0~38\ ))
-- \add|Add0~42\ = CARRY(( \add|bit_counter\(8) ) + ( GND ) + ( \add|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(8),
	cin => \add|Add0~38\,
	sumout => \add|Add0~41_sumout\,
	cout => \add|Add0~42\);

-- Location: FF_X35_Y6_N26
\add|bit_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~41_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(8));

-- Location: LABCELL_X35_Y6_N27
\add|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~45_sumout\ = SUM(( \add|bit_counter\(9) ) + ( GND ) + ( \add|Add0~42\ ))
-- \add|Add0~46\ = CARRY(( \add|bit_counter\(9) ) + ( GND ) + ( \add|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(9),
	cin => \add|Add0~42\,
	sumout => \add|Add0~45_sumout\,
	cout => \add|Add0~46\);

-- Location: FF_X35_Y6_N29
\add|bit_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~45_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(9));

-- Location: LABCELL_X35_Y6_N30
\add|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~117_sumout\ = SUM(( \add|bit_counter\(10) ) + ( GND ) + ( \add|Add0~46\ ))
-- \add|Add0~118\ = CARRY(( \add|bit_counter\(10) ) + ( GND ) + ( \add|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(10),
	cin => \add|Add0~46\,
	sumout => \add|Add0~117_sumout\,
	cout => \add|Add0~118\);

-- Location: FF_X35_Y6_N32
\add|bit_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~117_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(10));

-- Location: LABCELL_X35_Y6_N33
\add|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~121_sumout\ = SUM(( \add|bit_counter\(11) ) + ( GND ) + ( \add|Add0~118\ ))
-- \add|Add0~122\ = CARRY(( \add|bit_counter\(11) ) + ( GND ) + ( \add|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(11),
	cin => \add|Add0~118\,
	sumout => \add|Add0~121_sumout\,
	cout => \add|Add0~122\);

-- Location: FF_X35_Y6_N35
\add|bit_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~121_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(11));

-- Location: LABCELL_X35_Y6_N36
\add|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~73_sumout\ = SUM(( \add|bit_counter\(12) ) + ( GND ) + ( \add|Add0~122\ ))
-- \add|Add0~74\ = CARRY(( \add|bit_counter\(12) ) + ( GND ) + ( \add|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(12),
	cin => \add|Add0~122\,
	sumout => \add|Add0~73_sumout\,
	cout => \add|Add0~74\);

-- Location: FF_X35_Y6_N38
\add|bit_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~73_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(12));

-- Location: LABCELL_X35_Y6_N39
\add|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~77_sumout\ = SUM(( \add|bit_counter\(13) ) + ( GND ) + ( \add|Add0~74\ ))
-- \add|Add0~78\ = CARRY(( \add|bit_counter\(13) ) + ( GND ) + ( \add|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(13),
	cin => \add|Add0~74\,
	sumout => \add|Add0~77_sumout\,
	cout => \add|Add0~78\);

-- Location: FF_X35_Y6_N41
\add|bit_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~77_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(13));

-- Location: LABCELL_X35_Y6_N42
\add|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~81_sumout\ = SUM(( \add|bit_counter\(14) ) + ( GND ) + ( \add|Add0~78\ ))
-- \add|Add0~82\ = CARRY(( \add|bit_counter\(14) ) + ( GND ) + ( \add|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(14),
	cin => \add|Add0~78\,
	sumout => \add|Add0~81_sumout\,
	cout => \add|Add0~82\);

-- Location: FF_X35_Y6_N44
\add|bit_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~81_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(14));

-- Location: LABCELL_X35_Y6_N45
\add|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~85_sumout\ = SUM(( \add|bit_counter\(15) ) + ( GND ) + ( \add|Add0~82\ ))
-- \add|Add0~86\ = CARRY(( \add|bit_counter\(15) ) + ( GND ) + ( \add|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(15),
	cin => \add|Add0~82\,
	sumout => \add|Add0~85_sumout\,
	cout => \add|Add0~86\);

-- Location: FF_X35_Y6_N47
\add|bit_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~85_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(15));

-- Location: LABCELL_X35_Y6_N48
\add|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~89_sumout\ = SUM(( \add|bit_counter\(16) ) + ( GND ) + ( \add|Add0~86\ ))
-- \add|Add0~90\ = CARRY(( \add|bit_counter\(16) ) + ( GND ) + ( \add|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(16),
	cin => \add|Add0~86\,
	sumout => \add|Add0~89_sumout\,
	cout => \add|Add0~90\);

-- Location: FF_X35_Y6_N50
\add|bit_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~89_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(16));

-- Location: LABCELL_X35_Y6_N51
\add|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~93_sumout\ = SUM(( \add|bit_counter\(17) ) + ( GND ) + ( \add|Add0~90\ ))
-- \add|Add0~94\ = CARRY(( \add|bit_counter\(17) ) + ( GND ) + ( \add|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(17),
	cin => \add|Add0~90\,
	sumout => \add|Add0~93_sumout\,
	cout => \add|Add0~94\);

-- Location: FF_X35_Y6_N53
\add|bit_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~93_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(17));

-- Location: LABCELL_X35_Y6_N54
\add|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~49_sumout\ = SUM(( \add|bit_counter\(18) ) + ( GND ) + ( \add|Add0~94\ ))
-- \add|Add0~50\ = CARRY(( \add|bit_counter\(18) ) + ( GND ) + ( \add|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(18),
	cin => \add|Add0~94\,
	sumout => \add|Add0~49_sumout\,
	cout => \add|Add0~50\);

-- Location: FF_X35_Y6_N56
\add|bit_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~49_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(18));

-- Location: LABCELL_X35_Y6_N57
\add|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~53_sumout\ = SUM(( \add|bit_counter\(19) ) + ( GND ) + ( \add|Add0~50\ ))
-- \add|Add0~54\ = CARRY(( \add|bit_counter\(19) ) + ( GND ) + ( \add|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(19),
	cin => \add|Add0~50\,
	sumout => \add|Add0~53_sumout\,
	cout => \add|Add0~54\);

-- Location: FF_X35_Y6_N59
\add|bit_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~53_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(19));

-- Location: LABCELL_X35_Y5_N0
\add|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~57_sumout\ = SUM(( \add|bit_counter\(20) ) + ( GND ) + ( \add|Add0~54\ ))
-- \add|Add0~58\ = CARRY(( \add|bit_counter\(20) ) + ( GND ) + ( \add|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(20),
	cin => \add|Add0~54\,
	sumout => \add|Add0~57_sumout\,
	cout => \add|Add0~58\);

-- Location: FF_X35_Y5_N2
\add|bit_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~57_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(20));

-- Location: LABCELL_X35_Y5_N3
\add|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~61_sumout\ = SUM(( \add|bit_counter\(21) ) + ( GND ) + ( \add|Add0~58\ ))
-- \add|Add0~62\ = CARRY(( \add|bit_counter\(21) ) + ( GND ) + ( \add|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(21),
	cin => \add|Add0~58\,
	sumout => \add|Add0~61_sumout\,
	cout => \add|Add0~62\);

-- Location: FF_X35_Y5_N5
\add|bit_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~61_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(21));

-- Location: LABCELL_X35_Y5_N6
\add|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~65_sumout\ = SUM(( \add|bit_counter\(22) ) + ( GND ) + ( \add|Add0~62\ ))
-- \add|Add0~66\ = CARRY(( \add|bit_counter\(22) ) + ( GND ) + ( \add|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(22),
	cin => \add|Add0~62\,
	sumout => \add|Add0~65_sumout\,
	cout => \add|Add0~66\);

-- Location: FF_X35_Y5_N8
\add|bit_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~65_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(22));

-- Location: LABCELL_X35_Y5_N9
\add|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~69_sumout\ = SUM(( \add|bit_counter\(23) ) + ( GND ) + ( \add|Add0~66\ ))
-- \add|Add0~70\ = CARRY(( \add|bit_counter\(23) ) + ( GND ) + ( \add|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(23),
	cin => \add|Add0~66\,
	sumout => \add|Add0~69_sumout\,
	cout => \add|Add0~70\);

-- Location: FF_X35_Y5_N11
\add|bit_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~69_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(23));

-- Location: LABCELL_X35_Y5_N12
\add|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~21_sumout\ = SUM(( \add|bit_counter\(24) ) + ( GND ) + ( \add|Add0~70\ ))
-- \add|Add0~22\ = CARRY(( \add|bit_counter\(24) ) + ( GND ) + ( \add|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(24),
	cin => \add|Add0~70\,
	sumout => \add|Add0~21_sumout\,
	cout => \add|Add0~22\);

-- Location: FF_X35_Y5_N14
\add|bit_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~21_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(24));

-- Location: LABCELL_X35_Y5_N15
\add|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~97_sumout\ = SUM(( \add|bit_counter\(25) ) + ( GND ) + ( \add|Add0~22\ ))
-- \add|Add0~98\ = CARRY(( \add|bit_counter\(25) ) + ( GND ) + ( \add|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(25),
	cin => \add|Add0~22\,
	sumout => \add|Add0~97_sumout\,
	cout => \add|Add0~98\);

-- Location: FF_X35_Y5_N17
\add|bit_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~97_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(25));

-- Location: LABCELL_X35_Y5_N18
\add|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~125_sumout\ = SUM(( \add|bit_counter\(26) ) + ( GND ) + ( \add|Add0~98\ ))
-- \add|Add0~126\ = CARRY(( \add|bit_counter\(26) ) + ( GND ) + ( \add|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(26),
	cin => \add|Add0~98\,
	sumout => \add|Add0~125_sumout\,
	cout => \add|Add0~126\);

-- Location: FF_X35_Y5_N20
\add|bit_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~125_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(26));

-- Location: LABCELL_X35_Y5_N21
\add|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~113_sumout\ = SUM(( \add|bit_counter\(27) ) + ( GND ) + ( \add|Add0~126\ ))
-- \add|Add0~114\ = CARRY(( \add|bit_counter\(27) ) + ( GND ) + ( \add|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(27),
	cin => \add|Add0~126\,
	sumout => \add|Add0~113_sumout\,
	cout => \add|Add0~114\);

-- Location: FF_X35_Y5_N23
\add|bit_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~113_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(27));

-- Location: LABCELL_X35_Y5_N24
\add|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~109_sumout\ = SUM(( \add|bit_counter\(28) ) + ( GND ) + ( \add|Add0~114\ ))
-- \add|Add0~110\ = CARRY(( \add|bit_counter\(28) ) + ( GND ) + ( \add|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(28),
	cin => \add|Add0~114\,
	sumout => \add|Add0~109_sumout\,
	cout => \add|Add0~110\);

-- Location: FF_X35_Y5_N26
\add|bit_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~109_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(28));

-- Location: LABCELL_X35_Y5_N27
\add|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~105_sumout\ = SUM(( \add|bit_counter\(29) ) + ( GND ) + ( \add|Add0~110\ ))
-- \add|Add0~106\ = CARRY(( \add|bit_counter\(29) ) + ( GND ) + ( \add|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(29),
	cin => \add|Add0~110\,
	sumout => \add|Add0~105_sumout\,
	cout => \add|Add0~106\);

-- Location: FF_X35_Y5_N29
\add|bit_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~105_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(29));

-- Location: LABCELL_X35_Y5_N30
\add|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~101_sumout\ = SUM(( \add|bit_counter\(30) ) + ( GND ) + ( \add|Add0~106\ ))
-- \add|Add0~102\ = CARRY(( \add|bit_counter\(30) ) + ( GND ) + ( \add|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(30),
	cin => \add|Add0~106\,
	sumout => \add|Add0~101_sumout\,
	cout => \add|Add0~102\);

-- Location: FF_X35_Y5_N32
\add|bit_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~101_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(30));

-- Location: LABCELL_X35_Y5_N33
\add|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Add0~17_sumout\ = SUM(( \add|bit_counter\(31) ) + ( GND ) + ( \add|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	cin => \add|Add0~102\,
	sumout => \add|Add0~17_sumout\);

-- Location: FF_X35_Y5_N35
\add|bit_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~17_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(31));

-- Location: LABCELL_X35_Y5_N48
\add|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|LessThan0~1_combout\ = ( !\add|bit_counter\(18) & ( !\add|bit_counter\(22) & ( (!\add|bit_counter\(20) & (!\add|bit_counter\(19) & (!\add|bit_counter\(21) & !\add|bit_counter\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(20),
	datab => \add|ALT_INV_bit_counter\(19),
	datac => \add|ALT_INV_bit_counter\(21),
	datad => \add|ALT_INV_bit_counter\(23),
	datae => \add|ALT_INV_bit_counter\(18),
	dataf => \add|ALT_INV_bit_counter\(22),
	combout => \add|LessThan0~1_combout\);

-- Location: LABCELL_X35_Y5_N36
\add|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|LessThan0~4_combout\ = ( !\add|bit_counter\(27) & ( !\add|bit_counter\(26) & ( (!\add|bit_counter\(28) & (!\add|bit_counter\(10) & (!\add|bit_counter\(29) & !\add|bit_counter\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(28),
	datab => \add|ALT_INV_bit_counter\(10),
	datac => \add|ALT_INV_bit_counter\(29),
	datad => \add|ALT_INV_bit_counter\(11),
	datae => \add|ALT_INV_bit_counter\(27),
	dataf => \add|ALT_INV_bit_counter\(26),
	combout => \add|LessThan0~4_combout\);

-- Location: LABCELL_X35_Y5_N42
\add|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|LessThan0~3_combout\ = ( \add|bit_counter\(2) & ( !\add|bit_counter\(25) & ( (!\add|bit_counter\(3) & (!\add|bit_counter\(0) & (!\add|bit_counter\(1) & !\add|bit_counter\(30)))) ) ) ) # ( !\add|bit_counter\(2) & ( !\add|bit_counter\(25) & ( 
-- (!\add|bit_counter\(3) & !\add|bit_counter\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(3),
	datab => \add|ALT_INV_bit_counter\(0),
	datac => \add|ALT_INV_bit_counter\(1),
	datad => \add|ALT_INV_bit_counter\(30),
	datae => \add|ALT_INV_bit_counter\(2),
	dataf => \add|ALT_INV_bit_counter\(25),
	combout => \add|LessThan0~3_combout\);

-- Location: LABCELL_X36_Y6_N24
\add|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|LessThan0~2_combout\ = ( !\add|bit_counter\(12) & ( !\add|bit_counter\(16) & ( (!\add|bit_counter\(14) & (!\add|bit_counter\(15) & (!\add|bit_counter\(13) & !\add|bit_counter\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(14),
	datab => \add|ALT_INV_bit_counter\(15),
	datac => \add|ALT_INV_bit_counter\(13),
	datad => \add|ALT_INV_bit_counter\(17),
	datae => \add|ALT_INV_bit_counter\(12),
	dataf => \add|ALT_INV_bit_counter\(16),
	combout => \add|LessThan0~2_combout\);

-- Location: MLABCELL_X34_Y6_N36
\add|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|LessThan0~0_combout\ = ( !\add|bit_counter\(7) & ( !\add|bit_counter\(4) & ( (!\add|bit_counter\(9) & (!\add|bit_counter\(8) & (!\add|bit_counter\(5) & !\add|bit_counter\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(9),
	datab => \add|ALT_INV_bit_counter\(8),
	datac => \add|ALT_INV_bit_counter\(5),
	datad => \add|ALT_INV_bit_counter\(6),
	datae => \add|ALT_INV_bit_counter\(7),
	dataf => \add|ALT_INV_bit_counter\(4),
	combout => \add|LessThan0~0_combout\);

-- Location: LABCELL_X35_Y5_N54
\add|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|LessThan0~5_combout\ = ( \add|LessThan0~2_combout\ & ( \add|LessThan0~0_combout\ & ( (\add|LessThan0~1_combout\ & (!\add|bit_counter\(24) & (\add|LessThan0~4_combout\ & \add|LessThan0~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_LessThan0~1_combout\,
	datab => \add|ALT_INV_bit_counter\(24),
	datac => \add|ALT_INV_LessThan0~4_combout\,
	datad => \add|ALT_INV_LessThan0~3_combout\,
	datae => \add|ALT_INV_LessThan0~2_combout\,
	dataf => \add|ALT_INV_LessThan0~0_combout\,
	combout => \add|LessThan0~5_combout\);

-- Location: MLABCELL_X34_Y3_N54
\add|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|LessThan0~6_combout\ = (!\add|bit_counter\(31) & !\add|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(31),
	datad => \add|ALT_INV_LessThan0~5_combout\,
	combout => \add|LessThan0~6_combout\);

-- Location: FF_X35_Y6_N2
\add|bit_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|Add0~5_sumout\,
	sclr => \add|LessThan0~6_combout\,
	ena => \sub|cout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|bit_counter\(0));

-- Location: IOIBUF_X34_Y0_N18
\B[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(3),
	o => \B[3]~input_o\);

-- Location: IOIBUF_X33_Y0_N58
\B[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(1),
	o => \B[1]~input_o\);

-- Location: IOIBUF_X33_Y0_N41
\B[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(0),
	o => \B[0]~input_o\);

-- Location: LABCELL_X35_Y3_N39
\add|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Mux1~0_combout\ = ( \B[1]~input_o\ & ( \B[0]~input_o\ & ( (!\add|bit_counter\(1)) # ((!\add|bit_counter\(0) & (\B[2]~input_o\)) # (\add|bit_counter\(0) & ((\B[3]~input_o\)))) ) ) ) # ( !\B[1]~input_o\ & ( \B[0]~input_o\ & ( (!\add|bit_counter\(0) & 
-- (((!\add|bit_counter\(1))) # (\B[2]~input_o\))) # (\add|bit_counter\(0) & (((\add|bit_counter\(1) & \B[3]~input_o\)))) ) ) ) # ( \B[1]~input_o\ & ( !\B[0]~input_o\ & ( (!\add|bit_counter\(0) & (\B[2]~input_o\ & (\add|bit_counter\(1)))) # 
-- (\add|bit_counter\(0) & (((!\add|bit_counter\(1)) # (\B[3]~input_o\)))) ) ) ) # ( !\B[1]~input_o\ & ( !\B[0]~input_o\ & ( (\add|bit_counter\(1) & ((!\add|bit_counter\(0) & (\B[2]~input_o\)) # (\add|bit_counter\(0) & ((\B[3]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \add|ALT_INV_bit_counter\(0),
	datac => \add|ALT_INV_bit_counter\(1),
	datad => \ALT_INV_B[3]~input_o\,
	datae => \ALT_INV_B[1]~input_o\,
	dataf => \ALT_INV_B[0]~input_o\,
	combout => \add|Mux1~0_combout\);

-- Location: IOIBUF_X34_Y0_N52
\A[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(1),
	o => \A[1]~input_o\);

-- Location: IOIBUF_X34_Y0_N35
\A[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(2),
	o => \A[2]~input_o\);

-- Location: IOIBUF_X36_Y0_N52
\A[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(0),
	o => \A[0]~input_o\);

-- Location: IOIBUF_X33_Y0_N92
\A[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(3),
	o => \A[3]~input_o\);

-- Location: LABCELL_X36_Y3_N36
\add|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Mux0~0_combout\ = ( \A[0]~input_o\ & ( \A[3]~input_o\ & ( (!\add|bit_counter\(1) & (((!\add|bit_counter\(0))) # (\A[1]~input_o\))) # (\add|bit_counter\(1) & (((\add|bit_counter\(0)) # (\A[2]~input_o\)))) ) ) ) # ( !\A[0]~input_o\ & ( \A[3]~input_o\ & 
-- ( (!\add|bit_counter\(1) & (\A[1]~input_o\ & ((\add|bit_counter\(0))))) # (\add|bit_counter\(1) & (((\add|bit_counter\(0)) # (\A[2]~input_o\)))) ) ) ) # ( \A[0]~input_o\ & ( !\A[3]~input_o\ & ( (!\add|bit_counter\(1) & (((!\add|bit_counter\(0))) # 
-- (\A[1]~input_o\))) # (\add|bit_counter\(1) & (((\A[2]~input_o\ & !\add|bit_counter\(0))))) ) ) ) # ( !\A[0]~input_o\ & ( !\A[3]~input_o\ & ( (!\add|bit_counter\(1) & (\A[1]~input_o\ & ((\add|bit_counter\(0))))) # (\add|bit_counter\(1) & (((\A[2]~input_o\ 
-- & !\add|bit_counter\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_A[1]~input_o\,
	datab => \add|ALT_INV_bit_counter\(1),
	datac => \ALT_INV_A[2]~input_o\,
	datad => \add|ALT_INV_bit_counter\(0),
	datae => \ALT_INV_A[0]~input_o\,
	dataf => \ALT_INV_A[3]~input_o\,
	combout => \add|Mux0~0_combout\);

-- Location: IOIBUF_X33_Y0_N75
\A[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_A(4),
	o => \A[4]~input_o\);

-- Location: LABCELL_X32_Y5_N45
\sub|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|Mux0~0_combout\ = (!\add|bit_counter\(2) & ((\add|Mux0~0_combout\))) # (\add|bit_counter\(2) & (\A[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(2),
	datac => \ALT_INV_A[4]~input_o\,
	datad => \add|ALT_INV_Mux0~0_combout\,
	combout => \sub|Mux0~0_combout\);

-- Location: MLABCELL_X34_Y5_N27
\sub|cout[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[1]~5_combout\ = ( !\add|bit_counter\(2) & ( (\add|state~q\ & (\RST_N~input_o\ & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000011000000010000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_state~q\,
	datac => \ALT_INV_RST_N~input_o\,
	datad => \add|ALT_INV_LessThan0~5_combout\,
	dataf => \add|ALT_INV_bit_counter\(2),
	combout => \sub|cout[1]~5_combout\);

-- Location: IOIBUF_X36_Y0_N35
\B[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_B(4),
	o => \B[4]~input_o\);

-- Location: LABCELL_X32_Y5_N54
\sub|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|Mux1~0_combout\ = ( \add|Mux1~0_combout\ & ( (!\add|bit_counter\(2)) # (\B[4]~input_o\) ) ) # ( !\add|Mux1~0_combout\ & ( (\add|bit_counter\(2) & \B[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(2),
	datac => \ALT_INV_B[4]~input_o\,
	dataf => \add|ALT_INV_Mux1~0_combout\,
	combout => \sub|Mux1~0_combout\);

-- Location: LABCELL_X31_Y5_N24
\sub|cout[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[5]~4_combout\ = ( !\add|bit_counter\(1) & ( !\add|bit_counter\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(0),
	dataf => \add|ALT_INV_bit_counter\(1),
	combout => \sub|cout[5]~4_combout\);

-- Location: LABCELL_X31_Y5_N33
\sub|cout[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[1]~6_combout\ = ( \sub|cout\(1) & ( \sub|cout[5]~4_combout\ & ( (!\sub|cout[1]~5_combout\) # ((!\sub|Mux0~0_combout\ & (\sub|Mux2~1_combout\ & !\sub|Mux1~0_combout\)) # (\sub|Mux0~0_combout\ & ((!\sub|Mux1~0_combout\) # (\sub|Mux2~1_combout\)))) 
-- ) ) ) # ( !\sub|cout\(1) & ( \sub|cout[5]~4_combout\ & ( (\sub|cout[1]~5_combout\ & ((!\sub|Mux0~0_combout\ & (\sub|Mux2~1_combout\ & !\sub|Mux1~0_combout\)) # (\sub|Mux0~0_combout\ & ((!\sub|Mux1~0_combout\) # (\sub|Mux2~1_combout\))))) ) ) ) # ( 
-- \sub|cout\(1) & ( !\sub|cout[5]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010011000000011101111111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_Mux0~0_combout\,
	datab => \sub|ALT_INV_cout[1]~5_combout\,
	datac => \sub|ALT_INV_Mux2~1_combout\,
	datad => \sub|ALT_INV_Mux1~0_combout\,
	datae => \sub|ALT_INV_cout\(1),
	dataf => \sub|ALT_INV_cout[5]~4_combout\,
	combout => \sub|cout[1]~6_combout\);

-- Location: FF_X31_Y5_N35
\sub|cout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \sub|cout[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|cout\(1));

-- Location: MLABCELL_X34_Y6_N30
\add|sum[7]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[7]~10_combout\ = ( \add|bit_counter\(0) & ( \add|bit_counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(2),
	datae => \add|ALT_INV_bit_counter\(0),
	combout => \add|sum[7]~10_combout\);

-- Location: MLABCELL_X34_Y5_N0
\sub|cout[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[0]~2_combout\ = ( \add|bit_counter\(1) & ( \add|state~q\ & ( (\RST_N~input_o\ & (\add|sum[7]~10_combout\ & \add|bit_counter\(31))) ) ) ) # ( \add|bit_counter\(1) & ( !\add|state~q\ & ( (\RST_N~input_o\ & !\Start~input_o\) ) ) ) # ( 
-- !\add|bit_counter\(1) & ( !\add|state~q\ & ( (\RST_N~input_o\ & !\Start~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RST_N~input_o\,
	datab => \add|ALT_INV_sum[7]~10_combout\,
	datac => \add|ALT_INV_bit_counter\(31),
	datad => \ALT_INV_Start~input_o\,
	datae => \add|ALT_INV_bit_counter\(1),
	dataf => \add|ALT_INV_state~q\,
	combout => \sub|cout[0]~2_combout\);

-- Location: LABCELL_X31_Y5_N12
\sub|cout[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[0]~3_combout\ = ( \sub|cout\(0) & ( \add|state~q\ & ( (!\sub|cout[0]~2_combout\) # ((!\sub|Mux0~0_combout\ & (!\sub|Mux1~0_combout\ & \sub|Mux2~1_combout\)) # (\sub|Mux0~0_combout\ & ((!\sub|Mux1~0_combout\) # (\sub|Mux2~1_combout\)))) ) ) ) # ( 
-- !\sub|cout\(0) & ( \add|state~q\ & ( (\sub|cout[0]~2_combout\ & ((!\sub|Mux0~0_combout\ & (!\sub|Mux1~0_combout\ & \sub|Mux2~1_combout\)) # (\sub|Mux0~0_combout\ & ((!\sub|Mux1~0_combout\) # (\sub|Mux2~1_combout\))))) ) ) ) # ( \sub|cout\(0) & ( 
-- !\add|state~q\ ) ) # ( !\sub|cout\(0) & ( !\add|state~q\ & ( \sub|cout[0]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100010000001100011101110011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_Mux0~0_combout\,
	datab => \sub|ALT_INV_cout[0]~2_combout\,
	datac => \sub|ALT_INV_Mux1~0_combout\,
	datad => \sub|ALT_INV_Mux2~1_combout\,
	datae => \sub|ALT_INV_cout\(0),
	dataf => \add|ALT_INV_state~q\,
	combout => \sub|cout[0]~3_combout\);

-- Location: FF_X31_Y5_N14
\sub|cout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \sub|cout[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|cout\(0));

-- Location: LABCELL_X32_Y5_N51
\sub|cout[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[3]~9_combout\ = ( !\add|bit_counter\(0) & ( \add|bit_counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(1),
	dataf => \add|ALT_INV_bit_counter\(0),
	combout => \sub|cout[3]~9_combout\);

-- Location: LABCELL_X31_Y5_N30
\sub|cout[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[3]~10_combout\ = ( \sub|cout\(3) & ( \sub|cout[3]~9_combout\ & ( (!\sub|cout[1]~5_combout\) # ((!\sub|Mux0~0_combout\ & (!\sub|Mux1~0_combout\ & \sub|Mux2~1_combout\)) # (\sub|Mux0~0_combout\ & ((!\sub|Mux1~0_combout\) # 
-- (\sub|Mux2~1_combout\)))) ) ) ) # ( !\sub|cout\(3) & ( \sub|cout[3]~9_combout\ & ( (\sub|cout[1]~5_combout\ & ((!\sub|Mux0~0_combout\ & (!\sub|Mux1~0_combout\ & \sub|Mux2~1_combout\)) # (\sub|Mux0~0_combout\ & ((!\sub|Mux1~0_combout\) # 
-- (\sub|Mux2~1_combout\))))) ) ) ) # ( \sub|cout\(3) & ( !\sub|cout[3]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010000001100011101110011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_Mux0~0_combout\,
	datab => \sub|ALT_INV_cout[1]~5_combout\,
	datac => \sub|ALT_INV_Mux1~0_combout\,
	datad => \sub|ALT_INV_Mux2~1_combout\,
	datae => \sub|ALT_INV_cout\(3),
	dataf => \sub|ALT_INV_cout[3]~9_combout\,
	combout => \sub|cout[3]~10_combout\);

-- Location: FF_X31_Y5_N32
\sub|cout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \sub|cout[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|cout\(3));

-- Location: MLABCELL_X34_Y5_N30
\sub|cout[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[2]~7_combout\ = ( \add|bit_counter\(0) & ( !\add|bit_counter\(2) & ( (\add|state~q\ & (\RST_N~input_o\ & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_state~q\,
	datac => \ALT_INV_RST_N~input_o\,
	datad => \add|ALT_INV_LessThan0~5_combout\,
	datae => \add|ALT_INV_bit_counter\(0),
	dataf => \add|ALT_INV_bit_counter\(2),
	combout => \sub|cout[2]~7_combout\);

-- Location: LABCELL_X31_Y5_N0
\sub|cout[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[2]~8_combout\ = ( \sub|cout\(2) & ( \sub|Mux1~0_combout\ & ( ((!\sub|cout[2]~7_combout\) # ((\sub|Mux0~0_combout\ & \sub|Mux2~1_combout\))) # (\add|bit_counter\(1)) ) ) ) # ( !\sub|cout\(2) & ( \sub|Mux1~0_combout\ & ( (!\add|bit_counter\(1) & 
-- (\sub|cout[2]~7_combout\ & (\sub|Mux0~0_combout\ & \sub|Mux2~1_combout\))) ) ) ) # ( \sub|cout\(2) & ( !\sub|Mux1~0_combout\ & ( ((!\sub|cout[2]~7_combout\) # ((\sub|Mux2~1_combout\) # (\sub|Mux0~0_combout\))) # (\add|bit_counter\(1)) ) ) ) # ( 
-- !\sub|cout\(2) & ( !\sub|Mux1~0_combout\ & ( (!\add|bit_counter\(1) & (\sub|cout[2]~7_combout\ & ((\sub|Mux2~1_combout\) # (\sub|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010110111111111111100000000000000101101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(1),
	datab => \sub|ALT_INV_cout[2]~7_combout\,
	datac => \sub|ALT_INV_Mux0~0_combout\,
	datad => \sub|ALT_INV_Mux2~1_combout\,
	datae => \sub|ALT_INV_cout\(2),
	dataf => \sub|ALT_INV_Mux1~0_combout\,
	combout => \sub|cout[2]~8_combout\);

-- Location: FF_X31_Y5_N2
\sub|cout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \sub|cout[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|cout\(2));

-- Location: LABCELL_X31_Y5_N42
\sub|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|Mux2~0_combout\ = ( \sub|cout\(2) & ( \add|bit_counter\(0) & ( (!\add|bit_counter\(1) & (\sub|cout\(1))) # (\add|bit_counter\(1) & ((\sub|cout\(3)))) ) ) ) # ( !\sub|cout\(2) & ( \add|bit_counter\(0) & ( (!\add|bit_counter\(1) & (\sub|cout\(1))) # 
-- (\add|bit_counter\(1) & ((\sub|cout\(3)))) ) ) ) # ( \sub|cout\(2) & ( !\add|bit_counter\(0) & ( (\add|bit_counter\(1)) # (\sub|cout\(0)) ) ) ) # ( !\sub|cout\(2) & ( !\add|bit_counter\(0) & ( (\sub|cout\(0) & !\add|bit_counter\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_cout\(1),
	datab => \sub|ALT_INV_cout\(0),
	datac => \add|ALT_INV_bit_counter\(1),
	datad => \sub|ALT_INV_cout\(3),
	datae => \sub|ALT_INV_cout\(2),
	dataf => \add|ALT_INV_bit_counter\(0),
	combout => \sub|Mux2~0_combout\);

-- Location: LABCELL_X31_Y5_N18
\sub|cout[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[4]~13_combout\ = ( \sub|cout\(4) & ( \sub|Mux1~0_combout\ & ( (!\add|bit_counter\(1)) # ((!\sub|cout[2]~7_combout\) # ((\sub|Mux0~0_combout\ & \sub|Mux2~1_combout\))) ) ) ) # ( !\sub|cout\(4) & ( \sub|Mux1~0_combout\ & ( (\add|bit_counter\(1) & 
-- (\sub|cout[2]~7_combout\ & (\sub|Mux0~0_combout\ & \sub|Mux2~1_combout\))) ) ) ) # ( \sub|cout\(4) & ( !\sub|Mux1~0_combout\ & ( (!\add|bit_counter\(1)) # ((!\sub|cout[2]~7_combout\) # ((\sub|Mux2~1_combout\) # (\sub|Mux0~0_combout\))) ) ) ) # ( 
-- !\sub|cout\(4) & ( !\sub|Mux1~0_combout\ & ( (\add|bit_counter\(1) & (\sub|cout[2]~7_combout\ & ((\sub|Mux2~1_combout\) # (\sub|Mux0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001111011111111111100000000000000011110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(1),
	datab => \sub|ALT_INV_cout[2]~7_combout\,
	datac => \sub|ALT_INV_Mux0~0_combout\,
	datad => \sub|ALT_INV_Mux2~1_combout\,
	datae => \sub|ALT_INV_cout\(4),
	dataf => \sub|ALT_INV_Mux1~0_combout\,
	combout => \sub|cout[4]~13_combout\);

-- Location: FF_X31_Y5_N19
\sub|cout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \sub|cout[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|cout\(4));

-- Location: LABCELL_X32_Y5_N42
\sub|cout[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[5]~0_combout\ = ( !\add|bit_counter\(0) & ( (\add|bit_counter\(2) & !\add|bit_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_bit_counter\(2),
	datac => \add|ALT_INV_bit_counter\(1),
	dataf => \add|ALT_INV_bit_counter\(0),
	combout => \sub|cout[5]~0_combout\);

-- Location: MLABCELL_X34_Y5_N24
\sub|cout[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[5]~11_combout\ = ( \RST_N~input_o\ & ( (\add|state~q\ & (\sub|cout[5]~0_combout\ & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000110000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_state~q\,
	datac => \sub|ALT_INV_cout[5]~0_combout\,
	datad => \add|ALT_INV_LessThan0~5_combout\,
	dataf => \ALT_INV_RST_N~input_o\,
	combout => \sub|cout[5]~11_combout\);

-- Location: LABCELL_X31_Y5_N27
\sub|cout[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout[5]~12_combout\ = ( \sub|Mux1~0_combout\ & ( (!\sub|cout[5]~11_combout\ & (((\sub|cout\(5))))) # (\sub|cout[5]~11_combout\ & (\sub|Mux0~0_combout\ & (\sub|Mux2~1_combout\))) ) ) # ( !\sub|Mux1~0_combout\ & ( (!\sub|cout[5]~11_combout\ & 
-- (((\sub|cout\(5))))) # (\sub|cout[5]~11_combout\ & (((\sub|Mux2~1_combout\)) # (\sub|Mux0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111110111000001111111011100000001111100010000000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_Mux0~0_combout\,
	datab => \sub|ALT_INV_Mux2~1_combout\,
	datac => \sub|ALT_INV_cout[5]~11_combout\,
	datad => \sub|ALT_INV_cout\(5),
	dataf => \sub|ALT_INV_Mux1~0_combout\,
	combout => \sub|cout[5]~12_combout\);

-- Location: FF_X31_Y5_N28
\sub|cout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \sub|cout[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|cout\(5));

-- Location: LABCELL_X32_Y5_N57
\sub|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|Mux2~1_combout\ = ( \add|bit_counter\(0) & ( (!\add|bit_counter\(2) & (\sub|Mux2~0_combout\)) # (\add|bit_counter\(2) & ((\sub|cout\(5)))) ) ) # ( !\add|bit_counter\(0) & ( (!\add|bit_counter\(2) & (\sub|Mux2~0_combout\)) # (\add|bit_counter\(2) & 
-- ((\sub|cout\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_Mux2~0_combout\,
	datab => \add|ALT_INV_bit_counter\(2),
	datac => \sub|ALT_INV_cout\(4),
	datad => \sub|ALT_INV_cout\(5),
	dataf => \add|ALT_INV_bit_counter\(0),
	combout => \sub|Mux2~1_combout\);

-- Location: LABCELL_X32_Y5_N0
\sub|sum~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|sum~0_combout\ = ( \B[4]~input_o\ & ( \A[4]~input_o\ & ( !\sub|Mux2~1_combout\ $ (((!\add|bit_counter\(2) & (!\add|Mux1~0_combout\ $ (!\add|Mux0~0_combout\))))) ) ) ) # ( !\B[4]~input_o\ & ( \A[4]~input_o\ & ( !\sub|Mux2~1_combout\ $ 
-- (((!\add|Mux1~0_combout\ $ (!\add|Mux0~0_combout\)) # (\add|bit_counter\(2)))) ) ) ) # ( \B[4]~input_o\ & ( !\A[4]~input_o\ & ( !\sub|Mux2~1_combout\ $ (((!\add|Mux1~0_combout\ $ (!\add|Mux0~0_combout\)) # (\add|bit_counter\(2)))) ) ) ) # ( 
-- !\B[4]~input_o\ & ( !\A[4]~input_o\ & ( !\sub|Mux2~1_combout\ $ (((!\add|bit_counter\(2) & (!\add|Mux1~0_combout\ $ (!\add|Mux0~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011011110000100101100000111110010110000011111001011011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_Mux1~0_combout\,
	datab => \add|ALT_INV_Mux0~0_combout\,
	datac => \sub|ALT_INV_Mux2~1_combout\,
	datad => \add|ALT_INV_bit_counter\(2),
	datae => \ALT_INV_B[4]~input_o\,
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \sub|sum~0_combout\);

-- Location: LABCELL_X32_Y5_N48
\add|sum[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[9]~0_combout\ = (!\add|bit_counter\(1) & !\add|bit_counter\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(1),
	datad => \add|ALT_INV_bit_counter\(2),
	combout => \add|sum[9]~0_combout\);

-- Location: MLABCELL_X34_Y5_N48
\add|sum[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[0]~1_combout\ = ( \add|LessThan0~5_combout\ & ( !\add|bit_counter\(3) & ( (!\add|bit_counter\(0) & (\add|sum[9]~0_combout\ & \add|state~q\)) ) ) ) # ( !\add|LessThan0~5_combout\ & ( !\add|bit_counter\(3) & ( (\add|bit_counter\(31) & 
-- (!\add|bit_counter\(0) & (\add|sum[9]~0_combout\ & \add|state~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_bit_counter\(0),
	datac => \add|ALT_INV_sum[9]~0_combout\,
	datad => \add|ALT_INV_state~q\,
	datae => \add|ALT_INV_LessThan0~5_combout\,
	dataf => \add|ALT_INV_bit_counter\(3),
	combout => \add|sum[0]~1_combout\);

-- Location: FF_X34_Y5_N40
\sub|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(0));

-- Location: LABCELL_X31_Y4_N15
\multiplication|Data_A~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A~0_combout\ = ( \Start~input_o\ & ( \multiplication|Data_A\(0) ) ) # ( !\Start~input_o\ & ( \A[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_Data_A\(0),
	datad => \ALT_INV_A[0]~input_o\,
	datae => \ALT_INV_Start~input_o\,
	combout => \multiplication|Data_A~0_combout\);

-- Location: LABCELL_X29_Y4_N36
\multiplication|Data_A[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A[0]~feeder_combout\ = ( \multiplication|Data_A~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \multiplication|ALT_INV_Data_A~0_combout\,
	combout => \multiplication|Data_A[0]~feeder_combout\);

-- Location: LABCELL_X26_Y4_N0
\multiplication|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~125_sumout\ = SUM(( \multiplication|bit_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \multiplication|Add1~126\ = CARRY(( \multiplication|bit_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(0),
	cin => GND,
	sumout => \multiplication|Add1~125_sumout\,
	cout => \multiplication|Add1~126\);

-- Location: LABCELL_X29_Y4_N3
\multiplication|bit_counter[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|bit_counter[10]~0_combout\ = ( \multiplication|state~q\ & ( \RST_N~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_RST_N~input_o\,
	dataf => \multiplication|ALT_INV_state~q\,
	combout => \multiplication|bit_counter[10]~0_combout\);

-- Location: FF_X26_Y4_N2
\multiplication|bit_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~125_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(0));

-- Location: LABCELL_X26_Y4_N3
\multiplication|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~81_sumout\ = SUM(( \multiplication|bit_counter\(1) ) + ( GND ) + ( \multiplication|Add1~126\ ))
-- \multiplication|Add1~82\ = CARRY(( \multiplication|bit_counter\(1) ) + ( GND ) + ( \multiplication|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(1),
	cin => \multiplication|Add1~126\,
	sumout => \multiplication|Add1~81_sumout\,
	cout => \multiplication|Add1~82\);

-- Location: FF_X26_Y4_N5
\multiplication|bit_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~81_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(1));

-- Location: LABCELL_X26_Y4_N6
\multiplication|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~77_sumout\ = SUM(( \multiplication|bit_counter\(2) ) + ( GND ) + ( \multiplication|Add1~82\ ))
-- \multiplication|Add1~78\ = CARRY(( \multiplication|bit_counter\(2) ) + ( GND ) + ( \multiplication|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_bit_counter\(2),
	cin => \multiplication|Add1~82\,
	sumout => \multiplication|Add1~77_sumout\,
	cout => \multiplication|Add1~78\);

-- Location: FF_X26_Y4_N8
\multiplication|bit_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~77_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(2));

-- Location: LABCELL_X26_Y4_N9
\multiplication|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~25_sumout\ = SUM(( \multiplication|bit_counter\(3) ) + ( GND ) + ( \multiplication|Add1~78\ ))
-- \multiplication|Add1~26\ = CARRY(( \multiplication|bit_counter\(3) ) + ( GND ) + ( \multiplication|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(3),
	cin => \multiplication|Add1~78\,
	sumout => \multiplication|Add1~25_sumout\,
	cout => \multiplication|Add1~26\);

-- Location: FF_X26_Y4_N11
\multiplication|bit_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~25_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(3));

-- Location: LABCELL_X26_Y4_N12
\multiplication|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~21_sumout\ = SUM(( \multiplication|bit_counter\(4) ) + ( GND ) + ( \multiplication|Add1~26\ ))
-- \multiplication|Add1~22\ = CARRY(( \multiplication|bit_counter\(4) ) + ( GND ) + ( \multiplication|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_bit_counter\(4),
	cin => \multiplication|Add1~26\,
	sumout => \multiplication|Add1~21_sumout\,
	cout => \multiplication|Add1~22\);

-- Location: FF_X26_Y4_N14
\multiplication|bit_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~21_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(4));

-- Location: LABCELL_X26_Y4_N15
\multiplication|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~17_sumout\ = SUM(( \multiplication|bit_counter\(5) ) + ( GND ) + ( \multiplication|Add1~22\ ))
-- \multiplication|Add1~18\ = CARRY(( \multiplication|bit_counter\(5) ) + ( GND ) + ( \multiplication|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(5),
	cin => \multiplication|Add1~22\,
	sumout => \multiplication|Add1~17_sumout\,
	cout => \multiplication|Add1~18\);

-- Location: FF_X26_Y4_N17
\multiplication|bit_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~17_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(5));

-- Location: LABCELL_X26_Y4_N18
\multiplication|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~13_sumout\ = SUM(( \multiplication|bit_counter\(6) ) + ( GND ) + ( \multiplication|Add1~18\ ))
-- \multiplication|Add1~14\ = CARRY(( \multiplication|bit_counter\(6) ) + ( GND ) + ( \multiplication|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(6),
	cin => \multiplication|Add1~18\,
	sumout => \multiplication|Add1~13_sumout\,
	cout => \multiplication|Add1~14\);

-- Location: FF_X26_Y4_N20
\multiplication|bit_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~13_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(6));

-- Location: LABCELL_X26_Y4_N21
\multiplication|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~9_sumout\ = SUM(( \multiplication|bit_counter\(7) ) + ( GND ) + ( \multiplication|Add1~14\ ))
-- \multiplication|Add1~10\ = CARRY(( \multiplication|bit_counter\(7) ) + ( GND ) + ( \multiplication|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(7),
	cin => \multiplication|Add1~14\,
	sumout => \multiplication|Add1~9_sumout\,
	cout => \multiplication|Add1~10\);

-- Location: FF_X26_Y4_N23
\multiplication|bit_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~9_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(7));

-- Location: LABCELL_X26_Y4_N24
\multiplication|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~5_sumout\ = SUM(( \multiplication|bit_counter\(8) ) + ( GND ) + ( \multiplication|Add1~10\ ))
-- \multiplication|Add1~6\ = CARRY(( \multiplication|bit_counter\(8) ) + ( GND ) + ( \multiplication|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(8),
	cin => \multiplication|Add1~10\,
	sumout => \multiplication|Add1~5_sumout\,
	cout => \multiplication|Add1~6\);

-- Location: FF_X26_Y4_N26
\multiplication|bit_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~5_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(8));

-- Location: LABCELL_X26_Y4_N27
\multiplication|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~49_sumout\ = SUM(( \multiplication|bit_counter\(9) ) + ( GND ) + ( \multiplication|Add1~6\ ))
-- \multiplication|Add1~50\ = CARRY(( \multiplication|bit_counter\(9) ) + ( GND ) + ( \multiplication|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(9),
	cin => \multiplication|Add1~6\,
	sumout => \multiplication|Add1~49_sumout\,
	cout => \multiplication|Add1~50\);

-- Location: FF_X26_Y4_N29
\multiplication|bit_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~49_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(9));

-- Location: LABCELL_X26_Y4_N30
\multiplication|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~41_sumout\ = SUM(( \multiplication|bit_counter\(10) ) + ( GND ) + ( \multiplication|Add1~50\ ))
-- \multiplication|Add1~42\ = CARRY(( \multiplication|bit_counter\(10) ) + ( GND ) + ( \multiplication|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_bit_counter\(10),
	cin => \multiplication|Add1~50\,
	sumout => \multiplication|Add1~41_sumout\,
	cout => \multiplication|Add1~42\);

-- Location: FF_X26_Y4_N32
\multiplication|bit_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~41_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(10));

-- Location: LABCELL_X26_Y4_N33
\multiplication|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~45_sumout\ = SUM(( \multiplication|bit_counter\(11) ) + ( GND ) + ( \multiplication|Add1~42\ ))
-- \multiplication|Add1~46\ = CARRY(( \multiplication|bit_counter\(11) ) + ( GND ) + ( \multiplication|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(11),
	cin => \multiplication|Add1~42\,
	sumout => \multiplication|Add1~45_sumout\,
	cout => \multiplication|Add1~46\);

-- Location: FF_X26_Y4_N35
\multiplication|bit_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~45_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(11));

-- Location: LABCELL_X26_Y4_N36
\multiplication|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~29_sumout\ = SUM(( \multiplication|bit_counter\(12) ) + ( GND ) + ( \multiplication|Add1~46\ ))
-- \multiplication|Add1~30\ = CARRY(( \multiplication|bit_counter\(12) ) + ( GND ) + ( \multiplication|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(12),
	cin => \multiplication|Add1~46\,
	sumout => \multiplication|Add1~29_sumout\,
	cout => \multiplication|Add1~30\);

-- Location: FF_X26_Y4_N38
\multiplication|bit_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~29_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(12));

-- Location: LABCELL_X26_Y4_N39
\multiplication|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~37_sumout\ = SUM(( \multiplication|bit_counter\(13) ) + ( GND ) + ( \multiplication|Add1~30\ ))
-- \multiplication|Add1~38\ = CARRY(( \multiplication|bit_counter\(13) ) + ( GND ) + ( \multiplication|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(13),
	cin => \multiplication|Add1~30\,
	sumout => \multiplication|Add1~37_sumout\,
	cout => \multiplication|Add1~38\);

-- Location: FF_X26_Y4_N41
\multiplication|bit_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~37_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(13));

-- Location: LABCELL_X26_Y4_N42
\multiplication|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~33_sumout\ = SUM(( \multiplication|bit_counter\(14) ) + ( GND ) + ( \multiplication|Add1~38\ ))
-- \multiplication|Add1~34\ = CARRY(( \multiplication|bit_counter\(14) ) + ( GND ) + ( \multiplication|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_bit_counter\(14),
	cin => \multiplication|Add1~38\,
	sumout => \multiplication|Add1~33_sumout\,
	cout => \multiplication|Add1~34\);

-- Location: FF_X26_Y4_N44
\multiplication|bit_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~33_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(14));

-- Location: LABCELL_X26_Y4_N45
\multiplication|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~73_sumout\ = SUM(( \multiplication|bit_counter\(15) ) + ( GND ) + ( \multiplication|Add1~34\ ))
-- \multiplication|Add1~74\ = CARRY(( \multiplication|bit_counter\(15) ) + ( GND ) + ( \multiplication|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(15),
	cin => \multiplication|Add1~34\,
	sumout => \multiplication|Add1~73_sumout\,
	cout => \multiplication|Add1~74\);

-- Location: FF_X26_Y4_N47
\multiplication|bit_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~73_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(15));

-- Location: LABCELL_X26_Y4_N48
\multiplication|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~69_sumout\ = SUM(( \multiplication|bit_counter\(16) ) + ( GND ) + ( \multiplication|Add1~74\ ))
-- \multiplication|Add1~70\ = CARRY(( \multiplication|bit_counter\(16) ) + ( GND ) + ( \multiplication|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(16),
	cin => \multiplication|Add1~74\,
	sumout => \multiplication|Add1~69_sumout\,
	cout => \multiplication|Add1~70\);

-- Location: FF_X26_Y4_N50
\multiplication|bit_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~69_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(16));

-- Location: LABCELL_X26_Y4_N51
\multiplication|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~65_sumout\ = SUM(( \multiplication|bit_counter\(17) ) + ( GND ) + ( \multiplication|Add1~70\ ))
-- \multiplication|Add1~66\ = CARRY(( \multiplication|bit_counter\(17) ) + ( GND ) + ( \multiplication|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(17),
	cin => \multiplication|Add1~70\,
	sumout => \multiplication|Add1~65_sumout\,
	cout => \multiplication|Add1~66\);

-- Location: FF_X26_Y4_N53
\multiplication|bit_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~65_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(17));

-- Location: LABCELL_X26_Y4_N54
\multiplication|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~61_sumout\ = SUM(( \multiplication|bit_counter\(18) ) + ( GND ) + ( \multiplication|Add1~66\ ))
-- \multiplication|Add1~62\ = CARRY(( \multiplication|bit_counter\(18) ) + ( GND ) + ( \multiplication|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(18),
	cin => \multiplication|Add1~66\,
	sumout => \multiplication|Add1~61_sumout\,
	cout => \multiplication|Add1~62\);

-- Location: FF_X26_Y4_N56
\multiplication|bit_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~61_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(18));

-- Location: LABCELL_X26_Y4_N57
\multiplication|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~57_sumout\ = SUM(( \multiplication|bit_counter\(19) ) + ( GND ) + ( \multiplication|Add1~62\ ))
-- \multiplication|Add1~58\ = CARRY(( \multiplication|bit_counter\(19) ) + ( GND ) + ( \multiplication|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(19),
	cin => \multiplication|Add1~62\,
	sumout => \multiplication|Add1~57_sumout\,
	cout => \multiplication|Add1~58\);

-- Location: FF_X26_Y4_N59
\multiplication|bit_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~57_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(19));

-- Location: LABCELL_X26_Y3_N0
\multiplication|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~53_sumout\ = SUM(( \multiplication|bit_counter\(20) ) + ( GND ) + ( \multiplication|Add1~58\ ))
-- \multiplication|Add1~54\ = CARRY(( \multiplication|bit_counter\(20) ) + ( GND ) + ( \multiplication|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(20),
	cin => \multiplication|Add1~58\,
	sumout => \multiplication|Add1~53_sumout\,
	cout => \multiplication|Add1~54\);

-- Location: FF_X26_Y3_N2
\multiplication|bit_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~53_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(20));

-- Location: LABCELL_X26_Y3_N48
\multiplication|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|LessThan0~2_combout\ = ( !\multiplication|bit_counter\(17) & ( !\multiplication|bit_counter\(15) & ( (!\multiplication|bit_counter\(16) & (!\multiplication|bit_counter\(18) & (!\multiplication|bit_counter\(20) & 
-- !\multiplication|bit_counter\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(16),
	datab => \multiplication|ALT_INV_bit_counter\(18),
	datac => \multiplication|ALT_INV_bit_counter\(20),
	datad => \multiplication|ALT_INV_bit_counter\(19),
	datae => \multiplication|ALT_INV_bit_counter\(17),
	dataf => \multiplication|ALT_INV_bit_counter\(15),
	combout => \multiplication|LessThan0~2_combout\);

-- Location: LABCELL_X25_Y4_N6
\multiplication|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|LessThan0~1_combout\ = ( !\multiplication|bit_counter\(12) & ( !\multiplication|bit_counter\(10) & ( (!\multiplication|bit_counter\(11) & (!\multiplication|bit_counter\(14) & (!\multiplication|bit_counter\(9) & 
-- !\multiplication|bit_counter\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(11),
	datab => \multiplication|ALT_INV_bit_counter\(14),
	datac => \multiplication|ALT_INV_bit_counter\(9),
	datad => \multiplication|ALT_INV_bit_counter\(13),
	datae => \multiplication|ALT_INV_bit_counter\(12),
	dataf => \multiplication|ALT_INV_bit_counter\(10),
	combout => \multiplication|LessThan0~1_combout\);

-- Location: LABCELL_X25_Y4_N15
\multiplication|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|LessThan0~0_combout\ = ( !\multiplication|bit_counter\(3) & ( !\multiplication|bit_counter\(6) & ( (!\multiplication|bit_counter\(5) & (!\multiplication|bit_counter\(4) & (!\multiplication|bit_counter\(8) & 
-- !\multiplication|bit_counter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(5),
	datab => \multiplication|ALT_INV_bit_counter\(4),
	datac => \multiplication|ALT_INV_bit_counter\(8),
	datad => \multiplication|ALT_INV_bit_counter\(7),
	datae => \multiplication|ALT_INV_bit_counter\(3),
	dataf => \multiplication|ALT_INV_bit_counter\(6),
	combout => \multiplication|LessThan0~0_combout\);

-- Location: LABCELL_X26_Y3_N3
\multiplication|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~85_sumout\ = SUM(( \multiplication|bit_counter\(21) ) + ( GND ) + ( \multiplication|Add1~54\ ))
-- \multiplication|Add1~86\ = CARRY(( \multiplication|bit_counter\(21) ) + ( GND ) + ( \multiplication|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(21),
	cin => \multiplication|Add1~54\,
	sumout => \multiplication|Add1~85_sumout\,
	cout => \multiplication|Add1~86\);

-- Location: FF_X26_Y3_N5
\multiplication|bit_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~85_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(21));

-- Location: LABCELL_X26_Y3_N6
\multiplication|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~89_sumout\ = SUM(( \multiplication|bit_counter\(22) ) + ( GND ) + ( \multiplication|Add1~86\ ))
-- \multiplication|Add1~90\ = CARRY(( \multiplication|bit_counter\(22) ) + ( GND ) + ( \multiplication|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_bit_counter\(22),
	cin => \multiplication|Add1~86\,
	sumout => \multiplication|Add1~89_sumout\,
	cout => \multiplication|Add1~90\);

-- Location: FF_X26_Y3_N8
\multiplication|bit_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~89_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(22));

-- Location: LABCELL_X26_Y3_N9
\multiplication|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~93_sumout\ = SUM(( \multiplication|bit_counter\(23) ) + ( GND ) + ( \multiplication|Add1~90\ ))
-- \multiplication|Add1~94\ = CARRY(( \multiplication|bit_counter\(23) ) + ( GND ) + ( \multiplication|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(23),
	cin => \multiplication|Add1~90\,
	sumout => \multiplication|Add1~93_sumout\,
	cout => \multiplication|Add1~94\);

-- Location: FF_X26_Y3_N11
\multiplication|bit_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~93_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(23));

-- Location: LABCELL_X26_Y3_N12
\multiplication|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~97_sumout\ = SUM(( \multiplication|bit_counter\(24) ) + ( GND ) + ( \multiplication|Add1~94\ ))
-- \multiplication|Add1~98\ = CARRY(( \multiplication|bit_counter\(24) ) + ( GND ) + ( \multiplication|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_bit_counter\(24),
	cin => \multiplication|Add1~94\,
	sumout => \multiplication|Add1~97_sumout\,
	cout => \multiplication|Add1~98\);

-- Location: FF_X26_Y3_N14
\multiplication|bit_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~97_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(24));

-- Location: LABCELL_X26_Y3_N54
\multiplication|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|LessThan0~3_combout\ = ( !\multiplication|bit_counter\(21) & ( !\multiplication|bit_counter\(23) & ( (!\multiplication|bit_counter\(22) & (!\multiplication|bit_counter\(24) & ((!\multiplication|bit_counter\(1)) # 
-- (!\multiplication|bit_counter\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(1),
	datab => \multiplication|ALT_INV_bit_counter\(22),
	datac => \multiplication|ALT_INV_bit_counter\(2),
	datad => \multiplication|ALT_INV_bit_counter\(24),
	datae => \multiplication|ALT_INV_bit_counter\(21),
	dataf => \multiplication|ALT_INV_bit_counter\(23),
	combout => \multiplication|LessThan0~3_combout\);

-- Location: LABCELL_X26_Y3_N15
\multiplication|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~101_sumout\ = SUM(( \multiplication|bit_counter\(25) ) + ( GND ) + ( \multiplication|Add1~98\ ))
-- \multiplication|Add1~102\ = CARRY(( \multiplication|bit_counter\(25) ) + ( GND ) + ( \multiplication|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(25),
	cin => \multiplication|Add1~98\,
	sumout => \multiplication|Add1~101_sumout\,
	cout => \multiplication|Add1~102\);

-- Location: FF_X26_Y3_N17
\multiplication|bit_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~101_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(25));

-- Location: LABCELL_X26_Y3_N18
\multiplication|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~105_sumout\ = SUM(( \multiplication|bit_counter\(26) ) + ( GND ) + ( \multiplication|Add1~102\ ))
-- \multiplication|Add1~106\ = CARRY(( \multiplication|bit_counter\(26) ) + ( GND ) + ( \multiplication|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(26),
	cin => \multiplication|Add1~102\,
	sumout => \multiplication|Add1~105_sumout\,
	cout => \multiplication|Add1~106\);

-- Location: FF_X26_Y3_N20
\multiplication|bit_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~105_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(26));

-- Location: LABCELL_X26_Y3_N21
\multiplication|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~109_sumout\ = SUM(( \multiplication|bit_counter\(27) ) + ( GND ) + ( \multiplication|Add1~106\ ))
-- \multiplication|Add1~110\ = CARRY(( \multiplication|bit_counter\(27) ) + ( GND ) + ( \multiplication|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(27),
	cin => \multiplication|Add1~106\,
	sumout => \multiplication|Add1~109_sumout\,
	cout => \multiplication|Add1~110\);

-- Location: FF_X26_Y3_N23
\multiplication|bit_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~109_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(27));

-- Location: LABCELL_X26_Y3_N24
\multiplication|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~113_sumout\ = SUM(( \multiplication|bit_counter\(28) ) + ( GND ) + ( \multiplication|Add1~110\ ))
-- \multiplication|Add1~114\ = CARRY(( \multiplication|bit_counter\(28) ) + ( GND ) + ( \multiplication|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_bit_counter\(28),
	cin => \multiplication|Add1~110\,
	sumout => \multiplication|Add1~113_sumout\,
	cout => \multiplication|Add1~114\);

-- Location: FF_X26_Y3_N26
\multiplication|bit_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~113_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(28));

-- Location: LABCELL_X26_Y3_N27
\multiplication|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~117_sumout\ = SUM(( \multiplication|bit_counter\(29) ) + ( GND ) + ( \multiplication|Add1~114\ ))
-- \multiplication|Add1~118\ = CARRY(( \multiplication|bit_counter\(29) ) + ( GND ) + ( \multiplication|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(29),
	cin => \multiplication|Add1~114\,
	sumout => \multiplication|Add1~117_sumout\,
	cout => \multiplication|Add1~118\);

-- Location: FF_X26_Y3_N29
\multiplication|bit_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~117_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(29));

-- Location: LABCELL_X26_Y3_N30
\multiplication|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~121_sumout\ = SUM(( \multiplication|bit_counter\(30) ) + ( GND ) + ( \multiplication|Add1~118\ ))
-- \multiplication|Add1~122\ = CARRY(( \multiplication|bit_counter\(30) ) + ( GND ) + ( \multiplication|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_bit_counter\(30),
	cin => \multiplication|Add1~118\,
	sumout => \multiplication|Add1~121_sumout\,
	cout => \multiplication|Add1~122\);

-- Location: FF_X26_Y3_N32
\multiplication|bit_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~121_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(30));

-- Location: LABCELL_X26_Y3_N36
\multiplication|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|LessThan0~4_combout\ = ( !\multiplication|bit_counter\(27) & ( !\multiplication|bit_counter\(26) & ( (!\multiplication|bit_counter\(29) & (!\multiplication|bit_counter\(30) & (!\multiplication|bit_counter\(28) & 
-- !\multiplication|bit_counter\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(29),
	datab => \multiplication|ALT_INV_bit_counter\(30),
	datac => \multiplication|ALT_INV_bit_counter\(28),
	datad => \multiplication|ALT_INV_bit_counter\(25),
	datae => \multiplication|ALT_INV_bit_counter\(27),
	dataf => \multiplication|ALT_INV_bit_counter\(26),
	combout => \multiplication|LessThan0~4_combout\);

-- Location: LABCELL_X26_Y3_N33
\multiplication|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add1~1_sumout\ = SUM(( \multiplication|bit_counter\(31) ) + ( GND ) + ( \multiplication|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_bit_counter\(31),
	cin => \multiplication|Add1~122\,
	sumout => \multiplication|Add1~1_sumout\);

-- Location: FF_X26_Y3_N35
\multiplication|bit_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add1~1_sumout\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|bit_counter[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|bit_counter\(31));

-- Location: LABCELL_X26_Y3_N42
\multiplication|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|LessThan0~5_combout\ = ( \multiplication|LessThan0~4_combout\ & ( !\multiplication|bit_counter\(31) & ( (!\multiplication|LessThan0~2_combout\) # ((!\multiplication|LessThan0~1_combout\) # ((!\multiplication|LessThan0~0_combout\) # 
-- (!\multiplication|LessThan0~3_combout\))) ) ) ) # ( !\multiplication|LessThan0~4_combout\ & ( !\multiplication|bit_counter\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_LessThan0~2_combout\,
	datab => \multiplication|ALT_INV_LessThan0~1_combout\,
	datac => \multiplication|ALT_INV_LessThan0~0_combout\,
	datad => \multiplication|ALT_INV_LessThan0~3_combout\,
	datae => \multiplication|ALT_INV_LessThan0~4_combout\,
	dataf => \multiplication|ALT_INV_bit_counter\(31),
	combout => \multiplication|LessThan0~5_combout\);

-- Location: LABCELL_X29_Y4_N48
\multiplication|state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|state~0_combout\ = ( !\multiplication|state~q\ & ( \multiplication|LessThan0~5_combout\ & ( !\Start~input_o\ ) ) ) # ( \multiplication|state~q\ & ( !\multiplication|LessThan0~5_combout\ ) ) # ( !\multiplication|state~q\ & ( 
-- !\multiplication|LessThan0~5_combout\ & ( !\Start~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111111001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Start~input_o\,
	datae => \multiplication|ALT_INV_state~q\,
	dataf => \multiplication|ALT_INV_LessThan0~5_combout\,
	combout => \multiplication|state~0_combout\);

-- Location: FF_X29_Y4_N50
\multiplication|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|state~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|state~q\);

-- Location: FF_X29_Y4_N38
\multiplication|Data_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_A[0]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(0));

-- Location: LABCELL_X31_Y4_N30
\multiplication|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~1_sumout\ = SUM(( \multiplication|Data_Product\(0) ) + ( \multiplication|Data_A\(0) ) + ( !VCC ))
-- \multiplication|Add0~2\ = CARRY(( \multiplication|Data_Product\(0) ) + ( \multiplication|Data_A\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_Data_A\(0),
	datad => \multiplication|ALT_INV_Data_Product\(0),
	cin => GND,
	sumout => \multiplication|Add0~1_sumout\,
	cout => \multiplication|Add0~2\);

-- Location: LABCELL_X29_Y4_N27
\multiplication|Data_B~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_B~4_combout\ = ( !\multiplication|state~q\ & ( \B[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	dataf => \multiplication|ALT_INV_state~q\,
	combout => \multiplication|Data_B~4_combout\);

-- Location: LABCELL_X29_Y4_N21
\multiplication|Data_B~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_B~1_combout\ = ( \Start~input_o\ & ( \multiplication|LessThan0~5_combout\ & ( \multiplication|state~q\ ) ) ) # ( !\Start~input_o\ & ( \multiplication|LessThan0~5_combout\ ) ) # ( !\Start~input_o\ & ( 
-- !\multiplication|LessThan0~5_combout\ & ( !\multiplication|state~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000011111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_state~q\,
	datae => \ALT_INV_Start~input_o\,
	dataf => \multiplication|ALT_INV_LessThan0~5_combout\,
	combout => \multiplication|Data_B~1_combout\);

-- Location: FF_X29_Y4_N29
\multiplication|Data_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_B~4_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_B\(2));

-- Location: LABCELL_X29_Y4_N12
\multiplication|Data_B~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_B~5_combout\ = ( !\multiplication|state~q\ & ( \B[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[3]~input_o\,
	dataf => \multiplication|ALT_INV_state~q\,
	combout => \multiplication|Data_B~5_combout\);

-- Location: FF_X29_Y4_N14
\multiplication|Data_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_B~5_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_B\(3));

-- Location: LABCELL_X29_Y4_N30
\multiplication|Data_B~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_B~3_combout\ = ( !\multiplication|state~q\ & ( \B[1]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[1]~input_o\,
	dataf => \multiplication|ALT_INV_state~q\,
	combout => \multiplication|Data_B~3_combout\);

-- Location: FF_X29_Y4_N32
\multiplication|Data_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_B~3_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_B\(1));

-- Location: LABCELL_X29_Y4_N15
\multiplication|Data_B~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_B~2_combout\ = ( !\multiplication|state~q\ & ( \B[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[0]~input_o\,
	dataf => \multiplication|ALT_INV_state~q\,
	combout => \multiplication|Data_B~2_combout\);

-- Location: FF_X29_Y4_N17
\multiplication|Data_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_B~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_B\(0));

-- Location: LABCELL_X29_Y4_N9
\multiplication|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Mux0~0_combout\ = ( \multiplication|bit_counter\(0) & ( \multiplication|Data_B\(0) & ( (!\multiplication|bit_counter\(1) & ((!\multiplication|Data_B\(1)))) # (\multiplication|bit_counter\(1) & (!\multiplication|Data_B\(3))) ) ) ) # ( 
-- !\multiplication|bit_counter\(0) & ( \multiplication|Data_B\(0) & ( (!\multiplication|Data_B\(2) & \multiplication|bit_counter\(1)) ) ) ) # ( \multiplication|bit_counter\(0) & ( !\multiplication|Data_B\(0) & ( (!\multiplication|bit_counter\(1) & 
-- ((!\multiplication|Data_B\(1)))) # (\multiplication|bit_counter\(1) & (!\multiplication|Data_B\(3))) ) ) ) # ( !\multiplication|bit_counter\(0) & ( !\multiplication|Data_B\(0) & ( (!\multiplication|Data_B\(2)) # (!\multiplication|bit_counter\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111100001100110000000000101010101111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_Data_B\(2),
	datab => \multiplication|ALT_INV_Data_B\(3),
	datac => \multiplication|ALT_INV_Data_B\(1),
	datad => \multiplication|ALT_INV_bit_counter\(1),
	datae => \multiplication|ALT_INV_bit_counter\(0),
	dataf => \multiplication|ALT_INV_Data_B\(0),
	combout => \multiplication|Mux0~0_combout\);

-- Location: LABCELL_X29_Y4_N54
\multiplication|Data_B~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_B~0_combout\ = ( !\multiplication|state~q\ & ( \B[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_B[4]~input_o\,
	dataf => \multiplication|ALT_INV_state~q\,
	combout => \multiplication|Data_B~0_combout\);

-- Location: FF_X29_Y4_N55
\multiplication|Data_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_B~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_B~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_B\(4));

-- Location: LABCELL_X29_Y4_N57
\multiplication|Data_Product[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_Product[0]~0_combout\ = ( \multiplication|LessThan0~5_combout\ & ( \multiplication|state~q\ ) ) # ( !\multiplication|LessThan0~5_combout\ & ( (\multiplication|state~q\ & ((!\multiplication|bit_counter\(2) & 
-- (!\multiplication|Mux0~0_combout\)) # (\multiplication|bit_counter\(2) & ((\multiplication|Data_B\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000101010001000000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_state~q\,
	datab => \multiplication|ALT_INV_Mux0~0_combout\,
	datac => \multiplication|ALT_INV_Data_B\(4),
	datad => \multiplication|ALT_INV_bit_counter\(2),
	dataf => \multiplication|ALT_INV_LessThan0~5_combout\,
	combout => \multiplication|Data_Product[0]~0_combout\);

-- Location: FF_X31_Y4_N31
\multiplication|Data_Product[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~1_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(0));

-- Location: LABCELL_X32_Y4_N51
\multiplication|R[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|R[0]~feeder_combout\ = ( \multiplication|Data_Product\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \multiplication|ALT_INV_Data_Product\(0),
	combout => \multiplication|R[0]~feeder_combout\);

-- Location: LABCELL_X31_Y4_N27
\multiplication|R[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|R[2]~0_combout\ = ( !\multiplication|LessThan0~5_combout\ & ( \multiplication|state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_state~q\,
	dataf => \multiplication|ALT_INV_LessThan0~5_combout\,
	combout => \multiplication|R[2]~0_combout\);

-- Location: FF_X32_Y4_N52
\multiplication|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|R[0]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(0));

-- Location: IOIBUF_X10_Y0_N92
\Operation[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Operation(0),
	o => \Operation[0]~input_o\);

-- Location: IOIBUF_X11_Y0_N35
\Operation[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Operation(1),
	o => \Operation[1]~input_o\);

-- Location: MLABCELL_X34_Y3_N48
\add|cout[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[5]~9_combout\ = ( !\add|Add0~9_sumout\ & ( (\add|state~q\ & (\RST_N~input_o\ & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000001001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_state~q\,
	datac => \add|ALT_INV_LessThan0~5_combout\,
	datad => \ALT_INV_RST_N~input_o\,
	dataf => \add|ALT_INV_Add0~9_sumout\,
	combout => \add|cout[5]~9_combout\);

-- Location: LABCELL_X32_Y5_N15
\add|cout[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[4]~10_combout\ = (!\add|Add0~5_sumout\ & \add|Add0~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_Add0~5_sumout\,
	datad => \add|ALT_INV_Add0~1_sumout\,
	combout => \add|cout[4]~10_combout\);

-- Location: LABCELL_X32_Y5_N6
\add|cout[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[4]~11_combout\ = ( \add|cout\(4) & ( \add|Mux2~1_combout\ & ( (((!\add|cout[5]~9_combout\) # (!\add|cout[4]~10_combout\)) # (\sub|Mux0~0_combout\)) # (\sub|Mux1~0_combout\) ) ) ) # ( !\add|cout\(4) & ( \add|Mux2~1_combout\ & ( 
-- (\add|cout[5]~9_combout\ & (\add|cout[4]~10_combout\ & ((\sub|Mux0~0_combout\) # (\sub|Mux1~0_combout\)))) ) ) ) # ( \add|cout\(4) & ( !\add|Mux2~1_combout\ & ( (!\add|cout[5]~9_combout\) # ((!\add|cout[4]~10_combout\) # ((\sub|Mux1~0_combout\ & 
-- \sub|Mux0~0_combout\))) ) ) ) # ( !\add|cout\(4) & ( !\add|Mux2~1_combout\ & ( (\sub|Mux1~0_combout\ & (\sub|Mux0~0_combout\ & (\add|cout[5]~9_combout\ & \add|cout[4]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111000100000000000001111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_Mux1~0_combout\,
	datab => \sub|ALT_INV_Mux0~0_combout\,
	datac => \add|ALT_INV_cout[5]~9_combout\,
	datad => \add|ALT_INV_cout[4]~10_combout\,
	datae => \add|ALT_INV_cout\(4),
	dataf => \add|ALT_INV_Mux2~1_combout\,
	combout => \add|cout[4]~11_combout\);

-- Location: FF_X32_Y5_N8
\add|cout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|cout[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|cout\(4));

-- Location: MLABCELL_X34_Y5_N33
\add|cout[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[5]~3_combout\ = ( \add|Add0~5_sumout\ & ( !\add|Add0~9_sumout\ & ( (\add|state~q\ & (\RST_N~input_o\ & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_state~q\,
	datac => \add|ALT_INV_LessThan0~5_combout\,
	datad => \ALT_INV_RST_N~input_o\,
	datae => \add|ALT_INV_Add0~5_sumout\,
	dataf => \add|ALT_INV_Add0~9_sumout\,
	combout => \add|cout[5]~3_combout\);

-- Location: LABCELL_X32_Y5_N24
\add|cout[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[5]~8_combout\ = ( \add|cout\(5) & ( \add|Mux2~1_combout\ & ( (!\add|cout[5]~3_combout\) # (((!\add|Add0~1_sumout\) # (\sub|Mux1~0_combout\)) # (\sub|Mux0~0_combout\)) ) ) ) # ( !\add|cout\(5) & ( \add|Mux2~1_combout\ & ( (\add|cout[5]~3_combout\ 
-- & (\add|Add0~1_sumout\ & ((\sub|Mux1~0_combout\) # (\sub|Mux0~0_combout\)))) ) ) ) # ( \add|cout\(5) & ( !\add|Mux2~1_combout\ & ( (!\add|cout[5]~3_combout\) # ((!\add|Add0~1_sumout\) # ((\sub|Mux0~0_combout\ & \sub|Mux1~0_combout\))) ) ) ) # ( 
-- !\add|cout\(5) & ( !\add|Mux2~1_combout\ & ( (\add|cout[5]~3_combout\ & (\sub|Mux0~0_combout\ & (\sub|Mux1~0_combout\ & \add|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111010101100000000000101011111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_cout[5]~3_combout\,
	datab => \sub|ALT_INV_Mux0~0_combout\,
	datac => \sub|ALT_INV_Mux1~0_combout\,
	datad => \add|ALT_INV_Add0~1_sumout\,
	datae => \add|ALT_INV_cout\(5),
	dataf => \add|ALT_INV_Mux2~1_combout\,
	combout => \add|cout[5]~8_combout\);

-- Location: FF_X32_Y5_N26
\add|cout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|cout[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|cout\(5));

-- Location: MLABCELL_X34_Y5_N36
\add|cout[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[3]~5_combout\ = ( \add|LessThan0~5_combout\ & ( \add|Add0~9_sumout\ & ( (\RST_N~input_o\ & (!\add|Add0~1_sumout\ & \add|state~q\)) ) ) ) # ( !\add|LessThan0~5_combout\ & ( \add|Add0~9_sumout\ & ( (\add|bit_counter\(31) & (\RST_N~input_o\ & 
-- (!\add|Add0~1_sumout\ & \add|state~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \ALT_INV_RST_N~input_o\,
	datac => \add|ALT_INV_Add0~1_sumout\,
	datad => \add|ALT_INV_state~q\,
	datae => \add|ALT_INV_LessThan0~5_combout\,
	dataf => \add|ALT_INV_Add0~9_sumout\,
	combout => \add|cout[3]~5_combout\);

-- Location: LABCELL_X31_Y5_N48
\add|cout[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[3]~7_combout\ = ( \add|cout\(3) & ( \sub|Mux0~0_combout\ & ( ((!\add|cout[3]~5_combout\) # ((!\add|Add0~5_sumout\) # (\sub|Mux1~0_combout\))) # (\add|Mux2~1_combout\) ) ) ) # ( !\add|cout\(3) & ( \sub|Mux0~0_combout\ & ( (\add|cout[3]~5_combout\ 
-- & (\add|Add0~5_sumout\ & ((\sub|Mux1~0_combout\) # (\add|Mux2~1_combout\)))) ) ) ) # ( \add|cout\(3) & ( !\sub|Mux0~0_combout\ & ( (!\add|cout[3]~5_combout\) # ((!\add|Add0~5_sumout\) # ((\add|Mux2~1_combout\ & \sub|Mux1~0_combout\))) ) ) ) # ( 
-- !\add|cout\(3) & ( !\sub|Mux0~0_combout\ & ( (\add|Mux2~1_combout\ & (\add|cout[3]~5_combout\ & (\sub|Mux1~0_combout\ & \add|Add0~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111100110100000000000100111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_Mux2~1_combout\,
	datab => \add|ALT_INV_cout[3]~5_combout\,
	datac => \sub|ALT_INV_Mux1~0_combout\,
	datad => \add|ALT_INV_Add0~5_sumout\,
	datae => \add|ALT_INV_cout\(3),
	dataf => \sub|ALT_INV_Mux0~0_combout\,
	combout => \add|cout[3]~7_combout\);

-- Location: FF_X31_Y5_N49
\add|cout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|cout[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|cout\(3));

-- Location: MLABCELL_X34_Y5_N12
\add|cout[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[0]~0_combout\ = ( !\add|Add0~9_sumout\ & ( (!\add|Add0~1_sumout\ & !\add|Add0~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_Add0~1_sumout\,
	datad => \add|ALT_INV_Add0~5_sumout\,
	dataf => \add|ALT_INV_Add0~9_sumout\,
	combout => \add|cout[0]~0_combout\);

-- Location: MLABCELL_X34_Y5_N42
\add|cout[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[0]~1_combout\ = ( \add|LessThan0~5_combout\ & ( \Start~input_o\ & ( (\add|cout[0]~0_combout\ & (\RST_N~input_o\ & \add|state~q\)) ) ) ) # ( !\add|LessThan0~5_combout\ & ( \Start~input_o\ & ( (\add|bit_counter\(31) & (\add|cout[0]~0_combout\ & 
-- (\RST_N~input_o\ & \add|state~q\))) ) ) ) # ( \add|LessThan0~5_combout\ & ( !\Start~input_o\ & ( (\RST_N~input_o\ & ((!\add|state~q\) # (\add|cout[0]~0_combout\))) ) ) ) # ( !\add|LessThan0~5_combout\ & ( !\Start~input_o\ & ( (\RST_N~input_o\ & 
-- ((!\add|state~q\) # ((\add|bit_counter\(31) & \add|cout[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000001000011110000001100000000000000010000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_cout[0]~0_combout\,
	datac => \ALT_INV_RST_N~input_o\,
	datad => \add|ALT_INV_state~q\,
	datae => \add|ALT_INV_LessThan0~5_combout\,
	dataf => \ALT_INV_Start~input_o\,
	combout => \add|cout[0]~1_combout\);

-- Location: LABCELL_X31_Y5_N36
\add|cout[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[0]~2_combout\ = ( \add|cout\(0) & ( \sub|Mux1~0_combout\ & ( (!\add|cout[0]~1_combout\) # ((\add|state~q\ & ((\add|Mux2~1_combout\) # (\sub|Mux0~0_combout\)))) ) ) ) # ( !\add|cout\(0) & ( \sub|Mux1~0_combout\ & ( (\add|cout[0]~1_combout\ & 
-- (\add|state~q\ & ((\add|Mux2~1_combout\) # (\sub|Mux0~0_combout\)))) ) ) ) # ( \add|cout\(0) & ( !\sub|Mux1~0_combout\ & ( (!\add|cout[0]~1_combout\) # ((\sub|Mux0~0_combout\ & (\add|state~q\ & \add|Mux2~1_combout\))) ) ) ) # ( !\add|cout\(0) & ( 
-- !\sub|Mux1~0_combout\ & ( (\sub|Mux0~0_combout\ & (\add|cout[0]~1_combout\ & (\add|state~q\ & \add|Mux2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001110011001100110100000001000000111100110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_Mux0~0_combout\,
	datab => \add|ALT_INV_cout[0]~1_combout\,
	datac => \add|ALT_INV_state~q\,
	datad => \add|ALT_INV_Mux2~1_combout\,
	datae => \add|ALT_INV_cout\(0),
	dataf => \sub|ALT_INV_Mux1~0_combout\,
	combout => \add|cout[0]~2_combout\);

-- Location: FF_X31_Y5_N37
\add|cout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|cout[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|cout\(0));

-- Location: LABCELL_X31_Y5_N6
\add|cout[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[2]~6_combout\ = ( \add|cout\(2) & ( \sub|Mux0~0_combout\ & ( ((!\add|cout[3]~5_combout\) # ((\add|Add0~5_sumout\) # (\sub|Mux1~0_combout\))) # (\add|Mux2~1_combout\) ) ) ) # ( !\add|cout\(2) & ( \sub|Mux0~0_combout\ & ( (\add|cout[3]~5_combout\ 
-- & (!\add|Add0~5_sumout\ & ((\sub|Mux1~0_combout\) # (\add|Mux2~1_combout\)))) ) ) ) # ( \add|cout\(2) & ( !\sub|Mux0~0_combout\ & ( (!\add|cout[3]~5_combout\) # (((\add|Mux2~1_combout\ & \sub|Mux1~0_combout\)) # (\add|Add0~5_sumout\)) ) ) ) # ( 
-- !\add|cout\(2) & ( !\sub|Mux0~0_combout\ & ( (\add|Mux2~1_combout\ & (\add|cout[3]~5_combout\ & (\sub|Mux1~0_combout\ & !\add|Add0~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000110011011111111100010011000000001101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_Mux2~1_combout\,
	datab => \add|ALT_INV_cout[3]~5_combout\,
	datac => \sub|ALT_INV_Mux1~0_combout\,
	datad => \add|ALT_INV_Add0~5_sumout\,
	datae => \add|ALT_INV_cout\(2),
	dataf => \sub|ALT_INV_Mux0~0_combout\,
	combout => \add|cout[2]~6_combout\);

-- Location: FF_X31_Y5_N7
\add|cout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|cout[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|cout\(2));

-- Location: LABCELL_X32_Y5_N18
\add|cout[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|cout[1]~4_combout\ = ( \add|cout\(1) & ( \add|Mux2~1_combout\ & ( (!\add|cout[5]~3_combout\) # (((\add|Add0~1_sumout\) # (\sub|Mux1~0_combout\)) # (\sub|Mux0~0_combout\)) ) ) ) # ( !\add|cout\(1) & ( \add|Mux2~1_combout\ & ( (\add|cout[5]~3_combout\ 
-- & (!\add|Add0~1_sumout\ & ((\sub|Mux1~0_combout\) # (\sub|Mux0~0_combout\)))) ) ) ) # ( \add|cout\(1) & ( !\add|Mux2~1_combout\ & ( (!\add|cout[5]~3_combout\) # (((\sub|Mux0~0_combout\ & \sub|Mux1~0_combout\)) # (\add|Add0~1_sumout\)) ) ) ) # ( 
-- !\add|cout\(1) & ( !\add|Mux2~1_combout\ & ( (\add|cout[5]~3_combout\ & (\sub|Mux0~0_combout\ & (\sub|Mux1~0_combout\ & !\add|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000101010111111111100010101000000001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_cout[5]~3_combout\,
	datab => \sub|ALT_INV_Mux0~0_combout\,
	datac => \sub|ALT_INV_Mux1~0_combout\,
	datad => \add|ALT_INV_Add0~1_sumout\,
	datae => \add|ALT_INV_cout\(1),
	dataf => \add|ALT_INV_Mux2~1_combout\,
	combout => \add|cout[1]~4_combout\);

-- Location: FF_X32_Y5_N20
\add|cout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|cout[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|cout\(1));

-- Location: LABCELL_X31_Y5_N54
\add|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Mux2~0_combout\ = ( \add|cout\(2) & ( \add|cout\(1) & ( (!\add|bit_counter\(0) & (((\add|cout\(0)) # (\add|bit_counter\(1))))) # (\add|bit_counter\(0) & (((!\add|bit_counter\(1))) # (\add|cout\(3)))) ) ) ) # ( !\add|cout\(2) & ( \add|cout\(1) & ( 
-- (!\add|bit_counter\(0) & (((!\add|bit_counter\(1) & \add|cout\(0))))) # (\add|bit_counter\(0) & (((!\add|bit_counter\(1))) # (\add|cout\(3)))) ) ) ) # ( \add|cout\(2) & ( !\add|cout\(1) & ( (!\add|bit_counter\(0) & (((\add|cout\(0)) # 
-- (\add|bit_counter\(1))))) # (\add|bit_counter\(0) & (\add|cout\(3) & (\add|bit_counter\(1)))) ) ) ) # ( !\add|cout\(2) & ( !\add|cout\(1) & ( (!\add|bit_counter\(0) & (((!\add|bit_counter\(1) & \add|cout\(0))))) # (\add|bit_counter\(0) & (\add|cout\(3) & 
-- (\add|bit_counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(0),
	datab => \add|ALT_INV_cout\(3),
	datac => \add|ALT_INV_bit_counter\(1),
	datad => \add|ALT_INV_cout\(0),
	datae => \add|ALT_INV_cout\(2),
	dataf => \add|ALT_INV_cout\(1),
	combout => \add|Mux2~0_combout\);

-- Location: LABCELL_X32_Y5_N12
\add|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Mux2~1_combout\ = ( \add|Mux2~0_combout\ & ( (!\add|bit_counter\(2)) # ((!\add|bit_counter\(0) & (\add|cout\(4))) # (\add|bit_counter\(0) & ((\add|cout\(5))))) ) ) # ( !\add|Mux2~0_combout\ & ( (\add|bit_counter\(2) & ((!\add|bit_counter\(0) & 
-- (\add|cout\(4))) # (\add|bit_counter\(0) & ((\add|cout\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(0),
	datab => \add|ALT_INV_cout\(4),
	datac => \add|ALT_INV_cout\(5),
	datad => \add|ALT_INV_bit_counter\(2),
	dataf => \add|ALT_INV_Mux2~0_combout\,
	combout => \add|Mux2~1_combout\);

-- Location: LABCELL_X32_Y5_N33
\add|sum~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum~2_combout\ = ( \add|bit_counter\(2) & ( \A[4]~input_o\ & ( !\add|Mux2~1_combout\ $ (\B[4]~input_o\) ) ) ) # ( !\add|bit_counter\(2) & ( \A[4]~input_o\ & ( !\add|Mux1~0_combout\ $ (!\add|Mux0~0_combout\ $ (\add|Mux2~1_combout\)) ) ) ) # ( 
-- \add|bit_counter\(2) & ( !\A[4]~input_o\ & ( !\add|Mux2~1_combout\ $ (!\B[4]~input_o\) ) ) ) # ( !\add|bit_counter\(2) & ( !\A[4]~input_o\ & ( !\add|Mux1~0_combout\ $ (!\add|Mux0~0_combout\ $ (\add|Mux2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001000011111111000001101001011010011111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_Mux1~0_combout\,
	datab => \add|ALT_INV_Mux0~0_combout\,
	datac => \add|ALT_INV_Mux2~1_combout\,
	datad => \ALT_INV_B[4]~input_o\,
	datae => \add|ALT_INV_bit_counter\(2),
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \add|sum~2_combout\);

-- Location: FF_X34_Y5_N58
\add|sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \add|sum~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(0));

-- Location: LABCELL_X40_Y3_N0
\division|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~125_sumout\ = SUM(( \division|bit_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \division|Add2~126\ = CARRY(( \division|bit_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(0),
	cin => GND,
	sumout => \division|Add2~125_sumout\,
	cout => \division|Add2~126\);

-- Location: LABCELL_X35_Y3_N21
\division|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Mux1~0_combout\ = ( !\B[1]~input_o\ & ( (!\B[2]~input_o\ & (!\B[4]~input_o\ & (!\B[0]~input_o\ & !\B[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \ALT_INV_B[0]~input_o\,
	datad => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_B[1]~input_o\,
	combout => \division|Mux1~0_combout\);

-- Location: MLABCELL_X34_Y3_N24
\division|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector23~0_combout\ = ( \division|state.S2~q\ & ( \division|state.S0~q\ ) ) # ( \division|state.S2~q\ & ( !\division|state.S0~q\ ) ) # ( !\division|state.S2~q\ & ( !\division|state.S0~q\ & ( (!\division|Mux1~0_combout\ & !\Start~input_o\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Mux1~0_combout\,
	datac => \ALT_INV_Start~input_o\,
	datae => \division|ALT_INV_state.S2~q\,
	dataf => \division|ALT_INV_state.S0~q\,
	combout => \division|Selector23~0_combout\);

-- Location: FF_X34_Y3_N26
\division|state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector23~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|state.S1~q\);

-- Location: LABCELL_X41_Y3_N24
\division|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|LessThan0~2_combout\ = ( !\division|bit_counter\(14) & ( !\division|bit_counter\(13) & ( (!\division|bit_counter\(15) & (!\division|bit_counter\(16) & (!\division|bit_counter\(17) & !\division|bit_counter\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(15),
	datab => \division|ALT_INV_bit_counter\(16),
	datac => \division|ALT_INV_bit_counter\(17),
	datad => \division|ALT_INV_bit_counter\(18),
	datae => \division|ALT_INV_bit_counter\(14),
	dataf => \division|ALT_INV_bit_counter\(13),
	combout => \division|LessThan0~2_combout\);

-- Location: LABCELL_X41_Y3_N12
\division|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|LessThan0~4_combout\ = ( !\division|bit_counter\(11) & ( !\division|bit_counter\(7) & ( (!\division|bit_counter\(8) & (!\division|bit_counter\(9) & !\division|bit_counter\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(8),
	datab => \division|ALT_INV_bit_counter\(9),
	datac => \division|ALT_INV_bit_counter\(10),
	datae => \division|ALT_INV_bit_counter\(11),
	dataf => \division|ALT_INV_bit_counter\(7),
	combout => \division|LessThan0~4_combout\);

-- Location: LABCELL_X40_Y2_N27
\division|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~17_sumout\ = SUM(( \division|bit_counter\(29) ) + ( GND ) + ( \division|Add2~14\ ))
-- \division|Add2~18\ = CARRY(( \division|bit_counter\(29) ) + ( GND ) + ( \division|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(29),
	cin => \division|Add2~14\,
	sumout => \division|Add2~17_sumout\,
	cout => \division|Add2~18\);

-- Location: LABCELL_X40_Y2_N30
\division|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~49_sumout\ = SUM(( \division|bit_counter\(30) ) + ( GND ) + ( \division|Add2~18\ ))
-- \division|Add2~50\ = CARRY(( \division|bit_counter\(30) ) + ( GND ) + ( \division|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_bit_counter\(30),
	cin => \division|Add2~18\,
	sumout => \division|Add2~49_sumout\,
	cout => \division|Add2~50\);

-- Location: LABCELL_X40_Y2_N33
\division|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~1_sumout\ = SUM(( \division|bit_counter\(31) ) + ( GND ) + ( \division|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(31),
	cin => \division|Add2~50\,
	sumout => \division|Add2~1_sumout\);

-- Location: LABCELL_X35_Y3_N12
\division|bit_counter[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|bit_counter[31]~0_combout\ = ( \RST_N~input_o\ & ( (!\division|state.S2~q\ & ((\division|bit_counter\(31)))) # (\division|state.S2~q\ & (\division|Add2~1_sumout\)) ) ) # ( !\RST_N~input_o\ & ( \division|bit_counter\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datac => \division|ALT_INV_Add2~1_sumout\,
	datad => \division|ALT_INV_bit_counter\(31),
	dataf => \ALT_INV_RST_N~input_o\,
	combout => \division|bit_counter[31]~0_combout\);

-- Location: FF_X35_Y3_N14
\division|bit_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|bit_counter[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(31));

-- Location: LABCELL_X35_Y3_N48
\division|bit_counter[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|bit_counter[1]~1_combout\ = ( \division|LessThan0~5_combout\ & ( \RST_N~input_o\ & ( (\division|state.S0~q\ & ((!\division|state.S1~q\) # ((!\division|LessThan0~0_combout\ & !\division|bit_counter\(31))))) ) ) ) # ( 
-- !\division|LessThan0~5_combout\ & ( \RST_N~input_o\ & ( (\division|state.S0~q\ & ((!\division|bit_counter\(31)) # (!\division|state.S1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011000000111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_LessThan0~0_combout\,
	datab => \division|ALT_INV_bit_counter\(31),
	datac => \division|ALT_INV_state.S0~q\,
	datad => \division|ALT_INV_state.S1~q\,
	datae => \division|ALT_INV_LessThan0~5_combout\,
	dataf => \ALT_INV_RST_N~input_o\,
	combout => \division|bit_counter[1]~1_combout\);

-- Location: FF_X40_Y2_N32
\division|bit_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~49_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(30));

-- Location: LABCELL_X40_Y2_N48
\division|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|LessThan0~1_combout\ = ( !\division|bit_counter\(20) & ( !\division|bit_counter\(22) & ( (!\division|bit_counter\(19) & (!\division|bit_counter\(30) & (!\division|bit_counter\(21) & !\division|bit_counter\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(19),
	datab => \division|ALT_INV_bit_counter\(30),
	datac => \division|ALT_INV_bit_counter\(21),
	datad => \division|ALT_INV_bit_counter\(23),
	datae => \division|ALT_INV_bit_counter\(20),
	dataf => \division|ALT_INV_bit_counter\(22),
	combout => \division|LessThan0~1_combout\);

-- Location: LABCELL_X41_Y3_N6
\division|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|LessThan0~3_combout\ = ( !\division|bit_counter\(4) & ( \division|bit_counter\(1) & ( (!\division|bit_counter\(2) & (!\division|bit_counter\(5) & !\division|bit_counter\(3))) ) ) ) # ( !\division|bit_counter\(4) & ( !\division|bit_counter\(1) & 
-- ( (!\division|bit_counter\(5) & !\division|bit_counter\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(2),
	datab => \division|ALT_INV_bit_counter\(5),
	datac => \division|ALT_INV_bit_counter\(3),
	datae => \division|ALT_INV_bit_counter\(4),
	dataf => \division|ALT_INV_bit_counter\(1),
	combout => \division|LessThan0~3_combout\);

-- Location: LABCELL_X41_Y3_N42
\division|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|LessThan0~5_combout\ = ( \division|LessThan0~1_combout\ & ( \division|LessThan0~3_combout\ & ( (\division|LessThan0~2_combout\ & (!\division|bit_counter\(12) & (!\division|bit_counter\(6) & \division|LessThan0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_LessThan0~2_combout\,
	datab => \division|ALT_INV_bit_counter\(12),
	datac => \division|ALT_INV_bit_counter\(6),
	datad => \division|ALT_INV_LessThan0~4_combout\,
	datae => \division|ALT_INV_LessThan0~1_combout\,
	dataf => \division|ALT_INV_LessThan0~3_combout\,
	combout => \division|LessThan0~5_combout\);

-- Location: LABCELL_X35_Y3_N30
\division|Data_Quotient[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_Quotient[3]~0_combout\ = ( \division|bit_counter\(31) & ( \division|state.S1~q\ ) ) # ( !\division|bit_counter\(31) & ( (\division|state.S1~q\ & (\division|LessThan0~0_combout\ & \division|LessThan0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_state.S1~q\,
	datac => \division|ALT_INV_LessThan0~0_combout\,
	datad => \division|ALT_INV_LessThan0~5_combout\,
	dataf => \division|ALT_INV_bit_counter\(31),
	combout => \division|Data_Quotient[3]~0_combout\);

-- Location: FF_X35_Y3_N38
\division|state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient[3]~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|state.S2~q\);

-- Location: FF_X40_Y3_N2
\division|bit_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~125_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(0));

-- Location: LABCELL_X40_Y3_N3
\division|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~85_sumout\ = SUM(( \division|bit_counter\(1) ) + ( GND ) + ( \division|Add2~126\ ))
-- \division|Add2~86\ = CARRY(( \division|bit_counter\(1) ) + ( GND ) + ( \division|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(1),
	cin => \division|Add2~126\,
	sumout => \division|Add2~85_sumout\,
	cout => \division|Add2~86\);

-- Location: FF_X40_Y3_N5
\division|bit_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~85_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(1));

-- Location: LABCELL_X40_Y3_N6
\division|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~89_sumout\ = SUM(( \division|bit_counter\(2) ) + ( GND ) + ( \division|Add2~86\ ))
-- \division|Add2~90\ = CARRY(( \division|bit_counter\(2) ) + ( GND ) + ( \division|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_bit_counter\(2),
	cin => \division|Add2~86\,
	sumout => \division|Add2~89_sumout\,
	cout => \division|Add2~90\);

-- Location: FF_X40_Y3_N8
\division|bit_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~89_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(2));

-- Location: LABCELL_X40_Y3_N9
\division|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~93_sumout\ = SUM(( \division|bit_counter\(3) ) + ( GND ) + ( \division|Add2~90\ ))
-- \division|Add2~94\ = CARRY(( \division|bit_counter\(3) ) + ( GND ) + ( \division|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(3),
	cin => \division|Add2~90\,
	sumout => \division|Add2~93_sumout\,
	cout => \division|Add2~94\);

-- Location: FF_X40_Y3_N11
\division|bit_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~93_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(3));

-- Location: LABCELL_X40_Y3_N12
\division|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~97_sumout\ = SUM(( \division|bit_counter\(4) ) + ( GND ) + ( \division|Add2~94\ ))
-- \division|Add2~98\ = CARRY(( \division|bit_counter\(4) ) + ( GND ) + ( \division|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_bit_counter\(4),
	cin => \division|Add2~94\,
	sumout => \division|Add2~97_sumout\,
	cout => \division|Add2~98\);

-- Location: FF_X40_Y3_N14
\division|bit_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~97_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(4));

-- Location: LABCELL_X40_Y3_N15
\division|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~101_sumout\ = SUM(( \division|bit_counter\(5) ) + ( GND ) + ( \division|Add2~98\ ))
-- \division|Add2~102\ = CARRY(( \division|bit_counter\(5) ) + ( GND ) + ( \division|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(5),
	cin => \division|Add2~98\,
	sumout => \division|Add2~101_sumout\,
	cout => \division|Add2~102\);

-- Location: FF_X40_Y3_N17
\division|bit_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~101_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(5));

-- Location: LABCELL_X40_Y3_N18
\division|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~29_sumout\ = SUM(( \division|bit_counter\(6) ) + ( GND ) + ( \division|Add2~102\ ))
-- \division|Add2~30\ = CARRY(( \division|bit_counter\(6) ) + ( GND ) + ( \division|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(6),
	cin => \division|Add2~102\,
	sumout => \division|Add2~29_sumout\,
	cout => \division|Add2~30\);

-- Location: FF_X40_Y3_N20
\division|bit_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~29_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(6));

-- Location: LABCELL_X40_Y3_N21
\division|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~105_sumout\ = SUM(( \division|bit_counter\(7) ) + ( GND ) + ( \division|Add2~30\ ))
-- \division|Add2~106\ = CARRY(( \division|bit_counter\(7) ) + ( GND ) + ( \division|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(7),
	cin => \division|Add2~30\,
	sumout => \division|Add2~105_sumout\,
	cout => \division|Add2~106\);

-- Location: FF_X40_Y3_N23
\division|bit_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~105_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(7));

-- Location: LABCELL_X40_Y3_N24
\division|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~109_sumout\ = SUM(( \division|bit_counter\(8) ) + ( GND ) + ( \division|Add2~106\ ))
-- \division|Add2~110\ = CARRY(( \division|bit_counter\(8) ) + ( GND ) + ( \division|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(8),
	cin => \division|Add2~106\,
	sumout => \division|Add2~109_sumout\,
	cout => \division|Add2~110\);

-- Location: FF_X40_Y3_N26
\division|bit_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~109_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(8));

-- Location: LABCELL_X40_Y3_N27
\division|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~113_sumout\ = SUM(( \division|bit_counter\(9) ) + ( GND ) + ( \division|Add2~110\ ))
-- \division|Add2~114\ = CARRY(( \division|bit_counter\(9) ) + ( GND ) + ( \division|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(9),
	cin => \division|Add2~110\,
	sumout => \division|Add2~113_sumout\,
	cout => \division|Add2~114\);

-- Location: FF_X40_Y3_N29
\division|bit_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~113_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(9));

-- Location: LABCELL_X40_Y3_N30
\division|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~117_sumout\ = SUM(( \division|bit_counter\(10) ) + ( GND ) + ( \division|Add2~114\ ))
-- \division|Add2~118\ = CARRY(( \division|bit_counter\(10) ) + ( GND ) + ( \division|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_bit_counter\(10),
	cin => \division|Add2~114\,
	sumout => \division|Add2~117_sumout\,
	cout => \division|Add2~118\);

-- Location: FF_X40_Y3_N32
\division|bit_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~117_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(10));

-- Location: LABCELL_X40_Y3_N33
\division|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~121_sumout\ = SUM(( \division|bit_counter\(11) ) + ( GND ) + ( \division|Add2~118\ ))
-- \division|Add2~122\ = CARRY(( \division|bit_counter\(11) ) + ( GND ) + ( \division|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(11),
	cin => \division|Add2~118\,
	sumout => \division|Add2~121_sumout\,
	cout => \division|Add2~122\);

-- Location: FF_X40_Y3_N35
\division|bit_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~121_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(11));

-- Location: LABCELL_X40_Y3_N36
\division|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~33_sumout\ = SUM(( \division|bit_counter\(12) ) + ( GND ) + ( \division|Add2~122\ ))
-- \division|Add2~34\ = CARRY(( \division|bit_counter\(12) ) + ( GND ) + ( \division|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(12),
	cin => \division|Add2~122\,
	sumout => \division|Add2~33_sumout\,
	cout => \division|Add2~34\);

-- Location: FF_X40_Y3_N38
\division|bit_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~33_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(12));

-- Location: LABCELL_X40_Y3_N39
\division|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~61_sumout\ = SUM(( \division|bit_counter\(13) ) + ( GND ) + ( \division|Add2~34\ ))
-- \division|Add2~62\ = CARRY(( \division|bit_counter\(13) ) + ( GND ) + ( \division|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(13),
	cin => \division|Add2~34\,
	sumout => \division|Add2~61_sumout\,
	cout => \division|Add2~62\);

-- Location: FF_X40_Y3_N41
\division|bit_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~61_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(13));

-- Location: LABCELL_X40_Y3_N42
\division|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~65_sumout\ = SUM(( \division|bit_counter\(14) ) + ( GND ) + ( \division|Add2~62\ ))
-- \division|Add2~66\ = CARRY(( \division|bit_counter\(14) ) + ( GND ) + ( \division|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_bit_counter\(14),
	cin => \division|Add2~62\,
	sumout => \division|Add2~65_sumout\,
	cout => \division|Add2~66\);

-- Location: FF_X40_Y3_N44
\division|bit_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~65_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(14));

-- Location: LABCELL_X40_Y3_N45
\division|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~69_sumout\ = SUM(( \division|bit_counter\(15) ) + ( GND ) + ( \division|Add2~66\ ))
-- \division|Add2~70\ = CARRY(( \division|bit_counter\(15) ) + ( GND ) + ( \division|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(15),
	cin => \division|Add2~66\,
	sumout => \division|Add2~69_sumout\,
	cout => \division|Add2~70\);

-- Location: FF_X40_Y3_N47
\division|bit_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~69_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(15));

-- Location: LABCELL_X40_Y3_N48
\division|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~73_sumout\ = SUM(( \division|bit_counter\(16) ) + ( GND ) + ( \division|Add2~70\ ))
-- \division|Add2~74\ = CARRY(( \division|bit_counter\(16) ) + ( GND ) + ( \division|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(16),
	cin => \division|Add2~70\,
	sumout => \division|Add2~73_sumout\,
	cout => \division|Add2~74\);

-- Location: FF_X40_Y3_N50
\division|bit_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~73_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(16));

-- Location: LABCELL_X40_Y3_N51
\division|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~77_sumout\ = SUM(( \division|bit_counter\(17) ) + ( GND ) + ( \division|Add2~74\ ))
-- \division|Add2~78\ = CARRY(( \division|bit_counter\(17) ) + ( GND ) + ( \division|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(17),
	cin => \division|Add2~74\,
	sumout => \division|Add2~77_sumout\,
	cout => \division|Add2~78\);

-- Location: FF_X40_Y3_N53
\division|bit_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~77_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(17));

-- Location: LABCELL_X40_Y3_N54
\division|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~81_sumout\ = SUM(( \division|bit_counter\(18) ) + ( GND ) + ( \division|Add2~78\ ))
-- \division|Add2~82\ = CARRY(( \division|bit_counter\(18) ) + ( GND ) + ( \division|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(18),
	cin => \division|Add2~78\,
	sumout => \division|Add2~81_sumout\,
	cout => \division|Add2~82\);

-- Location: FF_X40_Y3_N56
\division|bit_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~81_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(18));

-- Location: LABCELL_X40_Y3_N57
\division|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~37_sumout\ = SUM(( \division|bit_counter\(19) ) + ( GND ) + ( \division|Add2~82\ ))
-- \division|Add2~38\ = CARRY(( \division|bit_counter\(19) ) + ( GND ) + ( \division|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(19),
	cin => \division|Add2~82\,
	sumout => \division|Add2~37_sumout\,
	cout => \division|Add2~38\);

-- Location: FF_X40_Y3_N59
\division|bit_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~37_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(19));

-- Location: LABCELL_X40_Y2_N0
\division|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~41_sumout\ = SUM(( \division|bit_counter\(20) ) + ( GND ) + ( \division|Add2~38\ ))
-- \division|Add2~42\ = CARRY(( \division|bit_counter\(20) ) + ( GND ) + ( \division|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(20),
	cin => \division|Add2~38\,
	sumout => \division|Add2~41_sumout\,
	cout => \division|Add2~42\);

-- Location: FF_X40_Y2_N2
\division|bit_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~41_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(20));

-- Location: LABCELL_X40_Y2_N3
\division|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~45_sumout\ = SUM(( \division|bit_counter\(21) ) + ( GND ) + ( \division|Add2~42\ ))
-- \division|Add2~46\ = CARRY(( \division|bit_counter\(21) ) + ( GND ) + ( \division|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(21),
	cin => \division|Add2~42\,
	sumout => \division|Add2~45_sumout\,
	cout => \division|Add2~46\);

-- Location: FF_X40_Y2_N5
\division|bit_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~45_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(21));

-- Location: LABCELL_X40_Y2_N6
\division|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~53_sumout\ = SUM(( \division|bit_counter\(22) ) + ( GND ) + ( \division|Add2~46\ ))
-- \division|Add2~54\ = CARRY(( \division|bit_counter\(22) ) + ( GND ) + ( \division|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_bit_counter\(22),
	cin => \division|Add2~46\,
	sumout => \division|Add2~53_sumout\,
	cout => \division|Add2~54\);

-- Location: FF_X40_Y2_N8
\division|bit_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~53_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(22));

-- Location: LABCELL_X40_Y2_N9
\division|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~57_sumout\ = SUM(( \division|bit_counter\(23) ) + ( GND ) + ( \division|Add2~54\ ))
-- \division|Add2~58\ = CARRY(( \division|bit_counter\(23) ) + ( GND ) + ( \division|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(23),
	cin => \division|Add2~54\,
	sumout => \division|Add2~57_sumout\,
	cout => \division|Add2~58\);

-- Location: FF_X40_Y2_N11
\division|bit_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~57_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(23));

-- Location: LABCELL_X40_Y2_N12
\division|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~5_sumout\ = SUM(( \division|bit_counter\(24) ) + ( GND ) + ( \division|Add2~58\ ))
-- \division|Add2~6\ = CARRY(( \division|bit_counter\(24) ) + ( GND ) + ( \division|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_bit_counter\(24),
	cin => \division|Add2~58\,
	sumout => \division|Add2~5_sumout\,
	cout => \division|Add2~6\);

-- Location: FF_X40_Y2_N14
\division|bit_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~5_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(24));

-- Location: LABCELL_X40_Y2_N15
\division|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~9_sumout\ = SUM(( \division|bit_counter\(25) ) + ( GND ) + ( \division|Add2~6\ ))
-- \division|Add2~10\ = CARRY(( \division|bit_counter\(25) ) + ( GND ) + ( \division|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(25),
	cin => \division|Add2~6\,
	sumout => \division|Add2~9_sumout\,
	cout => \division|Add2~10\);

-- Location: FF_X40_Y2_N17
\division|bit_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~9_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(25));

-- Location: LABCELL_X40_Y2_N18
\division|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~21_sumout\ = SUM(( \division|bit_counter\(26) ) + ( GND ) + ( \division|Add2~10\ ))
-- \division|Add2~22\ = CARRY(( \division|bit_counter\(26) ) + ( GND ) + ( \division|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(26),
	cin => \division|Add2~10\,
	sumout => \division|Add2~21_sumout\,
	cout => \division|Add2~22\);

-- Location: FF_X40_Y2_N20
\division|bit_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~21_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(26));

-- Location: LABCELL_X40_Y2_N21
\division|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~25_sumout\ = SUM(( \division|bit_counter\(27) ) + ( GND ) + ( \division|Add2~22\ ))
-- \division|Add2~26\ = CARRY(( \division|bit_counter\(27) ) + ( GND ) + ( \division|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(27),
	cin => \division|Add2~22\,
	sumout => \division|Add2~25_sumout\,
	cout => \division|Add2~26\);

-- Location: FF_X40_Y2_N23
\division|bit_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~25_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(27));

-- Location: LABCELL_X40_Y2_N24
\division|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add2~13_sumout\ = SUM(( \division|bit_counter\(28) ) + ( GND ) + ( \division|Add2~26\ ))
-- \division|Add2~14\ = CARRY(( \division|bit_counter\(28) ) + ( GND ) + ( \division|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_bit_counter\(28),
	cin => \division|Add2~26\,
	sumout => \division|Add2~13_sumout\,
	cout => \division|Add2~14\);

-- Location: FF_X40_Y2_N26
\division|bit_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~13_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(28));

-- Location: FF_X40_Y2_N29
\division|bit_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Add2~17_sumout\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|bit_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|bit_counter\(29));

-- Location: LABCELL_X40_Y2_N57
\division|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|LessThan0~0_combout\ = ( !\division|bit_counter\(27) & ( !\division|bit_counter\(28) & ( (!\division|bit_counter\(29) & (!\division|bit_counter\(24) & (!\division|bit_counter\(25) & !\division|bit_counter\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_bit_counter\(29),
	datab => \division|ALT_INV_bit_counter\(24),
	datac => \division|ALT_INV_bit_counter\(25),
	datad => \division|ALT_INV_bit_counter\(26),
	datae => \division|ALT_INV_bit_counter\(27),
	dataf => \division|ALT_INV_bit_counter\(28),
	combout => \division|LessThan0~0_combout\);

-- Location: LABCELL_X35_Y3_N0
\division|Selector22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector22~1_combout\ = ( \B[3]~input_o\ & ( !\Start~input_o\ ) ) # ( !\B[3]~input_o\ & ( !\Start~input_o\ & ( (((\B[0]~input_o\) # (\B[1]~input_o\)) # (\B[4]~input_o\)) # (\B[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_B[2]~input_o\,
	datab => \ALT_INV_B[4]~input_o\,
	datac => \ALT_INV_B[1]~input_o\,
	datad => \ALT_INV_B[0]~input_o\,
	datae => \ALT_INV_B[3]~input_o\,
	dataf => \ALT_INV_Start~input_o\,
	combout => \division|Selector22~1_combout\);

-- Location: LABCELL_X35_Y3_N42
\division|Selector22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector22~2_combout\ = ( \division|state.S0~q\ & ( \division|bit_counter\(31) ) ) # ( !\division|state.S0~q\ & ( \division|bit_counter\(31) & ( \division|Selector22~1_combout\ ) ) ) # ( \division|state.S0~q\ & ( !\division|bit_counter\(31) & ( 
-- (!\division|state.S1~q\) # ((\division|LessThan0~0_combout\ & \division|LessThan0~5_combout\)) ) ) ) # ( !\division|state.S0~q\ & ( !\division|bit_counter\(31) & ( (\division|Selector22~1_combout\ & ((!\division|state.S1~q\) # 
-- ((\division|LessThan0~0_combout\ & \division|LessThan0~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001101110011001101110100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_LessThan0~0_combout\,
	datab => \division|ALT_INV_state.S1~q\,
	datac => \division|ALT_INV_Selector22~1_combout\,
	datad => \division|ALT_INV_LessThan0~5_combout\,
	datae => \division|ALT_INV_state.S0~q\,
	dataf => \division|ALT_INV_bit_counter\(31),
	combout => \division|Selector22~2_combout\);

-- Location: FF_X35_Y3_N44
\division|state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector22~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|state.S0~q\);

-- Location: LABCELL_X35_Y3_N18
\division|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector12~0_combout\ = ( !\division|state.S0~q\ & ( \B[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_B[4]~input_o\,
	dataf => \division|ALT_INV_state.S0~q\,
	combout => \division|Selector12~0_combout\);

-- Location: LABCELL_X35_Y3_N54
\division|Data_B[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_B[5]~0_combout\ = ( \division|state.S1~q\ & ( \Start~input_o\ & ( (\division|state.S0~q\ & (!\division|bit_counter\(31) & ((!\division|LessThan0~0_combout\) # (!\division|LessThan0~5_combout\)))) ) ) ) # ( !\division|state.S1~q\ & ( 
-- \Start~input_o\ & ( \division|state.S0~q\ ) ) ) # ( \division|state.S1~q\ & ( !\Start~input_o\ & ( (!\division|bit_counter\(31) & ((!\division|LessThan0~0_combout\) # (!\division|LessThan0~5_combout\))) ) ) ) # ( !\division|state.S1~q\ & ( 
-- !\Start~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110011001100000001010101010101010100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S0~q\,
	datab => \division|ALT_INV_bit_counter\(31),
	datac => \division|ALT_INV_LessThan0~0_combout\,
	datad => \division|ALT_INV_LessThan0~5_combout\,
	datae => \division|ALT_INV_state.S1~q\,
	dataf => \ALT_INV_Start~input_o\,
	combout => \division|Data_B[5]~0_combout\);

-- Location: FF_X35_Y3_N20
\division|Data_B[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector12~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_B[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(9));

-- Location: LABCELL_X35_Y3_N15
\division|Data_A[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_A[5]~2_combout\ = ( !\division|bit_counter\(31) & ( (!\division|state.S2~q\ & ((!\division|LessThan0~5_combout\) # (!\division|LessThan0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000101010101010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datac => \division|ALT_INV_LessThan0~5_combout\,
	datad => \division|ALT_INV_LessThan0~0_combout\,
	dataf => \division|ALT_INV_bit_counter\(31),
	combout => \division|Data_A[5]~2_combout\);

-- Location: LABCELL_X35_Y3_N9
\division|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector13~0_combout\ = ( \division|Data_B\(9) & ( (\B[3]~input_o\) # (\division|state.S2~q\) ) ) # ( !\division|Data_B\(9) & ( (!\division|state.S2~q\ & \B[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datad => \ALT_INV_B[3]~input_o\,
	dataf => \division|ALT_INV_Data_B\(9),
	combout => \division|Selector13~0_combout\);

-- Location: FF_X35_Y3_N11
\division|Data_B[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector13~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|state.S1~q\,
	ena => \division|Data_B[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(8));

-- Location: LABCELL_X35_Y3_N6
\division|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector14~0_combout\ = (!\division|state.S2~q\ & ((\B[2]~input_o\))) # (\division|state.S2~q\ & (\division|Data_B\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datab => \division|ALT_INV_Data_B\(8),
	datac => \ALT_INV_B[2]~input_o\,
	combout => \division|Selector14~0_combout\);

-- Location: FF_X35_Y3_N8
\division|Data_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector14~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|state.S1~q\,
	ena => \division|Data_B[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(7));

-- Location: LABCELL_X35_Y3_N27
\division|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector15~0_combout\ = (!\division|state.S2~q\ & ((\B[1]~input_o\))) # (\division|state.S2~q\ & (\division|Data_B\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datac => \division|ALT_INV_Data_B\(7),
	datad => \ALT_INV_B[1]~input_o\,
	combout => \division|Selector15~0_combout\);

-- Location: FF_X35_Y3_N29
\division|Data_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector15~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|state.S1~q\,
	ena => \division|Data_B[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(6));

-- Location: LABCELL_X35_Y3_N24
\division|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector16~0_combout\ = ( \division|Data_B\(6) & ( (\B[0]~input_o\) # (\division|state.S2~q\) ) ) # ( !\division|Data_B\(6) & ( (!\division|state.S2~q\ & \B[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_state.S2~q\,
	datad => \ALT_INV_B[0]~input_o\,
	dataf => \division|ALT_INV_Data_B\(6),
	combout => \division|Selector16~0_combout\);

-- Location: FF_X35_Y3_N26
\division|Data_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector16~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|state.S1~q\,
	ena => \division|Data_B[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(5));

-- Location: LABCELL_X39_Y3_N51
\division|Data_Quotient[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_Quotient[3]~1_combout\ = ( !\division|Data_Quotient[3]~0_combout\ & ( \division|state.S0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S0~q\,
	datae => \division|ALT_INV_Data_Quotient[3]~0_combout\,
	combout => \division|Data_Quotient[3]~1_combout\);

-- Location: FF_X37_Y3_N14
\division|Data_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_B\(5),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(4));

-- Location: MLABCELL_X37_Y3_N57
\division|Data_A[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_A[4]~0_combout\ = ( !\division|Data_Quotient[3]~0_combout\ & ( !\division|state.S2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	dataf => \division|ALT_INV_Data_Quotient[3]~0_combout\,
	combout => \division|Data_A[4]~0_combout\);

-- Location: FF_X37_Y3_N41
\division|Data_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_B\(4),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(3));

-- Location: FF_X37_Y3_N38
\division|Data_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_B\(3),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(2));

-- Location: FF_X37_Y3_N34
\division|Data_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_B\(2),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(1));

-- Location: FF_X37_Y3_N35
\division|Data_B[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_B\(2),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B[1]~DUPLICATE_q\);

-- Location: FF_X37_Y3_N2
\division|Data_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_B[1]~DUPLICATE_q\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_B\(0));

-- Location: LABCELL_X36_Y3_N0
\division|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~1_sumout\ = SUM(( !\division|Data_A\(0) $ (!\division|Data_B\(0)) ) + ( !VCC ) + ( !VCC ))
-- \division|Add0~2\ = CARRY(( !\division|Data_A\(0) $ (!\division|Data_B\(0)) ) + ( !VCC ) + ( !VCC ))
-- \division|Add0~3\ = SHARE((!\division|Data_B\(0)) # (\division|Data_A\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_Data_A\(0),
	datac => \division|ALT_INV_Data_B\(0),
	cin => GND,
	sharein => GND,
	sumout => \division|Add0~1_sumout\,
	cout => \division|Add0~2\,
	shareout => \division|Add0~3\);

-- Location: MLABCELL_X37_Y3_N0
\division|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~1_sumout\ = SUM(( \division|Data_B\(0) ) + ( \division|Data_A\(0) ) + ( !VCC ))
-- \division|Add1~2\ = CARRY(( \division|Data_B\(0) ) + ( \division|Data_A\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_B\(0),
	datac => \division|ALT_INV_Data_A\(0),
	cin => GND,
	sumout => \division|Add1~1_sumout\,
	cout => \division|Add1~2\);

-- Location: LABCELL_X36_Y3_N42
\division|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector10~0_combout\ = ( \division|Add1~1_sumout\ & ( (!\division|state.S1~q\ & ((!\division|Data_A[4]~0_combout\) # ((\A[0]~input_o\)))) # (\division|state.S1~q\ & (!\division|Data_A[4]~0_combout\ & (\division|Add0~1_sumout\))) ) ) # ( 
-- !\division|Add1~1_sumout\ & ( (!\division|state.S1~q\ & (\division|Data_A[4]~0_combout\ & ((\A[0]~input_o\)))) # (\division|state.S1~q\ & (!\division|Data_A[4]~0_combout\ & (\division|Add0~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S1~q\,
	datab => \division|ALT_INV_Data_A[4]~0_combout\,
	datac => \division|ALT_INV_Add0~1_sumout\,
	datad => \ALT_INV_A[0]~input_o\,
	dataf => \division|ALT_INV_Add1~1_sumout\,
	combout => \division|Selector10~0_combout\);

-- Location: MLABCELL_X34_Y3_N45
\division|Data_A[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_A[4]~1_combout\ = ( \division|state.S2~q\ & ( \division|Data_A\(10) & ( (!\Start~input_o\) # (\division|state.S0~q\) ) ) ) # ( !\division|state.S2~q\ & ( \division|Data_A\(10) & ( (!\Start~input_o\) # (\division|state.S0~q\) ) ) ) # ( 
-- !\division|state.S2~q\ & ( !\division|Data_A\(10) & ( (!\Start~input_o\) # (\division|state.S0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000000000000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S0~q\,
	datad => \ALT_INV_Start~input_o\,
	datae => \division|ALT_INV_state.S2~q\,
	dataf => \division|ALT_INV_Data_A\(10),
	combout => \division|Data_A[4]~1_combout\);

-- Location: FF_X36_Y3_N44
\division|Data_A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector10~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(0));

-- Location: LABCELL_X36_Y3_N3
\division|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~5_sumout\ = SUM(( !\division|Data_A\(1) $ (\division|Data_B\(1)) ) + ( \division|Add0~3\ ) + ( \division|Add0~2\ ))
-- \division|Add0~6\ = CARRY(( !\division|Data_A\(1) $ (\division|Data_B\(1)) ) + ( \division|Add0~3\ ) + ( \division|Add0~2\ ))
-- \division|Add0~7\ = SHARE((\division|Data_A\(1) & !\division|Data_B\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_A\(1),
	datac => \division|ALT_INV_Data_B\(1),
	cin => \division|Add0~2\,
	sharein => \division|Add0~3\,
	sumout => \division|Add0~5_sumout\,
	cout => \division|Add0~6\,
	shareout => \division|Add0~7\);

-- Location: MLABCELL_X37_Y3_N3
\division|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~5_sumout\ = SUM(( \division|Data_A\(1) ) + ( \division|Data_B[1]~DUPLICATE_q\ ) + ( \division|Add1~2\ ))
-- \division|Add1~6\ = CARRY(( \division|Data_A\(1) ) + ( \division|Data_B[1]~DUPLICATE_q\ ) + ( \division|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_Data_A\(1),
	dataf => \division|ALT_INV_Data_B[1]~DUPLICATE_q\,
	cin => \division|Add1~2\,
	sumout => \division|Add1~5_sumout\,
	cout => \division|Add1~6\);

-- Location: LABCELL_X36_Y3_N48
\division|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector9~0_combout\ = ( \A[1]~input_o\ & ( (!\division|state.S1~q\ & (((\division|Add1~5_sumout\)) # (\division|Data_A[4]~0_combout\))) # (\division|state.S1~q\ & (!\division|Data_A[4]~0_combout\ & (\division|Add0~5_sumout\))) ) ) # ( 
-- !\A[1]~input_o\ & ( (!\division|Data_A[4]~0_combout\ & ((!\division|state.S1~q\ & ((\division|Add1~5_sumout\))) # (\division|state.S1~q\ & (\division|Add0~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S1~q\,
	datab => \division|ALT_INV_Data_A[4]~0_combout\,
	datac => \division|ALT_INV_Add0~5_sumout\,
	datad => \division|ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \division|Selector9~0_combout\);

-- Location: FF_X36_Y3_N50
\division|Data_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector9~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(1));

-- Location: LABCELL_X36_Y3_N6
\division|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~9_sumout\ = SUM(( !\division|Data_A\(2) $ (\division|Data_B\(2)) ) + ( \division|Add0~7\ ) + ( \division|Add0~6\ ))
-- \division|Add0~10\ = CARRY(( !\division|Data_A\(2) $ (\division|Data_B\(2)) ) + ( \division|Add0~7\ ) + ( \division|Add0~6\ ))
-- \division|Add0~11\ = SHARE((\division|Data_A\(2) & !\division|Data_B\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_Data_A\(2),
	datad => \division|ALT_INV_Data_B\(2),
	cin => \division|Add0~6\,
	sharein => \division|Add0~7\,
	sumout => \division|Add0~9_sumout\,
	cout => \division|Add0~10\,
	shareout => \division|Add0~11\);

-- Location: MLABCELL_X37_Y3_N6
\division|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~9_sumout\ = SUM(( \division|Data_B\(2) ) + ( \division|Data_A\(2) ) + ( \division|Add1~6\ ))
-- \division|Add1~10\ = CARRY(( \division|Data_B\(2) ) + ( \division|Data_A\(2) ) + ( \division|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_B\(2),
	datac => \division|ALT_INV_Data_A\(2),
	cin => \division|Add1~6\,
	sumout => \division|Add1~9_sumout\,
	cout => \division|Add1~10\);

-- Location: LABCELL_X36_Y3_N51
\division|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector8~0_combout\ = ( \A[2]~input_o\ & ( (!\division|state.S1~q\ & (((\division|Add1~9_sumout\)) # (\division|Data_A[4]~0_combout\))) # (\division|state.S1~q\ & (!\division|Data_A[4]~0_combout\ & (\division|Add0~9_sumout\))) ) ) # ( 
-- !\A[2]~input_o\ & ( (!\division|Data_A[4]~0_combout\ & ((!\division|state.S1~q\ & ((\division|Add1~9_sumout\))) # (\division|state.S1~q\ & (\division|Add0~9_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S1~q\,
	datab => \division|ALT_INV_Data_A[4]~0_combout\,
	datac => \division|ALT_INV_Add0~9_sumout\,
	datad => \division|ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_A[2]~input_o\,
	combout => \division|Selector8~0_combout\);

-- Location: FF_X36_Y3_N53
\division|Data_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector8~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(2));

-- Location: LABCELL_X36_Y3_N9
\division|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~13_sumout\ = SUM(( !\division|Data_B\(3) $ (\division|Data_A\(3)) ) + ( \division|Add0~11\ ) + ( \division|Add0~10\ ))
-- \division|Add0~14\ = CARRY(( !\division|Data_B\(3) $ (\division|Data_A\(3)) ) + ( \division|Add0~11\ ) + ( \division|Add0~10\ ))
-- \division|Add0~15\ = SHARE((!\division|Data_B\(3) & \division|Data_A\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_B\(3),
	datac => \division|ALT_INV_Data_A\(3),
	cin => \division|Add0~10\,
	sharein => \division|Add0~11\,
	sumout => \division|Add0~13_sumout\,
	cout => \division|Add0~14\,
	shareout => \division|Add0~15\);

-- Location: MLABCELL_X37_Y3_N9
\division|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~13_sumout\ = SUM(( \division|Data_B\(3) ) + ( \division|Data_A\(3) ) + ( \division|Add1~10\ ))
-- \division|Add1~14\ = CARRY(( \division|Data_B\(3) ) + ( \division|Data_A\(3) ) + ( \division|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_Data_B\(3),
	datac => \division|ALT_INV_Data_A\(3),
	cin => \division|Add1~10\,
	sumout => \division|Add1~13_sumout\,
	cout => \division|Add1~14\);

-- Location: LABCELL_X36_Y3_N57
\division|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector7~0_combout\ = ( \division|Add1~13_sumout\ & ( \A[3]~input_o\ & ( (!\division|state.S1~q\) # ((\division|Add0~13_sumout\ & !\division|Data_A[4]~0_combout\)) ) ) ) # ( !\division|Add1~13_sumout\ & ( \A[3]~input_o\ & ( 
-- (!\division|state.S1~q\ & ((\division|Data_A[4]~0_combout\))) # (\division|state.S1~q\ & (\division|Add0~13_sumout\ & !\division|Data_A[4]~0_combout\)) ) ) ) # ( \division|Add1~13_sumout\ & ( !\A[3]~input_o\ & ( (!\division|Data_A[4]~0_combout\ & 
-- ((!\division|state.S1~q\) # (\division|Add0~13_sumout\))) ) ) ) # ( !\division|Add1~13_sumout\ & ( !\A[3]~input_o\ & ( (\division|state.S1~q\ & (\division|Add0~13_sumout\ & !\division|Data_A[4]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000101100001011000000011010000110101011101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S1~q\,
	datab => \division|ALT_INV_Add0~13_sumout\,
	datac => \division|ALT_INV_Data_A[4]~0_combout\,
	datae => \division|ALT_INV_Add1~13_sumout\,
	dataf => \ALT_INV_A[3]~input_o\,
	combout => \division|Selector7~0_combout\);

-- Location: FF_X36_Y3_N59
\division|Data_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector7~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(3));

-- Location: LABCELL_X36_Y3_N12
\division|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~17_sumout\ = SUM(( !\division|Data_B\(4) $ (\division|Data_A\(4)) ) + ( \division|Add0~15\ ) + ( \division|Add0~14\ ))
-- \division|Add0~18\ = CARRY(( !\division|Data_B\(4) $ (\division|Data_A\(4)) ) + ( \division|Add0~15\ ) + ( \division|Add0~14\ ))
-- \division|Add0~19\ = SHARE((!\division|Data_B\(4) & \division|Data_A\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_Data_B\(4),
	datad => \division|ALT_INV_Data_A\(4),
	cin => \division|Add0~14\,
	sharein => \division|Add0~15\,
	sumout => \division|Add0~17_sumout\,
	cout => \division|Add0~18\,
	shareout => \division|Add0~19\);

-- Location: MLABCELL_X37_Y3_N12
\division|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~17_sumout\ = SUM(( \division|Data_A\(4) ) + ( \division|Data_B\(4) ) + ( \division|Add1~14\ ))
-- \division|Add1~18\ = CARRY(( \division|Data_A\(4) ) + ( \division|Data_B\(4) ) + ( \division|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_Data_B\(4),
	datad => \division|ALT_INV_Data_A\(4),
	cin => \division|Add1~14\,
	sumout => \division|Add1~17_sumout\,
	cout => \division|Add1~18\);

-- Location: LABCELL_X36_Y3_N45
\division|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector6~0_combout\ = ( \division|Add1~17_sumout\ & ( (!\division|state.S1~q\ & ((!\division|Data_A[4]~0_combout\) # ((\A[4]~input_o\)))) # (\division|state.S1~q\ & (!\division|Data_A[4]~0_combout\ & (\division|Add0~17_sumout\))) ) ) # ( 
-- !\division|Add1~17_sumout\ & ( (!\division|state.S1~q\ & (\division|Data_A[4]~0_combout\ & ((\A[4]~input_o\)))) # (\division|state.S1~q\ & (!\division|Data_A[4]~0_combout\ & (\division|Add0~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S1~q\,
	datab => \division|ALT_INV_Data_A[4]~0_combout\,
	datac => \division|ALT_INV_Add0~17_sumout\,
	datad => \ALT_INV_A[4]~input_o\,
	dataf => \division|ALT_INV_Add1~17_sumout\,
	combout => \division|Selector6~0_combout\);

-- Location: FF_X36_Y3_N47
\division|Data_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector6~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(4));

-- Location: LABCELL_X36_Y3_N15
\division|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~21_sumout\ = SUM(( !\division|Data_B\(5) $ (\division|Data_A[5]~DUPLICATE_q\) ) + ( \division|Add0~19\ ) + ( \division|Add0~18\ ))
-- \division|Add0~22\ = CARRY(( !\division|Data_B\(5) $ (\division|Data_A[5]~DUPLICATE_q\) ) + ( \division|Add0~19\ ) + ( \division|Add0~18\ ))
-- \division|Add0~23\ = SHARE((!\division|Data_B\(5) & \division|Data_A[5]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_B\(5),
	datac => \division|ALT_INV_Data_A[5]~DUPLICATE_q\,
	cin => \division|Add0~18\,
	sharein => \division|Add0~19\,
	sumout => \division|Add0~21_sumout\,
	cout => \division|Add0~22\,
	shareout => \division|Add0~23\);

-- Location: MLABCELL_X37_Y3_N36
\division|Data_A[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_A[5]~3_combout\ = ( \division|state.S0~q\ & ( (!\division|state.S2~q\) # (\division|Data_A\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datac => \division|ALT_INV_Data_A\(10),
	datae => \division|ALT_INV_state.S0~q\,
	combout => \division|Data_A[5]~3_combout\);

-- Location: FF_X37_Y3_N44
\division|Data_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector5~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(5));

-- Location: MLABCELL_X37_Y3_N15
\division|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~21_sumout\ = SUM(( \division|Data_A\(5) ) + ( \division|Data_B\(5) ) + ( \division|Add1~18\ ))
-- \division|Add1~22\ = CARRY(( \division|Data_A\(5) ) + ( \division|Data_B\(5) ) + ( \division|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_Data_A\(5),
	dataf => \division|ALT_INV_Data_B\(5),
	cin => \division|Add1~18\,
	sumout => \division|Add1~21_sumout\,
	cout => \division|Add1~22\);

-- Location: MLABCELL_X37_Y3_N42
\division|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector5~0_combout\ = ( \division|Add1~21_sumout\ & ( (!\division|Data_A[5]~2_combout\ & ((\division|Add0~21_sumout\) # (\division|state.S2~q\))) ) ) # ( !\division|Add1~21_sumout\ & ( (!\division|state.S2~q\ & (!\division|Data_A[5]~2_combout\ 
-- & \division|Add0~21_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datab => \division|ALT_INV_Data_A[5]~2_combout\,
	datac => \division|ALT_INV_Add0~21_sumout\,
	dataf => \division|ALT_INV_Add1~21_sumout\,
	combout => \division|Selector5~0_combout\);

-- Location: FF_X37_Y3_N43
\division|Data_A[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector5~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A[5]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y3_N18
\division|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~25_sumout\ = SUM(( !\division|Data_A\(6) $ (\division|Data_B\(6)) ) + ( \division|Add0~23\ ) + ( \division|Add0~22\ ))
-- \division|Add0~26\ = CARRY(( !\division|Data_A\(6) $ (\division|Data_B\(6)) ) + ( \division|Add0~23\ ) + ( \division|Add0~22\ ))
-- \division|Add0~27\ = SHARE((\division|Data_A\(6) & !\division|Data_B\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_Data_A\(6),
	datad => \division|ALT_INV_Data_B\(6),
	cin => \division|Add0~22\,
	sharein => \division|Add0~23\,
	sumout => \division|Add0~25_sumout\,
	cout => \division|Add0~26\,
	shareout => \division|Add0~27\);

-- Location: MLABCELL_X37_Y3_N18
\division|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~25_sumout\ = SUM(( \division|Data_B\(6) ) + ( \division|Data_A\(6) ) + ( \division|Add1~22\ ))
-- \division|Add1~26\ = CARRY(( \division|Data_B\(6) ) + ( \division|Data_A\(6) ) + ( \division|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_Data_A\(6),
	datac => \division|ALT_INV_Data_B\(6),
	cin => \division|Add1~22\,
	sumout => \division|Add1~25_sumout\,
	cout => \division|Add1~26\);

-- Location: MLABCELL_X37_Y3_N45
\division|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector4~0_combout\ = ( \division|Add1~25_sumout\ & ( (!\division|Data_A[5]~2_combout\ & ((\division|Add0~25_sumout\) # (\division|state.S2~q\))) ) ) # ( !\division|Add1~25_sumout\ & ( (!\division|state.S2~q\ & (!\division|Data_A[5]~2_combout\ 
-- & \division|Add0~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datab => \division|ALT_INV_Data_A[5]~2_combout\,
	datad => \division|ALT_INV_Add0~25_sumout\,
	dataf => \division|ALT_INV_Add1~25_sumout\,
	combout => \division|Selector4~0_combout\);

-- Location: FF_X37_Y3_N47
\division|Data_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector4~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(6));

-- Location: MLABCELL_X37_Y3_N21
\division|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~29_sumout\ = SUM(( \division|Data_B\(7) ) + ( \division|Data_A\(7) ) + ( \division|Add1~26\ ))
-- \division|Add1~30\ = CARRY(( \division|Data_B\(7) ) + ( \division|Data_A\(7) ) + ( \division|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_A\(7),
	datac => \division|ALT_INV_Data_B\(7),
	cin => \division|Add1~26\,
	sumout => \division|Add1~29_sumout\,
	cout => \division|Add1~30\);

-- Location: LABCELL_X36_Y3_N21
\division|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~29_sumout\ = SUM(( !\division|Data_B\(7) $ (\division|Data_A\(7)) ) + ( \division|Add0~27\ ) + ( \division|Add0~26\ ))
-- \division|Add0~30\ = CARRY(( !\division|Data_B\(7) $ (\division|Data_A\(7)) ) + ( \division|Add0~27\ ) + ( \division|Add0~26\ ))
-- \division|Add0~31\ = SHARE((!\division|Data_B\(7) & \division|Data_A\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_B\(7),
	datac => \division|ALT_INV_Data_A\(7),
	cin => \division|Add0~26\,
	sharein => \division|Add0~27\,
	sumout => \division|Add0~29_sumout\,
	cout => \division|Add0~30\,
	shareout => \division|Add0~31\);

-- Location: MLABCELL_X37_Y3_N48
\division|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector3~0_combout\ = (!\division|Data_A[5]~2_combout\ & ((!\division|state.S2~q\ & ((\division|Add0~29_sumout\))) # (\division|state.S2~q\ & (\division|Add1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datab => \division|ALT_INV_Data_A[5]~2_combout\,
	datac => \division|ALT_INV_Add1~29_sumout\,
	datad => \division|ALT_INV_Add0~29_sumout\,
	combout => \division|Selector3~0_combout\);

-- Location: FF_X37_Y3_N50
\division|Data_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector3~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(7));

-- Location: LABCELL_X36_Y3_N24
\division|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~33_sumout\ = SUM(( !\division|Data_B\(8) $ (\division|Data_A\(8)) ) + ( \division|Add0~31\ ) + ( \division|Add0~30\ ))
-- \division|Add0~34\ = CARRY(( !\division|Data_B\(8) $ (\division|Data_A\(8)) ) + ( \division|Add0~31\ ) + ( \division|Add0~30\ ))
-- \division|Add0~35\ = SHARE((!\division|Data_B\(8) & \division|Data_A\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \division|ALT_INV_Data_B\(8),
	datac => \division|ALT_INV_Data_A\(8),
	cin => \division|Add0~30\,
	sharein => \division|Add0~31\,
	sumout => \division|Add0~33_sumout\,
	cout => \division|Add0~34\,
	shareout => \division|Add0~35\);

-- Location: MLABCELL_X37_Y3_N24
\division|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~33_sumout\ = SUM(( \division|Data_B\(8) ) + ( \division|Data_A\(8) ) + ( \division|Add1~30\ ))
-- \division|Add1~34\ = CARRY(( \division|Data_B\(8) ) + ( \division|Data_A\(8) ) + ( \division|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_A\(8),
	datab => \division|ALT_INV_Data_B\(8),
	cin => \division|Add1~30\,
	sumout => \division|Add1~33_sumout\,
	cout => \division|Add1~34\);

-- Location: MLABCELL_X37_Y3_N51
\division|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector2~0_combout\ = ( \division|Add1~33_sumout\ & ( (!\division|Data_A[5]~2_combout\ & ((\division|Add0~33_sumout\) # (\division|state.S2~q\))) ) ) # ( !\division|Add1~33_sumout\ & ( (!\division|state.S2~q\ & (!\division|Data_A[5]~2_combout\ 
-- & \division|Add0~33_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datab => \division|ALT_INV_Data_A[5]~2_combout\,
	datac => \division|ALT_INV_Add0~33_sumout\,
	dataf => \division|ALT_INV_Add1~33_sumout\,
	combout => \division|Selector2~0_combout\);

-- Location: FF_X37_Y3_N53
\division|Data_A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector2~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(8));

-- Location: LABCELL_X36_Y3_N27
\division|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~37_sumout\ = SUM(( !\division|Data_B\(9) $ (\division|Data_A\(9)) ) + ( \division|Add0~35\ ) + ( \division|Add0~34\ ))
-- \division|Add0~38\ = CARRY(( !\division|Data_B\(9) $ (\division|Data_A\(9)) ) + ( \division|Add0~35\ ) + ( \division|Add0~34\ ))
-- \division|Add0~39\ = SHARE((!\division|Data_B\(9) & \division|Data_A\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Data_B\(9),
	datac => \division|ALT_INV_Data_A\(9),
	cin => \division|Add0~34\,
	sharein => \division|Add0~35\,
	sumout => \division|Add0~37_sumout\,
	cout => \division|Add0~38\,
	shareout => \division|Add0~39\);

-- Location: MLABCELL_X37_Y3_N27
\division|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~37_sumout\ = SUM(( \division|Data_A\(9) ) + ( \division|Data_B\(9) ) + ( \division|Add1~34\ ))
-- \division|Add1~38\ = CARRY(( \division|Data_A\(9) ) + ( \division|Data_B\(9) ) + ( \division|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_Data_B\(9),
	datad => \division|ALT_INV_Data_A\(9),
	cin => \division|Add1~34\,
	sumout => \division|Add1~37_sumout\,
	cout => \division|Add1~38\);

-- Location: MLABCELL_X37_Y3_N54
\division|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector1~0_combout\ = ( \division|Add1~37_sumout\ & ( (!\division|Data_A[5]~2_combout\ & ((\division|Add0~37_sumout\) # (\division|state.S2~q\))) ) ) # ( !\division|Add1~37_sumout\ & ( (!\division|state.S2~q\ & (!\division|Data_A[5]~2_combout\ 
-- & \division|Add0~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_state.S2~q\,
	datab => \division|ALT_INV_Data_A[5]~2_combout\,
	datac => \division|ALT_INV_Add0~37_sumout\,
	dataf => \division|ALT_INV_Add1~37_sumout\,
	combout => \division|Selector1~0_combout\);

-- Location: FF_X37_Y3_N55
\division|Data_A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector1~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Data_A[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(9));

-- Location: LABCELL_X36_Y3_N30
\division|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add0~41_sumout\ = SUM(( !\division|Data_A\(10) ) + ( \division|Add0~39\ ) + ( \division|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_Data_A\(10),
	cin => \division|Add0~38\,
	sharein => \division|Add0~39\,
	sumout => \division|Add0~41_sumout\);

-- Location: MLABCELL_X37_Y3_N30
\division|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Add1~41_sumout\ = SUM(( \division|Data_A\(10) ) + ( GND ) + ( \division|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_Data_A\(10),
	cin => \division|Add1~38\,
	sumout => \division|Add1~41_sumout\);

-- Location: LABCELL_X39_Y3_N42
\division|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector0~0_combout\ = ( \division|Data_A\(10) & ( \division|Add1~41_sumout\ & ( (!\division|state.S1~q\) # (((\division|Add0~41_sumout\ & \division|Data_Quotient[3]~0_combout\)) # (\division|state.S2~q\)) ) ) ) # ( !\division|Data_A\(10) & ( 
-- \division|Add1~41_sumout\ & ( (\division|Add0~41_sumout\ & (!\division|state.S2~q\ & \division|Data_Quotient[3]~0_combout\)) ) ) ) # ( \division|Data_A\(10) & ( !\division|Add1~41_sumout\ & ( (!\division|state.S2~q\ & ((!\division|state.S1~q\) # 
-- ((\division|Add0~41_sumout\ & \division|Data_Quotient[3]~0_combout\)))) ) ) ) # ( !\division|Data_A\(10) & ( !\division|Add1~41_sumout\ & ( (\division|Add0~41_sumout\ & (!\division|state.S2~q\ & \division|Data_Quotient[3]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000110000001101000000000000010100001100111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Add0~41_sumout\,
	datab => \division|ALT_INV_state.S1~q\,
	datac => \division|ALT_INV_state.S2~q\,
	datad => \division|ALT_INV_Data_Quotient[3]~0_combout\,
	datae => \division|ALT_INV_Data_A\(10),
	dataf => \division|ALT_INV_Add1~41_sumout\,
	combout => \division|Selector0~0_combout\);

-- Location: FF_X39_Y3_N43
\division|Data_A[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Selector0~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_A\(10));

-- Location: LABCELL_X39_Y3_N3
\division|Data_A[10]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_A[10]~_wirecell_combout\ = ( !\division|Data_A\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \division|ALT_INV_Data_A\(10),
	combout => \division|Data_A[10]~_wirecell_combout\);

-- Location: FF_X39_Y3_N5
\division|Data_Quotient[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Data_A[10]~_wirecell_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(0));

-- Location: LABCELL_X35_Y3_N33
\division|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Selector22~0_combout\ = ( !\division|bit_counter\(31) & ( (\division|state.S1~q\ & ((!\division|LessThan0~0_combout\) # (!\division|LessThan0~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_LessThan0~0_combout\,
	datab => \division|ALT_INV_state.S1~q\,
	datad => \division|ALT_INV_LessThan0~5_combout\,
	dataf => \division|ALT_INV_bit_counter\(31),
	combout => \division|Selector22~0_combout\);

-- Location: FF_X39_Y3_N37
\division|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(0),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(0));

-- Location: LABCELL_X36_Y5_N24
\convert_binary|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux9~0_combout\ = ( \add|sum\(0) & ( \division|Q\(0) & ( (!\Operation[0]~input_o\ & (((!\Operation[1]~input_o\)) # (\sub|sum\(0)))) # (\Operation[0]~input_o\ & (((\Operation[1]~input_o\) # (\multiplication|R\(0))))) ) ) ) # ( !\add|sum\(0) 
-- & ( \division|Q\(0) & ( (!\Operation[0]~input_o\ & (((!\Operation[1]~input_o\)) # (\sub|sum\(0)))) # (\Operation[0]~input_o\ & (((\multiplication|R\(0) & !\Operation[1]~input_o\)))) ) ) ) # ( \add|sum\(0) & ( !\division|Q\(0) & ( (!\Operation[0]~input_o\ 
-- & (\sub|sum\(0) & ((\Operation[1]~input_o\)))) # (\Operation[0]~input_o\ & (((\Operation[1]~input_o\) # (\multiplication|R\(0))))) ) ) ) # ( !\add|sum\(0) & ( !\division|Q\(0) & ( (!\Operation[0]~input_o\ & (\sub|sum\(0) & ((\Operation[1]~input_o\)))) # 
-- (\Operation[0]~input_o\ & (((\multiplication|R\(0) & !\Operation[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_sum\(0),
	datab => \multiplication|ALT_INV_R\(0),
	datac => \ALT_INV_Operation[0]~input_o\,
	datad => \ALT_INV_Operation[1]~input_o\,
	datae => \add|ALT_INV_sum\(0),
	dataf => \division|ALT_INV_Q\(0),
	combout => \convert_binary|Mux9~0_combout\);

-- Location: LABCELL_X36_Y5_N12
\convert_binary|Result[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Result[0]~feeder_combout\ = ( \convert_binary|Mux9~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \convert_binary|ALT_INV_Mux9~0_combout\,
	combout => \convert_binary|Result[0]~feeder_combout\);

-- Location: FF_X36_Y5_N13
\convert_binary|Result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Result[0]~feeder_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(0));

-- Location: FF_X39_Y3_N22
\division|Data_Quotient[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(0),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(1));

-- Location: FF_X34_Y4_N19
\division|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(1),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(1));

-- Location: LABCELL_X31_Y4_N6
\multiplication|Data_A~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A~1_combout\ = ( \A[1]~input_o\ & ( (!\multiplication|state~q\) # ((!\multiplication|LessThan0~5_combout\ & \multiplication|Data_A\(0))) ) ) # ( !\A[1]~input_o\ & ( (!\multiplication|LessThan0~5_combout\ & (\multiplication|state~q\ & 
-- \multiplication|Data_A\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001011001110110011101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_LessThan0~5_combout\,
	datab => \multiplication|ALT_INV_state~q\,
	datac => \multiplication|ALT_INV_Data_A\(0),
	dataf => \ALT_INV_A[1]~input_o\,
	combout => \multiplication|Data_A~1_combout\);

-- Location: LABCELL_X31_Y4_N24
\multiplication|Data_A[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A[4]~2_combout\ = (!\Start~input_o\) # (\multiplication|state~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_state~q\,
	datac => \ALT_INV_Start~input_o\,
	combout => \multiplication|Data_A[4]~2_combout\);

-- Location: FF_X31_Y4_N8
\multiplication|Data_A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_A~1_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_A[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(1));

-- Location: LABCELL_X31_Y4_N33
\multiplication|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~5_sumout\ = SUM(( \multiplication|Data_Product\(1) ) + ( \multiplication|Data_A\(1) ) + ( \multiplication|Add0~2\ ))
-- \multiplication|Add0~6\ = CARRY(( \multiplication|Data_Product\(1) ) + ( \multiplication|Data_A\(1) ) + ( \multiplication|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_Data_A\(1),
	datad => \multiplication|ALT_INV_Data_Product\(1),
	cin => \multiplication|Add0~2\,
	sumout => \multiplication|Add0~5_sumout\,
	cout => \multiplication|Add0~6\);

-- Location: FF_X31_Y4_N34
\multiplication|Data_Product[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~5_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(1));

-- Location: FF_X32_Y4_N7
\multiplication|R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \multiplication|Data_Product\(1),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(1));

-- Location: MLABCELL_X34_Y5_N18
\add|sum[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[1]~3_combout\ = ( \add|bit_counter\(0) & ( !\add|bit_counter\(3) & ( (\add|state~q\ & (\add|sum[9]~0_combout\ & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_state~q\,
	datac => \add|ALT_INV_sum[9]~0_combout\,
	datad => \add|ALT_INV_LessThan0~5_combout\,
	datae => \add|ALT_INV_bit_counter\(0),
	dataf => \add|ALT_INV_bit_counter\(3),
	combout => \add|sum[1]~3_combout\);

-- Location: FF_X34_Y5_N46
\add|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \add|sum~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(1));

-- Location: FF_X34_Y5_N52
\sub|sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(1));

-- Location: LABCELL_X36_Y5_N54
\convert_binary|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux8~0_combout\ = ( \add|sum\(1) & ( \sub|sum\(1) & ( ((!\Operation[0]~input_o\ & (\division|Q\(1))) # (\Operation[0]~input_o\ & ((\multiplication|R\(1))))) # (\Operation[1]~input_o\) ) ) ) # ( !\add|sum\(1) & ( \sub|sum\(1) & ( 
-- (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\ & (\division|Q\(1))) # (\Operation[0]~input_o\ & ((\multiplication|R\(1)))))) # (\Operation[1]~input_o\ & (((!\Operation[0]~input_o\)))) ) ) ) # ( \add|sum\(1) & ( !\sub|sum\(1) & ( 
-- (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\ & (\division|Q\(1))) # (\Operation[0]~input_o\ & ((\multiplication|R\(1)))))) # (\Operation[1]~input_o\ & (((\Operation[0]~input_o\)))) ) ) ) # ( !\add|sum\(1) & ( !\sub|sum\(1) & ( 
-- (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\ & (\division|Q\(1))) # (\Operation[0]~input_o\ & ((\multiplication|R\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Q\(1),
	datab => \ALT_INV_Operation[1]~input_o\,
	datac => \ALT_INV_Operation[0]~input_o\,
	datad => \multiplication|ALT_INV_R\(1),
	datae => \add|ALT_INV_sum\(1),
	dataf => \sub|ALT_INV_sum\(1),
	combout => \convert_binary|Mux8~0_combout\);

-- Location: FF_X41_Y7_N40
\convert_binary|Result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux8~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(1));

-- Location: FF_X40_Y2_N52
\division|Data_Quotient[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(1),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(2));

-- Location: FF_X37_Y4_N10
\division|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(2),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(2));

-- Location: LABCELL_X41_Y7_N27
\add|sum[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[2]~4_combout\ = ( !\add|bit_counter\(2) & ( !\add|bit_counter\(3) & ( (\add|bit_counter\(1) & (\add|state~q\ & (!\add|LessThan0~6_combout\ & !\add|bit_counter\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(1),
	datab => \add|ALT_INV_state~q\,
	datac => \add|ALT_INV_LessThan0~6_combout\,
	datad => \add|ALT_INV_bit_counter\(0),
	datae => \add|ALT_INV_bit_counter\(2),
	dataf => \add|ALT_INV_bit_counter\(3),
	combout => \add|sum[2]~4_combout\);

-- Location: FF_X41_Y7_N29
\add|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \add|sum~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(2));

-- Location: LABCELL_X31_Y4_N0
\multiplication|Data_A~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A~3_combout\ = ( \multiplication|Data_A\(1) & ( (!\multiplication|state~q\ & ((\A[2]~input_o\))) # (\multiplication|state~q\ & (!\multiplication|LessThan0~5_combout\)) ) ) # ( !\multiplication|Data_A\(1) & ( (!\multiplication|state~q\ 
-- & \A[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_LessThan0~5_combout\,
	datab => \multiplication|ALT_INV_state~q\,
	datad => \ALT_INV_A[2]~input_o\,
	dataf => \multiplication|ALT_INV_Data_A\(1),
	combout => \multiplication|Data_A~3_combout\);

-- Location: FF_X31_Y4_N2
\multiplication|Data_A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_A~3_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_A[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(2));

-- Location: LABCELL_X31_Y4_N36
\multiplication|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~9_sumout\ = SUM(( \multiplication|Data_Product\(2) ) + ( \multiplication|Data_A\(2) ) + ( \multiplication|Add0~6\ ))
-- \multiplication|Add0~10\ = CARRY(( \multiplication|Data_Product\(2) ) + ( \multiplication|Data_A\(2) ) + ( \multiplication|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_Data_A\(2),
	datad => \multiplication|ALT_INV_Data_Product\(2),
	cin => \multiplication|Add0~6\,
	sumout => \multiplication|Add0~9_sumout\,
	cout => \multiplication|Add0~10\);

-- Location: FF_X31_Y4_N37
\multiplication|Data_Product[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~9_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(2));

-- Location: LABCELL_X32_Y4_N12
\multiplication|R[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|R[2]~feeder_combout\ = ( \multiplication|Data_Product\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \multiplication|ALT_INV_Data_Product\(2),
	combout => \multiplication|R[2]~feeder_combout\);

-- Location: FF_X32_Y4_N13
\multiplication|R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|R[2]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(2));

-- Location: FF_X41_Y7_N25
\sub|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(2));

-- Location: LABCELL_X41_Y7_N6
\convert_binary|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux7~0_combout\ = ( \Operation[1]~input_o\ & ( \sub|sum\(2) & ( (!\Operation[0]~input_o\) # (\add|sum\(2)) ) ) ) # ( !\Operation[1]~input_o\ & ( \sub|sum\(2) & ( (!\Operation[0]~input_o\ & (\division|Q\(2))) # (\Operation[0]~input_o\ & 
-- ((\multiplication|R\(2)))) ) ) ) # ( \Operation[1]~input_o\ & ( !\sub|sum\(2) & ( (\Operation[0]~input_o\ & \add|sum\(2)) ) ) ) # ( !\Operation[1]~input_o\ & ( !\sub|sum\(2) & ( (!\Operation[0]~input_o\ & (\division|Q\(2))) # (\Operation[0]~input_o\ & 
-- ((\multiplication|R\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Q\(2),
	datab => \ALT_INV_Operation[0]~input_o\,
	datac => \add|ALT_INV_sum\(2),
	datad => \multiplication|ALT_INV_R\(2),
	datae => \ALT_INV_Operation[1]~input_o\,
	dataf => \sub|ALT_INV_sum\(2),
	combout => \convert_binary|Mux7~0_combout\);

-- Location: FF_X34_Y4_N40
\convert_binary|Result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux7~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(2));

-- Location: FF_X40_Y2_N43
\division|Data_Quotient[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(2),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(3));

-- Location: FF_X36_Y4_N32
\division|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(3),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(3));

-- Location: LABCELL_X31_Y4_N3
\multiplication|Data_A~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A~4_combout\ = ( \A[3]~input_o\ & ( (!\multiplication|state~q\) # ((!\multiplication|LessThan0~5_combout\ & \multiplication|Data_A\(2))) ) ) # ( !\A[3]~input_o\ & ( (!\multiplication|LessThan0~5_combout\ & (\multiplication|state~q\ & 
-- \multiplication|Data_A\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001011001100111011101100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_LessThan0~5_combout\,
	datab => \multiplication|ALT_INV_state~q\,
	datad => \multiplication|ALT_INV_Data_A\(2),
	dataf => \ALT_INV_A[3]~input_o\,
	combout => \multiplication|Data_A~4_combout\);

-- Location: FF_X31_Y4_N5
\multiplication|Data_A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_A~4_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_A[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(3));

-- Location: LABCELL_X31_Y4_N39
\multiplication|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~13_sumout\ = SUM(( \multiplication|Data_Product\(3) ) + ( \multiplication|Data_A\(3) ) + ( \multiplication|Add0~10\ ))
-- \multiplication|Add0~14\ = CARRY(( \multiplication|Data_Product\(3) ) + ( \multiplication|Data_A\(3) ) + ( \multiplication|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_Data_A\(3),
	datad => \multiplication|ALT_INV_Data_Product\(3),
	cin => \multiplication|Add0~10\,
	sumout => \multiplication|Add0~13_sumout\,
	cout => \multiplication|Add0~14\);

-- Location: FF_X31_Y4_N40
\multiplication|Data_Product[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~13_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(3));

-- Location: LABCELL_X32_Y4_N33
\multiplication|R[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|R[3]~feeder_combout\ = ( \multiplication|Data_Product\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \multiplication|ALT_INV_Data_Product\(3),
	combout => \multiplication|R[3]~feeder_combout\);

-- Location: FF_X32_Y4_N35
\multiplication|R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|R[3]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(3));

-- Location: LABCELL_X41_Y7_N12
\add|sum[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[3]~5_combout\ = ( !\add|bit_counter\(2) & ( !\add|LessThan0~6_combout\ & ( (\add|bit_counter\(0) & (!\add|bit_counter\(3) & (\add|bit_counter\(1) & \add|state~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(0),
	datab => \add|ALT_INV_bit_counter\(3),
	datac => \add|ALT_INV_bit_counter\(1),
	datad => \add|ALT_INV_state~q\,
	datae => \add|ALT_INV_bit_counter\(2),
	dataf => \add|ALT_INV_LessThan0~6_combout\,
	combout => \add|sum[3]~5_combout\);

-- Location: FF_X41_Y7_N17
\sub|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(3));

-- Location: FF_X41_Y7_N13
\add|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \add|sum~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(3));

-- Location: LABCELL_X41_Y7_N54
\convert_binary|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux6~0_combout\ = ( \Operation[0]~input_o\ & ( \add|sum\(3) & ( (\Operation[1]~input_o\) # (\multiplication|R\(3)) ) ) ) # ( !\Operation[0]~input_o\ & ( \add|sum\(3) & ( (!\Operation[1]~input_o\ & (\division|Q\(3))) # 
-- (\Operation[1]~input_o\ & ((\sub|sum\(3)))) ) ) ) # ( \Operation[0]~input_o\ & ( !\add|sum\(3) & ( (\multiplication|R\(3) & !\Operation[1]~input_o\) ) ) ) # ( !\Operation[0]~input_o\ & ( !\add|sum\(3) & ( (!\Operation[1]~input_o\ & (\division|Q\(3))) # 
-- (\Operation[1]~input_o\ & ((\sub|sum\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Q\(3),
	datab => \multiplication|ALT_INV_R\(3),
	datac => \ALT_INV_Operation[1]~input_o\,
	datad => \sub|ALT_INV_sum\(3),
	datae => \ALT_INV_Operation[0]~input_o\,
	dataf => \add|ALT_INV_sum\(3),
	combout => \convert_binary|Mux6~0_combout\);

-- Location: FF_X41_Y7_N58
\convert_binary|Result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux6~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(3));

-- Location: LABCELL_X31_Y4_N9
\multiplication|Data_A~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A~5_combout\ = ( \A[4]~input_o\ & ( (!\multiplication|state~q\) # ((!\multiplication|LessThan0~5_combout\ & \multiplication|Data_A\(3))) ) ) # ( !\A[4]~input_o\ & ( (!\multiplication|LessThan0~5_combout\ & (\multiplication|state~q\ & 
-- \multiplication|Data_A\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001011001100111011101100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_LessThan0~5_combout\,
	datab => \multiplication|ALT_INV_state~q\,
	datad => \multiplication|ALT_INV_Data_A\(3),
	dataf => \ALT_INV_A[4]~input_o\,
	combout => \multiplication|Data_A~5_combout\);

-- Location: FF_X31_Y4_N11
\multiplication|Data_A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_A~5_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|Data_A[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(4));

-- Location: LABCELL_X31_Y4_N42
\multiplication|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~17_sumout\ = SUM(( \multiplication|Data_Product\(4) ) + ( \multiplication|Data_A\(4) ) + ( \multiplication|Add0~14\ ))
-- \multiplication|Add0~18\ = CARRY(( \multiplication|Data_Product\(4) ) + ( \multiplication|Data_A\(4) ) + ( \multiplication|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_Data_A\(4),
	datad => \multiplication|ALT_INV_Data_Product\(4),
	cin => \multiplication|Add0~14\,
	sumout => \multiplication|Add0~17_sumout\,
	cout => \multiplication|Add0~18\);

-- Location: FF_X31_Y4_N43
\multiplication|Data_Product[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~17_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(4));

-- Location: FF_X32_Y4_N37
\multiplication|R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \multiplication|Data_Product\(4),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(4));

-- Location: FF_X40_Y2_N40
\division|Data_Quotient[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(3),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(4));

-- Location: FF_X39_Y3_N10
\division|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(4),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(4));

-- Location: MLABCELL_X34_Y5_N15
\add|sum[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[4]~6_combout\ = ( \sub|cout[5]~0_combout\ & ( (\add|state~q\ & (!\add|bit_counter\(3) & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_state~q\,
	datac => \add|ALT_INV_bit_counter\(3),
	datad => \add|ALT_INV_LessThan0~5_combout\,
	dataf => \sub|ALT_INV_cout[5]~0_combout\,
	combout => \add|sum[4]~6_combout\);

-- Location: FF_X35_Y5_N58
\add|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \add|sum~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(4));

-- Location: FF_X35_Y5_N52
\sub|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(4));

-- Location: LABCELL_X36_Y5_N42
\convert_binary|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux5~0_combout\ = ( \add|sum\(4) & ( \sub|sum\(4) & ( ((!\Operation[0]~input_o\ & ((\division|Q\(4)))) # (\Operation[0]~input_o\ & (\multiplication|R\(4)))) # (\Operation[1]~input_o\) ) ) ) # ( !\add|sum\(4) & ( \sub|sum\(4) & ( 
-- (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\ & ((\division|Q\(4)))) # (\Operation[0]~input_o\ & (\multiplication|R\(4))))) # (\Operation[1]~input_o\ & (((!\Operation[0]~input_o\)))) ) ) ) # ( \add|sum\(4) & ( !\sub|sum\(4) & ( 
-- (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\ & ((\division|Q\(4)))) # (\Operation[0]~input_o\ & (\multiplication|R\(4))))) # (\Operation[1]~input_o\ & (((\Operation[0]~input_o\)))) ) ) ) # ( !\add|sum\(4) & ( !\sub|sum\(4) & ( 
-- (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\ & ((\division|Q\(4)))) # (\Operation[0]~input_o\ & (\multiplication|R\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_R\(4),
	datab => \ALT_INV_Operation[1]~input_o\,
	datac => \division|ALT_INV_Q\(4),
	datad => \ALT_INV_Operation[0]~input_o\,
	datae => \add|ALT_INV_sum\(4),
	dataf => \sub|ALT_INV_sum\(4),
	combout => \convert_binary|Mux5~0_combout\);

-- Location: FF_X36_Y5_N43
\convert_binary|Result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux5~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(4));

-- Location: MLABCELL_X34_Y3_N51
\sub|sum[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|sum[0]~1_combout\ = ( \add|state~q\ & ( (\add|LessThan0~5_combout\) # (\add|bit_counter\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datad => \add|ALT_INV_LessThan0~5_combout\,
	dataf => \add|ALT_INV_state~q\,
	combout => \sub|sum[0]~1_combout\);

-- Location: MLABCELL_X34_Y6_N6
\add|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|Decoder0~0_combout\ = ( \add|bit_counter\(2) & ( !\add|bit_counter\(3) & ( (\add|bit_counter\(0) & !\add|bit_counter\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(0),
	datac => \add|ALT_INV_bit_counter\(1),
	datae => \add|ALT_INV_bit_counter\(2),
	dataf => \add|ALT_INV_bit_counter\(3),
	combout => \add|Decoder0~0_combout\);

-- Location: LABCELL_X32_Y5_N36
\sub|sum[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|sum[5]~2_combout\ = ( \sub|sum\(5) & ( \sub|Mux2~1_combout\ & ( (!\sub|sum[0]~1_combout\) # ((!\add|Decoder0~0_combout\) # (!\sub|Mux0~0_combout\ $ (!\sub|Mux1~0_combout\))) ) ) ) # ( !\sub|sum\(5) & ( \sub|Mux2~1_combout\ & ( (\sub|sum[0]~1_combout\ 
-- & (\add|Decoder0~0_combout\ & (!\sub|Mux0~0_combout\ $ (!\sub|Mux1~0_combout\)))) ) ) ) # ( \sub|sum\(5) & ( !\sub|Mux2~1_combout\ & ( (!\sub|sum[0]~1_combout\) # ((!\add|Decoder0~0_combout\) # (!\sub|Mux0~0_combout\ $ (\sub|Mux1~0_combout\))) ) ) ) # ( 
-- !\sub|sum\(5) & ( !\sub|Mux2~1_combout\ & ( (\sub|sum[0]~1_combout\ & (\add|Decoder0~0_combout\ & (!\sub|Mux0~0_combout\ $ (\sub|Mux1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000001111111101111101100000001000001001111101111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_sum[0]~1_combout\,
	datab => \sub|ALT_INV_Mux0~0_combout\,
	datac => \add|ALT_INV_Decoder0~0_combout\,
	datad => \sub|ALT_INV_Mux1~0_combout\,
	datae => \sub|ALT_INV_sum\(5),
	dataf => \sub|ALT_INV_Mux2~1_combout\,
	combout => \sub|sum[5]~2_combout\);

-- Location: FF_X32_Y5_N37
\sub|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \sub|sum[5]~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(5));

-- Location: FF_X31_Y4_N14
\multiplication|Data_A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \multiplication|Data_A\(4),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	sload => VCC,
	ena => \multiplication|state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(5));

-- Location: LABCELL_X31_Y4_N45
\multiplication|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~21_sumout\ = SUM(( \multiplication|Data_Product\(5) ) + ( \multiplication|Data_A\(5) ) + ( \multiplication|Add0~18\ ))
-- \multiplication|Add0~22\ = CARRY(( \multiplication|Data_Product\(5) ) + ( \multiplication|Data_A\(5) ) + ( \multiplication|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_Data_A\(5),
	datad => \multiplication|ALT_INV_Data_Product\(5),
	cin => \multiplication|Add0~18\,
	sumout => \multiplication|Add0~21_sumout\,
	cout => \multiplication|Add0~22\);

-- Location: FF_X31_Y4_N46
\multiplication|Data_Product[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~21_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(5));

-- Location: LABCELL_X32_Y4_N57
\multiplication|R[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|R[5]~feeder_combout\ = ( \multiplication|Data_Product\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \multiplication|ALT_INV_Data_Product\(5),
	combout => \multiplication|R[5]~feeder_combout\);

-- Location: FF_X32_Y4_N58
\multiplication|R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|R[5]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(5));

-- Location: FF_X39_Y3_N25
\division|Data_Quotient[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(4),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(5));

-- Location: FF_X34_Y3_N37
\division|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(5),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(5));

-- Location: LABCELL_X35_Y4_N0
\add|sum[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[5]~7_combout\ = ( \add|sum\(5) & ( \add|state~q\ & ( (!\add|LessThan0~6_combout\ & (((!\add|Decoder0~0_combout\) # (\add|sum~2_combout\)))) # (\add|LessThan0~6_combout\ & (\add|cout\(5))) ) ) ) # ( !\add|sum\(5) & ( \add|state~q\ & ( 
-- (!\add|LessThan0~6_combout\ & (((\add|Decoder0~0_combout\ & \add|sum~2_combout\)))) # (\add|LessThan0~6_combout\ & (\add|cout\(5))) ) ) ) # ( \add|sum\(5) & ( !\add|state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010001000110111011000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_LessThan0~6_combout\,
	datab => \add|ALT_INV_cout\(5),
	datac => \add|ALT_INV_Decoder0~0_combout\,
	datad => \add|ALT_INV_sum~2_combout\,
	datae => \add|ALT_INV_sum\(5),
	dataf => \add|ALT_INV_state~q\,
	combout => \add|sum[5]~7_combout\);

-- Location: FF_X35_Y4_N2
\add|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|sum[5]~7_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(5));

-- Location: MLABCELL_X34_Y4_N30
\convert_binary|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux4~0_combout\ = ( \division|Q\(5) & ( \add|sum\(5) & ( (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\) # ((\multiplication|R\(5))))) # (\Operation[1]~input_o\ & (((\sub|sum\(5))) # (\Operation[0]~input_o\))) ) ) ) # ( 
-- !\division|Q\(5) & ( \add|sum\(5) & ( (!\Operation[1]~input_o\ & (\Operation[0]~input_o\ & ((\multiplication|R\(5))))) # (\Operation[1]~input_o\ & (((\sub|sum\(5))) # (\Operation[0]~input_o\))) ) ) ) # ( \division|Q\(5) & ( !\add|sum\(5) & ( 
-- (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\) # ((\multiplication|R\(5))))) # (\Operation[1]~input_o\ & (!\Operation[0]~input_o\ & (\sub|sum\(5)))) ) ) ) # ( !\division|Q\(5) & ( !\add|sum\(5) & ( (!\Operation[1]~input_o\ & (\Operation[0]~input_o\ 
-- & ((\multiplication|R\(5))))) # (\Operation[1]~input_o\ & (!\Operation[0]~input_o\ & (\sub|sum\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Operation[1]~input_o\,
	datab => \ALT_INV_Operation[0]~input_o\,
	datac => \sub|ALT_INV_sum\(5),
	datad => \multiplication|ALT_INV_R\(5),
	datae => \division|ALT_INV_Q\(5),
	dataf => \add|ALT_INV_sum\(5),
	combout => \convert_binary|Mux4~0_combout\);

-- Location: FF_X34_Y4_N31
\convert_binary|Result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux4~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(5));

-- Location: LABCELL_X31_Y4_N21
\multiplication|Data_A[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A[6]~feeder_combout\ = \multiplication|Data_A\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_Data_A\(5),
	combout => \multiplication|Data_A[6]~feeder_combout\);

-- Location: FF_X31_Y4_N22
\multiplication|Data_A[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_A[6]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(6));

-- Location: LABCELL_X31_Y4_N48
\multiplication|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~25_sumout\ = SUM(( \multiplication|Data_Product\(6) ) + ( \multiplication|Data_A\(6) ) + ( \multiplication|Add0~22\ ))
-- \multiplication|Add0~26\ = CARRY(( \multiplication|Data_Product\(6) ) + ( \multiplication|Data_A\(6) ) + ( \multiplication|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplication|ALT_INV_Data_A\(6),
	datad => \multiplication|ALT_INV_Data_Product\(6),
	cin => \multiplication|Add0~22\,
	sumout => \multiplication|Add0~25_sumout\,
	cout => \multiplication|Add0~26\);

-- Location: FF_X31_Y4_N49
\multiplication|Data_Product[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~25_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(6));

-- Location: FF_X32_Y4_N1
\multiplication|R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \multiplication|Data_Product\(6),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(6));

-- Location: MLABCELL_X34_Y6_N48
\add|sum[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[6]~8_combout\ = ( !\add|bit_counter\(0) & ( \add|bit_counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \add|ALT_INV_bit_counter\(2),
	datae => \add|ALT_INV_bit_counter\(0),
	combout => \add|sum[6]~8_combout\);

-- Location: MLABCELL_X34_Y5_N6
\add|sum[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[6]~9_combout\ = ( \add|sum[6]~8_combout\ & ( \add|state~q\ & ( (!\add|bit_counter\(3) & (\add|bit_counter\(1) & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_LessThan0~5_combout\,
	datac => \add|ALT_INV_bit_counter\(3),
	datad => \add|ALT_INV_bit_counter\(1),
	datae => \add|ALT_INV_sum[6]~8_combout\,
	dataf => \add|ALT_INV_state~q\,
	combout => \add|sum[6]~9_combout\);

-- Location: FF_X35_Y5_N46
\add|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \add|sum~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(6));

-- Location: FF_X35_Y5_N40
\sub|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(6));

-- Location: FF_X39_Y3_N28
\division|Data_Quotient[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(5),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	sload => VCC,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(6));

-- Location: MLABCELL_X34_Y4_N24
\division|Q[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Q[6]~feeder_combout\ = ( \division|Data_Quotient\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \division|ALT_INV_Data_Quotient\(6),
	combout => \division|Q[6]~feeder_combout\);

-- Location: FF_X34_Y4_N26
\division|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Q[6]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(6));

-- Location: MLABCELL_X34_Y4_N48
\convert_binary|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux3~0_combout\ = ( \Operation[0]~input_o\ & ( \division|Q\(6) & ( (!\Operation[1]~input_o\ & (\multiplication|R\(6))) # (\Operation[1]~input_o\ & ((\add|sum\(6)))) ) ) ) # ( !\Operation[0]~input_o\ & ( \division|Q\(6) & ( 
-- (!\Operation[1]~input_o\) # (\sub|sum\(6)) ) ) ) # ( \Operation[0]~input_o\ & ( !\division|Q\(6) & ( (!\Operation[1]~input_o\ & (\multiplication|R\(6))) # (\Operation[1]~input_o\ & ((\add|sum\(6)))) ) ) ) # ( !\Operation[0]~input_o\ & ( !\division|Q\(6) & 
-- ( (\Operation[1]~input_o\ & \sub|sum\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_R\(6),
	datab => \add|ALT_INV_sum\(6),
	datac => \ALT_INV_Operation[1]~input_o\,
	datad => \sub|ALT_INV_sum\(6),
	datae => \ALT_INV_Operation[0]~input_o\,
	dataf => \division|ALT_INV_Q\(6),
	combout => \convert_binary|Mux3~0_combout\);

-- Location: FF_X34_Y4_N50
\convert_binary|Result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux3~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(6));

-- Location: FF_X31_Y3_N50
\multiplication|Data_A[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \multiplication|Data_A\(6),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	sload => VCC,
	ena => \multiplication|state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(7));

-- Location: LABCELL_X31_Y4_N51
\multiplication|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~29_sumout\ = SUM(( \multiplication|Data_Product\(7) ) + ( \multiplication|Data_A\(7) ) + ( \multiplication|Add0~26\ ))
-- \multiplication|Add0~30\ = CARRY(( \multiplication|Data_Product\(7) ) + ( \multiplication|Data_A\(7) ) + ( \multiplication|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_Data_A\(7),
	datad => \multiplication|ALT_INV_Data_Product\(7),
	cin => \multiplication|Add0~26\,
	sumout => \multiplication|Add0~29_sumout\,
	cout => \multiplication|Add0~30\);

-- Location: FF_X31_Y4_N52
\multiplication|Data_Product[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~29_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(7));

-- Location: LABCELL_X32_Y4_N21
\multiplication|R[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|R[7]~feeder_combout\ = ( \multiplication|Data_Product\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \multiplication|ALT_INV_Data_Product\(7),
	combout => \multiplication|R[7]~feeder_combout\);

-- Location: FF_X32_Y4_N22
\multiplication|R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|R[7]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(7));

-- Location: LABCELL_X39_Y3_N30
\division|Data_Quotient[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_Quotient[7]~feeder_combout\ = ( \division|Data_Quotient\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \division|ALT_INV_Data_Quotient\(6),
	combout => \division|Data_Quotient[7]~feeder_combout\);

-- Location: FF_X39_Y3_N31
\division|Data_Quotient[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Data_Quotient[7]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(7));

-- Location: MLABCELL_X34_Y4_N54
\division|Q[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Q[7]~feeder_combout\ = ( \division|Data_Quotient\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \division|ALT_INV_Data_Quotient\(7),
	combout => \division|Q[7]~feeder_combout\);

-- Location: FF_X34_Y4_N56
\division|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Q[7]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(7));

-- Location: MLABCELL_X34_Y4_N12
\add|sum[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[7]~feeder_combout\ = ( \add|sum~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \add|ALT_INV_sum~2_combout\,
	combout => \add|sum[7]~feeder_combout\);

-- Location: MLABCELL_X34_Y5_N9
\add|sum[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[7]~11_combout\ = ( \add|sum[7]~10_combout\ & ( \add|state~q\ & ( (\add|bit_counter\(1) & (!\add|bit_counter\(3) & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_LessThan0~5_combout\,
	datac => \add|ALT_INV_bit_counter\(1),
	datad => \add|ALT_INV_bit_counter\(3),
	datae => \add|ALT_INV_sum[7]~10_combout\,
	dataf => \add|ALT_INV_state~q\,
	combout => \add|sum[7]~11_combout\);

-- Location: FF_X34_Y4_N14
\add|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|sum[7]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \add|sum[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(7));

-- Location: FF_X34_Y4_N16
\sub|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(7));

-- Location: MLABCELL_X34_Y4_N42
\convert_binary|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux2~0_combout\ = ( \Operation[1]~input_o\ & ( \sub|sum\(7) & ( (!\Operation[0]~input_o\) # (\add|sum\(7)) ) ) ) # ( !\Operation[1]~input_o\ & ( \sub|sum\(7) & ( (!\Operation[0]~input_o\ & ((\division|Q\(7)))) # (\Operation[0]~input_o\ & 
-- (\multiplication|R\(7))) ) ) ) # ( \Operation[1]~input_o\ & ( !\sub|sum\(7) & ( (\Operation[0]~input_o\ & \add|sum\(7)) ) ) ) # ( !\Operation[1]~input_o\ & ( !\sub|sum\(7) & ( (!\Operation[0]~input_o\ & ((\division|Q\(7)))) # (\Operation[0]~input_o\ & 
-- (\multiplication|R\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_R\(7),
	datab => \ALT_INV_Operation[0]~input_o\,
	datac => \division|ALT_INV_Q\(7),
	datad => \add|ALT_INV_sum\(7),
	datae => \ALT_INV_Operation[1]~input_o\,
	dataf => \sub|ALT_INV_sum\(7),
	combout => \convert_binary|Mux2~0_combout\);

-- Location: FF_X34_Y4_N43
\convert_binary|Result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux2~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(7));

-- Location: LABCELL_X31_Y4_N18
\multiplication|Data_A[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Data_A[8]~feeder_combout\ = ( \multiplication|Data_A\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \multiplication|ALT_INV_Data_A\(7),
	combout => \multiplication|Data_A[8]~feeder_combout\);

-- Location: FF_X31_Y4_N20
\multiplication|Data_A[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Data_A[8]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(8));

-- Location: LABCELL_X31_Y4_N54
\multiplication|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~33_sumout\ = SUM(( \multiplication|Data_Product\(8) ) + ( \multiplication|Data_A\(8) ) + ( \multiplication|Add0~30\ ))
-- \multiplication|Add0~34\ = CARRY(( \multiplication|Data_Product\(8) ) + ( \multiplication|Data_A\(8) ) + ( \multiplication|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplication|ALT_INV_Data_A\(8),
	datad => \multiplication|ALT_INV_Data_Product\(8),
	cin => \multiplication|Add0~30\,
	sumout => \multiplication|Add0~33_sumout\,
	cout => \multiplication|Add0~34\);

-- Location: FF_X31_Y4_N55
\multiplication|Data_Product[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~33_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(8));

-- Location: LABCELL_X32_Y4_N24
\multiplication|R[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|R[8]~feeder_combout\ = ( \multiplication|Data_Product\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \multiplication|ALT_INV_Data_Product\(8),
	combout => \multiplication|R[8]~feeder_combout\);

-- Location: FF_X32_Y4_N25
\multiplication|R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|R[8]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(8));

-- Location: MLABCELL_X34_Y5_N21
\add|sum[8]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[8]~12_combout\ = ( \add|bit_counter\(3) & ( !\add|bit_counter\(0) & ( (\add|state~q\ & (\add|sum[9]~0_combout\ & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_state~q\,
	datac => \add|ALT_INV_LessThan0~5_combout\,
	datad => \add|ALT_INV_sum[9]~0_combout\,
	datae => \add|ALT_INV_bit_counter\(3),
	dataf => \add|ALT_INV_bit_counter\(0),
	combout => \add|sum[8]~12_combout\);

-- Location: FF_X34_Y5_N1
\add|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \add|sum~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(8));

-- Location: FF_X34_Y5_N4
\sub|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(8));

-- Location: LABCELL_X39_Y3_N33
\division|Data_Quotient[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_Quotient[8]~feeder_combout\ = ( \division|Data_Quotient\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \division|ALT_INV_Data_Quotient\(7),
	combout => \division|Data_Quotient[8]~feeder_combout\);

-- Location: FF_X39_Y3_N34
\division|Data_Quotient[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Data_Quotient[8]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient[8]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y4_N21
\division|Q[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Q[8]~feeder_combout\ = ( \division|Data_Quotient[8]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \division|ALT_INV_Data_Quotient[8]~DUPLICATE_q\,
	combout => \division|Q[8]~feeder_combout\);

-- Location: FF_X34_Y4_N22
\division|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Q[8]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(8));

-- Location: MLABCELL_X34_Y4_N36
\convert_binary|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux1~0_combout\ = ( \Operation[1]~input_o\ & ( \division|Q\(8) & ( (!\Operation[0]~input_o\ & ((\sub|sum\(8)))) # (\Operation[0]~input_o\ & (\add|sum\(8))) ) ) ) # ( !\Operation[1]~input_o\ & ( \division|Q\(8) & ( (!\Operation[0]~input_o\) 
-- # (\multiplication|R\(8)) ) ) ) # ( \Operation[1]~input_o\ & ( !\division|Q\(8) & ( (!\Operation[0]~input_o\ & ((\sub|sum\(8)))) # (\Operation[0]~input_o\ & (\add|sum\(8))) ) ) ) # ( !\Operation[1]~input_o\ & ( !\division|Q\(8) & ( (\multiplication|R\(8) 
-- & \Operation[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_R\(8),
	datab => \add|ALT_INV_sum\(8),
	datac => \sub|ALT_INV_sum\(8),
	datad => \ALT_INV_Operation[0]~input_o\,
	datae => \ALT_INV_Operation[1]~input_o\,
	dataf => \division|ALT_INV_Q\(8),
	combout => \convert_binary|Mux1~0_combout\);

-- Location: FF_X34_Y4_N37
\convert_binary|Result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux1~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(8));

-- Location: MLABCELL_X34_Y5_N54
\add|sum[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|sum[9]~13_combout\ = ( \add|bit_counter\(3) & ( \add|state~q\ & ( (\add|bit_counter\(0) & (\add|sum[9]~0_combout\ & ((\add|LessThan0~5_combout\) # (\add|bit_counter\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \add|ALT_INV_bit_counter\(31),
	datab => \add|ALT_INV_bit_counter\(0),
	datac => \add|ALT_INV_sum[9]~0_combout\,
	datad => \add|ALT_INV_LessThan0~5_combout\,
	datae => \add|ALT_INV_bit_counter\(3),
	dataf => \add|ALT_INV_state~q\,
	combout => \add|sum[9]~13_combout\);

-- Location: FF_X32_Y5_N31
\sub|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \sub|sum~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|sum\(9));

-- Location: FF_X39_Y3_N35
\division|Data_Quotient[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Data_Quotient[8]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(8));

-- Location: LABCELL_X39_Y3_N24
\division|Data_Quotient[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|Data_Quotient[9]~feeder_combout\ = \division|Data_Quotient\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \division|ALT_INV_Data_Quotient\(8),
	combout => \division|Data_Quotient[9]~feeder_combout\);

-- Location: FF_X39_Y3_N26
\division|Data_Quotient[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|Data_Quotient[9]~feeder_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \division|ALT_INV_state.S2~q\,
	ena => \division|Data_Quotient[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Data_Quotient\(9));

-- Location: FF_X39_Y3_N16
\division|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_Quotient\(9),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|Q\(9));

-- Location: FF_X32_Y5_N4
\add|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \add|sum~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \add|sum[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|sum\(9));

-- Location: FF_X31_Y4_N29
\multiplication|Data_A[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \multiplication|Data_A\(8),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	sload => VCC,
	ena => \multiplication|state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_A\(9));

-- Location: LABCELL_X31_Y4_N57
\multiplication|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|Add0~37_sumout\ = SUM(( \multiplication|Data_Product\(9) ) + ( \multiplication|Data_A\(9) ) + ( \multiplication|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplication|ALT_INV_Data_A\(9),
	datad => \multiplication|ALT_INV_Data_Product\(9),
	cin => \multiplication|Add0~34\,
	sumout => \multiplication|Add0~37_sumout\);

-- Location: FF_X31_Y4_N58
\multiplication|Data_Product[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|Add0~37_sumout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \multiplication|LessThan0~5_combout\,
	ena => \multiplication|Data_Product[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|Data_Product\(9));

-- Location: FF_X32_Y4_N46
\multiplication|R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \multiplication|Data_Product\(9),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplication|R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|R\(9));

-- Location: MLABCELL_X34_Y4_N0
\convert_binary|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux0~0_combout\ = ( \Operation[1]~input_o\ & ( \multiplication|R\(9) & ( (!\Operation[0]~input_o\ & (\sub|sum\(9))) # (\Operation[0]~input_o\ & ((\add|sum\(9)))) ) ) ) # ( !\Operation[1]~input_o\ & ( \multiplication|R\(9) & ( 
-- (\Operation[0]~input_o\) # (\division|Q\(9)) ) ) ) # ( \Operation[1]~input_o\ & ( !\multiplication|R\(9) & ( (!\Operation[0]~input_o\ & (\sub|sum\(9))) # (\Operation[0]~input_o\ & ((\add|sum\(9)))) ) ) ) # ( !\Operation[1]~input_o\ & ( 
-- !\multiplication|R\(9) & ( (\division|Q\(9) & !\Operation[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sub|ALT_INV_sum\(9),
	datab => \division|ALT_INV_Q\(9),
	datac => \add|ALT_INV_sum\(9),
	datad => \ALT_INV_Operation[0]~input_o\,
	datae => \ALT_INV_Operation[1]~input_o\,
	dataf => \multiplication|ALT_INV_R\(9),
	combout => \convert_binary|Mux0~0_combout\);

-- Location: FF_X34_Y4_N1
\convert_binary|Result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux0~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Result\(9));

-- Location: FF_X37_Y4_N8
\division|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(0),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(0));

-- Location: LABCELL_X41_Y7_N18
\convert_binary|Remainder[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Remainder[0]~0_combout\ = ( !\Operation[1]~input_o\ & ( \RST_N~input_o\ & ( !\Operation[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Operation[0]~input_o\,
	datae => \ALT_INV_Operation[1]~input_o\,
	dataf => \ALT_INV_RST_N~input_o\,
	combout => \convert_binary|Remainder[0]~0_combout\);

-- Location: FF_X37_Y4_N31
\convert_binary|Remainder[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(0),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(0));

-- Location: FF_X36_Y3_N29
\division|R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(1),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(1));

-- Location: FF_X36_Y4_N13
\convert_binary|Remainder[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(1),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(1));

-- Location: FF_X37_Y3_N29
\division|R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(2),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(2));

-- Location: FF_X42_Y4_N49
\convert_binary|Remainder[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(2),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(2));

-- Location: FF_X37_Y3_N23
\division|R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(3),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(3));

-- Location: FF_X42_Y4_N46
\convert_binary|Remainder[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(3),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(3));

-- Location: FF_X37_Y3_N8
\division|R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(4),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(4));

-- Location: FF_X37_Y4_N52
\convert_binary|Remainder[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(4),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(4));

-- Location: FF_X37_Y3_N26
\division|R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(5),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(5));

-- Location: FF_X40_Y5_N56
\convert_binary|Remainder[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(5),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(5));

-- Location: FF_X36_Y3_N40
\division|R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(6),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(6));

-- Location: FF_X36_Y4_N37
\convert_binary|Remainder[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(6),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(6));

-- Location: FF_X37_Y4_N5
\division|R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(7),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(7));

-- Location: FF_X37_Y4_N55
\convert_binary|Remainder[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(7),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(7));

-- Location: FF_X36_Y3_N34
\division|R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(8),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(8));

-- Location: FF_X37_Y4_N49
\convert_binary|Remainder[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(8),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(8));

-- Location: FF_X37_Y3_N20
\division|R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|Data_A\(9),
	clrn => \RST_N~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \division|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|R\(9));

-- Location: FF_X36_Y4_N55
\convert_binary|Remainder[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(9),
	sload => VCC,
	ena => \convert_binary|Remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Remainder\(9));

-- Location: LABCELL_X29_Y4_N42
\multiplication|DONE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplication|DONE~0_combout\ = ( \multiplication|DONE~q\ & ( \multiplication|state~q\ ) ) # ( !\multiplication|DONE~q\ & ( \multiplication|state~q\ & ( (\multiplication|LessThan0~5_combout\ & \RST_N~input_o\) ) ) ) # ( \multiplication|DONE~q\ & ( 
-- !\multiplication|state~q\ & ( (!\Start~input_o\) # (!\RST_N~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Start~input_o\,
	datac => \multiplication|ALT_INV_LessThan0~5_combout\,
	datad => \ALT_INV_RST_N~input_o\,
	datae => \multiplication|ALT_INV_DONE~q\,
	dataf => \multiplication|ALT_INV_state~q\,
	combout => \multiplication|DONE~0_combout\);

-- Location: FF_X29_Y4_N43
\multiplication|DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \multiplication|DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplication|DONE~q\);

-- Location: MLABCELL_X34_Y3_N0
\division|DONE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|DONE~0_combout\ = ( \division|DONE~q\ & ( \division|state.S1~q\ ) ) # ( !\division|DONE~q\ & ( \division|state.S1~q\ & ( (\division|Selector22~0_combout\ & (\RST_N~input_o\ & !\division|state.S2~q\)) ) ) ) # ( \division|DONE~q\ & ( 
-- !\division|state.S1~q\ & ( (!\RST_N~input_o\) # (((!\division|Selector22~0_combout\ & !\Start~input_o\)) # (\division|state.S2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011001111111100010001000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \division|ALT_INV_Selector22~0_combout\,
	datab => \ALT_INV_RST_N~input_o\,
	datac => \ALT_INV_Start~input_o\,
	datad => \division|ALT_INV_state.S2~q\,
	datae => \division|ALT_INV_DONE~q\,
	dataf => \division|ALT_INV_state.S1~q\,
	combout => \division|DONE~0_combout\);

-- Location: FF_X34_Y3_N2
\division|DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|DONE~q\);

-- Location: MLABCELL_X34_Y3_N30
\add|DONE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \add|DONE~0_combout\ = ( \add|DONE~q\ & ( \add|state~q\ ) ) # ( !\add|DONE~q\ & ( \add|state~q\ & ( (\RST_N~input_o\ & \add|LessThan0~6_combout\) ) ) ) # ( \add|DONE~q\ & ( !\add|state~q\ & ( (!\RST_N~input_o\) # (!\Start~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_RST_N~input_o\,
	datac => \ALT_INV_Start~input_o\,
	datad => \add|ALT_INV_LessThan0~6_combout\,
	datae => \add|ALT_INV_DONE~q\,
	dataf => \add|ALT_INV_state~q\,
	combout => \add|DONE~0_combout\);

-- Location: FF_X34_Y3_N31
\add|DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \add|DONE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \add|DONE~q\);

-- Location: MLABCELL_X34_Y3_N6
\convert_binary|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux10~0_combout\ = ( \division|DONE~q\ & ( \add|DONE~q\ & ( ((!\Operation[0]~input_o\) # (\multiplication|DONE~q\)) # (\Operation[1]~input_o\) ) ) ) # ( !\division|DONE~q\ & ( \add|DONE~q\ & ( ((\multiplication|DONE~q\ & 
-- \Operation[0]~input_o\)) # (\Operation[1]~input_o\) ) ) ) # ( \division|DONE~q\ & ( !\add|DONE~q\ & ( (!\Operation[1]~input_o\ & ((!\Operation[0]~input_o\) # (\multiplication|DONE~q\))) ) ) ) # ( !\division|DONE~q\ & ( !\add|DONE~q\ & ( 
-- (!\Operation[1]~input_o\ & (\multiplication|DONE~q\ & \Operation[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010101000101010001001010111010101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Operation[1]~input_o\,
	datab => \multiplication|ALT_INV_DONE~q\,
	datac => \ALT_INV_Operation[0]~input_o\,
	datae => \division|ALT_INV_DONE~q\,
	dataf => \add|ALT_INV_DONE~q\,
	combout => \convert_binary|Mux10~0_combout\);

-- Location: LABCELL_X1_Y18_N15
\convert_binary|Done~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Done~feeder_combout\ = ( \convert_binary|Mux10~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \convert_binary|ALT_INV_Mux10~0_combout\,
	combout => \convert_binary|Done~feeder_combout\);

-- Location: FF_X1_Y18_N17
\convert_binary|Done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Done~feeder_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|Done~q\);

-- Location: MLABCELL_X34_Y3_N18
\sub|cout_sub_overflow~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sub|cout_sub_overflow~0_combout\ = ( \add|state~q\ & ( (!\add|LessThan0~6_combout\ & ((\sub|cout_sub_overflow~q\))) # (\add|LessThan0~6_combout\ & (!\sub|Mux2~1_combout\)) ) ) # ( !\add|state~q\ & ( \sub|cout_sub_overflow~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \add|ALT_INV_LessThan0~6_combout\,
	datac => \sub|ALT_INV_Mux2~1_combout\,
	datad => \sub|ALT_INV_cout_sub_overflow~q\,
	dataf => \add|ALT_INV_state~q\,
	combout => \sub|cout_sub_overflow~0_combout\);

-- Location: FF_X34_Y3_N19
\sub|cout_sub_overflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \sub|cout_sub_overflow~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sub|cout_sub_overflow~q\);

-- Location: MLABCELL_X34_Y3_N21
\convert_binary|EOverflow_sub~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|EOverflow_sub~0_combout\ = ( \sub|cout_sub_overflow~q\ & ( ((\Operation[1]~input_o\ & !\Operation[0]~input_o\)) # (\convert_binary|EOverflow_sub~q\) ) ) # ( !\sub|cout_sub_overflow~q\ & ( (\convert_binary|EOverflow_sub~q\ & 
-- ((!\Operation[1]~input_o\) # (\Operation[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111101010000111111110101000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Operation[1]~input_o\,
	datac => \ALT_INV_Operation[0]~input_o\,
	datad => \convert_binary|ALT_INV_EOverflow_sub~q\,
	dataf => \sub|ALT_INV_cout_sub_overflow~q\,
	combout => \convert_binary|EOverflow_sub~0_combout\);

-- Location: FF_X34_Y3_N23
\convert_binary|EOverflow_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|EOverflow_sub~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|EOverflow_sub~q\);

-- Location: MLABCELL_X34_Y3_N15
\division|B_OVERFLOW~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \division|B_OVERFLOW~0_combout\ = ( \division|state.S0~q\ & ( \division|B_OVERFLOW~q\ ) ) # ( !\division|state.S0~q\ & ( ((!\Start~input_o\ & \division|Mux1~0_combout\)) # (\division|B_OVERFLOW~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Start~input_o\,
	datac => \division|ALT_INV_Mux1~0_combout\,
	datad => \division|ALT_INV_B_OVERFLOW~q\,
	dataf => \division|ALT_INV_state.S0~q\,
	combout => \division|B_OVERFLOW~0_combout\);

-- Location: FF_X34_Y3_N16
\division|B_OVERFLOW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \division|B_OVERFLOW~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \division|B_OVERFLOW~q\);

-- Location: MLABCELL_X34_Y3_N12
\convert_binary|EB_overflow_div~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|EB_overflow_div~0_combout\ = ( \division|B_OVERFLOW~q\ & ( ((!\Operation[0]~input_o\ & !\Operation[1]~input_o\)) # (\convert_binary|EB_overflow_div~q\) ) ) # ( !\division|B_OVERFLOW~q\ & ( (\convert_binary|EB_overflow_div~q\ & 
-- ((\Operation[1]~input_o\) # (\Operation[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111000000111111111100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Operation[0]~input_o\,
	datac => \ALT_INV_Operation[1]~input_o\,
	datad => \convert_binary|ALT_INV_EB_overflow_div~q\,
	dataf => \division|ALT_INV_B_OVERFLOW~q\,
	combout => \convert_binary|EB_overflow_div~0_combout\);

-- Location: FF_X34_Y3_N14
\convert_binary|EB_overflow_div\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|EB_overflow_div~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|EB_overflow_div~q\);

-- Location: LABCELL_X43_Y5_N0
\convert_binary|int_data_5r[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_5r[2]~0_combout\ = ( \convert_binary|EOverflow_sub~q\ & ( \convert_binary|EB_overflow_div~q\ ) ) # ( !\convert_binary|EOverflow_sub~q\ & ( \convert_binary|EB_overflow_div~q\ ) ) # ( \convert_binary|EOverflow_sub~q\ & ( 
-- !\convert_binary|EB_overflow_div~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|ALT_INV_EOverflow_sub~q\,
	dataf => \convert_binary|ALT_INV_EB_overflow_div~q\,
	combout => \convert_binary|int_data_5r[2]~0_combout\);

-- Location: FF_X41_Y4_N23
\convert_binary|RResult[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux0~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(9));

-- Location: FF_X41_Y4_N50
\convert_binary|RResult[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux1~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(8));

-- Location: FF_X41_Y4_N56
\convert_binary|RResult[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux2~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(7));

-- Location: FF_X41_Y4_N20
\convert_binary|RResult[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux3~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(6));

-- Location: FF_X41_Y4_N53
\convert_binary|RResult[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux4~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(5));

-- Location: FF_X40_Y4_N32
\convert_binary|RResult[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \convert_binary|Mux5~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(4));

-- Location: FF_X41_Y7_N56
\convert_binary|RResult[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux6~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(3));

-- Location: LABCELL_X39_Y4_N30
\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ = SUM(( \convert_binary|RResult\(3) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ = CARRY(( \convert_binary|RResult\(3) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(3),
	cin => GND,
	sharein => GND,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~30\,
	shareout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~31\);

-- Location: LABCELL_X39_Y4_N33
\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ = SUM(( !\convert_binary|RResult\(4) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ = CARRY(( !\convert_binary|RResult\(4) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ = SHARE(\convert_binary|RResult\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(4),
	cin => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~30\,
	sharein => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~31\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~26\,
	shareout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~27\);

-- Location: LABCELL_X39_Y4_N36
\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ = SUM(( \convert_binary|RResult\(5) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ = CARRY(( \convert_binary|RResult\(5) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(5),
	cin => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~26\,
	sharein => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~27\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~22\,
	shareout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~23\);

-- Location: LABCELL_X39_Y4_N39
\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ = SUM(( !\convert_binary|RResult\(6) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ = CARRY(( !\convert_binary|RResult\(6) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = SHARE(\convert_binary|RResult\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(6),
	cin => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~22\,
	sharein => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~23\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	shareout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

-- Location: LABCELL_X39_Y4_N42
\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ = SUM(( !\convert_binary|RResult\(7) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ = CARRY(( !\convert_binary|RResult\(7) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ = SHARE(\convert_binary|RResult\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(7),
	cin => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	sharein => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~10\,
	shareout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~11\);

-- Location: LABCELL_X39_Y4_N45
\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ = SUM(( \convert_binary|RResult\(8) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ = CARRY(( \convert_binary|RResult\(8) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(8),
	cin => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~10\,
	sharein => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~11\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~14\,
	shareout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~15\);

-- Location: LABCELL_X39_Y4_N48
\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ = SUM(( \convert_binary|RResult\(9) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ = CARRY(( \convert_binary|RResult\(9) ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(9),
	cin => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~14\,
	sharein => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~15\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~6\,
	shareout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~7\);

-- Location: LABCELL_X39_Y4_N51
\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~6\,
	sharein => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~7\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: LABCELL_X39_Y4_N12
\convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~4_combout\ = (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \convert_binary|RResult\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(8),
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~4_combout\);

-- Location: MLABCELL_X37_Y4_N42
\convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~5_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ & ( 
-- !\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~5_combout\);

-- Location: MLABCELL_X37_Y4_N45
\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ & ( 
-- !\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: MLABCELL_X37_Y4_N3
\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~8_combout\ = ( \convert_binary|RResult\(6) & ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \convert_binary|ALT_INV_RResult\(6),
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~8_combout\);

-- Location: LABCELL_X39_Y4_N15
\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ & ( 
-- !\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15_combout\);

-- Location: LABCELL_X39_Y4_N3
\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~16_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \convert_binary|RResult\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(4),
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~16_combout\);

-- Location: FF_X41_Y7_N8
\convert_binary|RResult[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux7~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(2));

-- Location: MLABCELL_X37_Y4_N12
\convert_binary|Div3|auto_generated|divider|divider|op_8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~38_cout\);

-- Location: MLABCELL_X37_Y4_N15
\convert_binary|Div3|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( \convert_binary|RResult\(2) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_8~38_cout\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~34\ = CARRY(( \convert_binary|RResult\(2) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(2),
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~38_cout\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~34\);

-- Location: MLABCELL_X37_Y4_N18
\convert_binary|Div3|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- ((\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\))) # (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RResult\(3))) ) + ( VCC ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~34\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RResult\(3))) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(3),
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~34\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~30\);

-- Location: MLABCELL_X37_Y4_N21
\convert_binary|Div3|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~16_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15_combout\) ) + ( GND ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~30\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~26\ = CARRY(( (\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~16_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15_combout\) ) + ( GND ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~30\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~26\);

-- Location: MLABCELL_X37_Y4_N24
\convert_binary|Div3|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- ((\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\))) # (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RResult\(5))) ) + ( VCC ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~26\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RResult\(5))) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(5),
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~26\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~22\);

-- Location: MLABCELL_X37_Y4_N27
\convert_binary|Div3|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~8_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~22\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~18\ = CARRY(( (\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~8_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~22\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X37_Y4_N30
\convert_binary|Div3|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\))) 
-- # (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RResult\(7))) ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_8~18\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RResult\(7))) ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(7),
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~18\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X37_Y4_N33
\convert_binary|Div3|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (\convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~4_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~5_combout\) ) + ( GND ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~10\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~14\ = CARRY(( (\convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~4_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~5_combout\) ) + ( GND ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~10\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X37_Y4_N36
\convert_binary|Div3|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\))) 
-- # (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RResult\(9))) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(9),
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~14\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_8~6_cout\);

-- Location: MLABCELL_X37_Y4_N39
\convert_binary|Div3|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X37_Y4_N48
\convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~1_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ & ( 
-- !\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datae => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~1_combout\);

-- Location: MLABCELL_X37_Y4_N6
\convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~2_combout\ = (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \convert_binary|RResult\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(7),
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~2_combout\);

-- Location: LABCELL_X36_Y4_N15
\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~9_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\ ) # ( !\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\ & ( 
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~9_combout\);

-- Location: MLABCELL_X37_Y4_N57
\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11_combout\ = (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11_combout\);

-- Location: MLABCELL_X37_Y4_N0
\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12_combout\ = ( \convert_binary|RResult\(5) & ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \convert_binary|ALT_INV_RResult\(5),
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12_combout\);

-- Location: MLABCELL_X37_Y4_N9
\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~17_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15_combout\ ) # ( !\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~15_combout\ & ( 
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~17_combout\);

-- Location: MLABCELL_X37_Y4_N54
\convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19_combout\ = ( \convert_binary|RResult\(3) & ( (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) ) ) # ( !\convert_binary|RResult\(3) & ( (!\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\,
	dataf => \convert_binary|ALT_INV_RResult\(3),
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19_combout\);

-- Location: FF_X36_Y5_N56
\convert_binary|RResult[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux8~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(1));

-- Location: LABCELL_X36_Y4_N18
\convert_binary|Div3|auto_generated|divider|divider|op_9~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~38_cout\);

-- Location: LABCELL_X36_Y4_N21
\convert_binary|Div3|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( \convert_binary|RResult\(1) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~38_cout\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~34\ = CARRY(( \convert_binary|RResult\(1) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(1),
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~38_cout\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X36_Y4_N24
\convert_binary|Div3|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_8~33_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RResult\(2))) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~34\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_8~33_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RResult\(2))) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(2),
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~34\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X36_Y4_N27
\convert_binary|Div3|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19_combout\)) ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~30\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19_combout\)) ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~30\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X36_Y4_N30
\convert_binary|Div3|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~17_combout\)) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~26\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~17_combout\)) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~26\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X36_Y4_N33
\convert_binary|Div3|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|op_8~21_sumout\)) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~22\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|op_8~21_sumout\)) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~22\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X36_Y4_N36
\convert_binary|Div3|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~9_combout\)) ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~18\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~9_combout\)) ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~18\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X36_Y4_N39
\convert_binary|Div3|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~2_combout\)) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~1_combout\))) ) + ( GND ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~14\ ))
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~2_combout\)) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~1_combout\))) ) + ( GND ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~14\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X36_Y4_N42
\convert_binary|Div3|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( VCC ) + ( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~5_combout\)) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[53]~4_combout\))) ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\,
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~10\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X36_Y4_N45
\convert_binary|Div3|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X37_Y5_N39
\convert_binary|int_data_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_1~0_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ( \convert_binary|int_data_5r[2]~0_combout\ ) ) # ( !\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_5r[2]~0_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \convert_binary|int_data_1~0_combout\);

-- Location: FF_X34_Y3_N7
\convert_binary|DDone\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux10~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|DDone~q\);

-- Location: LABCELL_X43_Y5_N45
\convert_binary|int_data_5r[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_5r[2]~1_combout\ = ( \convert_binary|EOverflow_sub~q\ & ( \convert_binary|EB_overflow_div~q\ ) ) # ( !\convert_binary|EOverflow_sub~q\ & ( \convert_binary|EB_overflow_div~q\ ) ) # ( \convert_binary|EOverflow_sub~q\ & ( 
-- !\convert_binary|EB_overflow_div~q\ ) ) # ( !\convert_binary|EOverflow_sub~q\ & ( !\convert_binary|EB_overflow_div~q\ & ( \convert_binary|DDone~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_DDone~q\,
	datae => \convert_binary|ALT_INV_EOverflow_sub~q\,
	dataf => \convert_binary|ALT_INV_EB_overflow_div~q\,
	combout => \convert_binary|int_data_5r[2]~1_combout\);

-- Location: FF_X37_Y5_N41
\convert_binary|int_data_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_1~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_1\(1));

-- Location: LABCELL_X36_Y4_N57
\convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~0_combout\ = (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & \convert_binary|Div3|auto_generated|divider|divider|op_8~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~0_combout\);

-- Location: LABCELL_X36_Y4_N54
\convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~3_combout\ = (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~2_combout\) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|StageOut[52]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~3_combout\);

-- Location: LABCELL_X36_Y4_N3
\convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~6_combout\ = (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & \convert_binary|Div3|auto_generated|divider|divider|op_8~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~6_combout\);

-- Location: LABCELL_X36_Y4_N48
\convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~10_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|StageOut[51]~9_combout\ & ( \convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~10_combout\);

-- Location: LABCELL_X36_Y4_N6
\convert_binary|Div3|auto_generated|divider|divider|StageOut[59]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[59]~13_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|op_8~21_sumout\ & ( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11_combout\)) ) ) # ( !\convert_binary|Div3|auto_generated|divider|divider|op_8~21_sumout\ & ( 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~12_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[50]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[59]~13_combout\);

-- Location: LABCELL_X36_Y4_N12
\convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~14_combout\ = ( !\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Div3|auto_generated|divider|divider|op_8~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~14_combout\);

-- Location: LABCELL_X36_Y4_N51
\convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~18_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Div3|auto_generated|divider|divider|StageOut[49]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~18_combout\);

-- Location: LABCELL_X36_Y4_N9
\convert_binary|Div3|auto_generated|divider|divider|StageOut[57]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[57]~20_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|op_8~29_sumout\ & ( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19_combout\) ) ) # ( !\convert_binary|Div3|auto_generated|divider|divider|op_8~29_sumout\ & ( (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[48]~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[57]~20_combout\);

-- Location: LABCELL_X36_Y4_N0
\convert_binary|Div3|auto_generated|divider|divider|StageOut[56]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|StageOut[56]~21_combout\ = ( \convert_binary|RResult\(2) & ( (\convert_binary|Div3|auto_generated|divider|divider|op_8~33_sumout\) # (\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\) ) 
-- ) # ( !\convert_binary|RResult\(2) & ( (!\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\ & \convert_binary|Div3|auto_generated|divider|divider|op_8~33_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	dataf => \convert_binary|ALT_INV_RResult\(2),
	combout => \convert_binary|Div3|auto_generated|divider|divider|StageOut[56]~21_combout\);

-- Location: FF_X36_Y5_N26
\convert_binary|RResult[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mux9~0_combout\,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RResult\(0));

-- Location: LABCELL_X35_Y4_N12
\convert_binary|Div3|auto_generated|divider|divider|op_10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~38_cout\);

-- Location: LABCELL_X35_Y4_N15
\convert_binary|Div3|auto_generated|divider|divider|op_10~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~34_cout\ = CARRY(( \convert_binary|RResult\(0) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(0),
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~38_cout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~34_cout\);

-- Location: LABCELL_X35_Y4_N18
\convert_binary|Div3|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_9~33_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|RResult\(1))) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_10~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|ALT_INV_RResult\(1),
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~34_cout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X35_Y4_N21
\convert_binary|Div3|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( GND ) + ( (!\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[56]~21_combout\)) ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~30_cout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X35_Y4_N24
\convert_binary|Div3|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_9~25_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[57]~20_combout\)) ) + ( VCC ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~26_cout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X35_Y4_N27
\convert_binary|Div3|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( VCC ) + ( (!\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|op_9~21_sumout\)) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~18_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[58]~14_combout\)))) ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~22_cout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~18_cout\);

-- Location: LABCELL_X35_Y4_N30
\convert_binary|Div3|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( GND ) + ( (!\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div3|auto_generated|divider|divider|op_9~17_sumout\))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|StageOut[59]~13_combout\)) ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~18_cout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~14_cout\);

-- Location: LABCELL_X35_Y4_N33
\convert_binary|Div3|auto_generated|divider|divider|op_10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~10_cout\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div3|auto_generated|divider|divider|op_9~13_sumout\)) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~10_combout\) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[60]~6_combout\)))) ) + ( GND ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~14_cout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~10_cout\);

-- Location: LABCELL_X35_Y4_N36
\convert_binary|Div3|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|op_9~9_sumout\)))) # 
-- (\convert_binary|Div3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~3_combout\)) # (\convert_binary|Div3|auto_generated|divider|divider|StageOut[61]~0_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\,
	datac => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\,
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~10_cout\,
	cout => \convert_binary|Div3|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X35_Y4_N39
\convert_binary|Div3|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div3|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div3|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \convert_binary|Div3|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X37_Y5_N0
\convert_binary|Div3|auto_generated|divider|divider|op_10~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\ = ( !\convert_binary|Div3|auto_generated|divider|divider|op_10~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\);

-- Location: FF_X37_Y5_N2
\convert_binary|int_data_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_1\(0));

-- Location: MLABCELL_X37_Y5_N3
\convert_binary|Div3|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\ = !\convert_binary|Div3|auto_generated|divider|divider|op_8~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: FF_X37_Y5_N5
\convert_binary|int_data_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_1\(2));

-- Location: MLABCELL_X37_Y5_N18
\convert_binary|int_data_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_1~1_combout\ = ( \convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \convert_binary|int_data_5r[2]~0_combout\ ) ) # ( 
-- !\convert_binary|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_5r[2]~0_combout\,
	dataf => \convert_binary|Div3|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|int_data_1~1_combout\);

-- Location: FF_X37_Y5_N19
\convert_binary|int_data_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_1~1_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_1\(3));

-- Location: MLABCELL_X37_Y5_N45
\seven_seg_display_1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_1|Mux6~0_combout\ = ( \convert_binary|int_data_1\(2) & ( !\convert_binary|int_data_1\(3) & ( (!\convert_binary|int_data_1\(1) & !\convert_binary|int_data_1\(0)) ) ) ) # ( !\convert_binary|int_data_1\(2) & ( 
-- !\convert_binary|int_data_1\(3) & ( (!\convert_binary|int_data_1\(1) & \convert_binary|int_data_1\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_1\(1),
	datad => \convert_binary|ALT_INV_int_data_1\(0),
	datae => \convert_binary|ALT_INV_int_data_1\(2),
	dataf => \convert_binary|ALT_INV_int_data_1\(3),
	combout => \seven_seg_display_1|Mux6~0_combout\);

-- Location: FF_X37_Y5_N47
\seven_seg_display_1|seven_seg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_1|seven_seg\(0));

-- Location: MLABCELL_X37_Y5_N24
\seven_seg_display_1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_1|Mux5~0_combout\ = ( \convert_binary|int_data_1\(2) & ( \convert_binary|int_data_1\(3) ) ) # ( !\convert_binary|int_data_1\(2) & ( \convert_binary|int_data_1\(3) & ( \convert_binary|int_data_1\(1) ) ) ) # ( 
-- \convert_binary|int_data_1\(2) & ( !\convert_binary|int_data_1\(3) & ( !\convert_binary|int_data_1\(0) $ (!\convert_binary|int_data_1\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_1\(0),
	datad => \convert_binary|ALT_INV_int_data_1\(1),
	datae => \convert_binary|ALT_INV_int_data_1\(2),
	dataf => \convert_binary|ALT_INV_int_data_1\(3),
	combout => \seven_seg_display_1|Mux5~0_combout\);

-- Location: FF_X37_Y5_N25
\seven_seg_display_1|seven_seg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_1|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_1|seven_seg\(1));

-- Location: MLABCELL_X37_Y5_N54
\seven_seg_display_1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_1|Mux4~0_combout\ = ( \convert_binary|int_data_1\(2) & ( \convert_binary|int_data_1\(3) ) ) # ( !\convert_binary|int_data_1\(2) & ( \convert_binary|int_data_1\(3) & ( \convert_binary|int_data_1\(1) ) ) ) # ( 
-- !\convert_binary|int_data_1\(2) & ( !\convert_binary|int_data_1\(3) & ( (!\convert_binary|int_data_1\(0) & \convert_binary|int_data_1\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_1\(0),
	datad => \convert_binary|ALT_INV_int_data_1\(1),
	datae => \convert_binary|ALT_INV_int_data_1\(2),
	dataf => \convert_binary|ALT_INV_int_data_1\(3),
	combout => \seven_seg_display_1|Mux4~0_combout\);

-- Location: FF_X37_Y5_N55
\seven_seg_display_1|seven_seg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_1|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_1|seven_seg\(2));

-- Location: FF_X37_Y5_N1
\convert_binary|int_data_1[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Div3|auto_generated|divider|divider|op_10~1_wirecell_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_1[0]~DUPLICATE_q\);

-- Location: MLABCELL_X37_Y5_N51
\seven_seg_display_1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_1|Mux3~0_combout\ = ( \convert_binary|int_data_1[0]~DUPLICATE_q\ & ( \convert_binary|int_data_1\(3) & ( (\convert_binary|int_data_1\(2)) # (\convert_binary|int_data_1\(1)) ) ) ) # ( !\convert_binary|int_data_1[0]~DUPLICATE_q\ & ( 
-- \convert_binary|int_data_1\(3) & ( (\convert_binary|int_data_1\(2)) # (\convert_binary|int_data_1\(1)) ) ) ) # ( \convert_binary|int_data_1[0]~DUPLICATE_q\ & ( !\convert_binary|int_data_1\(3) & ( !\convert_binary|int_data_1\(1) $ 
-- (\convert_binary|int_data_1\(2)) ) ) ) # ( !\convert_binary|int_data_1[0]~DUPLICATE_q\ & ( !\convert_binary|int_data_1\(3) & ( (!\convert_binary|int_data_1\(1) & \convert_binary|int_data_1\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111100000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_1\(1),
	datad => \convert_binary|ALT_INV_int_data_1\(2),
	datae => \convert_binary|ALT_INV_int_data_1[0]~DUPLICATE_q\,
	dataf => \convert_binary|ALT_INV_int_data_1\(3),
	combout => \seven_seg_display_1|Mux3~0_combout\);

-- Location: FF_X37_Y5_N52
\seven_seg_display_1|seven_seg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_1|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_1|seven_seg\(3));

-- Location: MLABCELL_X37_Y5_N30
\seven_seg_display_1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_1|Mux2~0_combout\ = ( \convert_binary|int_data_1[0]~DUPLICATE_q\ & ( \convert_binary|int_data_1\(3) & ( (!\convert_binary|int_data_1\(2) & !\convert_binary|int_data_1\(1)) ) ) ) # ( \convert_binary|int_data_1[0]~DUPLICATE_q\ & ( 
-- !\convert_binary|int_data_1\(3) ) ) # ( !\convert_binary|int_data_1[0]~DUPLICATE_q\ & ( !\convert_binary|int_data_1\(3) & ( (\convert_binary|int_data_1\(2) & !\convert_binary|int_data_1\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000111111111111111100000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_1\(2),
	datad => \convert_binary|ALT_INV_int_data_1\(1),
	datae => \convert_binary|ALT_INV_int_data_1[0]~DUPLICATE_q\,
	dataf => \convert_binary|ALT_INV_int_data_1\(3),
	combout => \seven_seg_display_1|Mux2~0_combout\);

-- Location: FF_X37_Y5_N32
\seven_seg_display_1|seven_seg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_1|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_1|seven_seg\(4));

-- Location: MLABCELL_X37_Y5_N15
\seven_seg_display_1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_1|Mux1~0_combout\ = ( \convert_binary|int_data_1\(2) & ( !\convert_binary|int_data_1\(3) & ( (\convert_binary|int_data_1\(1) & \convert_binary|int_data_1\(0)) ) ) ) # ( !\convert_binary|int_data_1\(2) & ( !\convert_binary|int_data_1\(3) 
-- & ( (\convert_binary|int_data_1\(0)) # (\convert_binary|int_data_1\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_1\(1),
	datad => \convert_binary|ALT_INV_int_data_1\(0),
	datae => \convert_binary|ALT_INV_int_data_1\(2),
	dataf => \convert_binary|ALT_INV_int_data_1\(3),
	combout => \seven_seg_display_1|Mux1~0_combout\);

-- Location: FF_X37_Y5_N16
\seven_seg_display_1|seven_seg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_1|seven_seg\(5));

-- Location: MLABCELL_X37_Y5_N6
\seven_seg_display_1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_1|Mux0~0_combout\ = ( \convert_binary|int_data_1\(2) & ( !\convert_binary|int_data_1\(3) & ( (\convert_binary|int_data_1\(0) & \convert_binary|int_data_1\(1)) ) ) ) # ( !\convert_binary|int_data_1\(2) & ( !\convert_binary|int_data_1\(3) 
-- & ( !\convert_binary|int_data_1\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_1\(0),
	datad => \convert_binary|ALT_INV_int_data_1\(1),
	datae => \convert_binary|ALT_INV_int_data_1\(2),
	dataf => \convert_binary|ALT_INV_int_data_1\(3),
	combout => \seven_seg_display_1|Mux0~0_combout\);

-- Location: FF_X37_Y5_N7
\seven_seg_display_1|seven_seg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_1|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_1|seven_seg\(6));

-- Location: LABCELL_X41_Y4_N0
\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \convert_binary|RResult\(6) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \convert_binary|RResult\(6) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(6),
	cin => GND,
	sharein => GND,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X41_Y4_N3
\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \convert_binary|RResult\(7) ) + ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \convert_binary|RResult\(7) ) + ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(7),
	cin => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X41_Y4_N6
\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ = SUM(( !\convert_binary|RResult\(8) ) + ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ = CARRY(( !\convert_binary|RResult\(8) ) + ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ = SHARE(\convert_binary|RResult\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(8),
	cin => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	shareout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~19\);

-- Location: LABCELL_X41_Y4_N9
\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ = SUM(( \convert_binary|RResult\(9) ) + ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ = CARRY(( \convert_binary|RResult\(9) ) + ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(9),
	cin => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	sharein => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~19\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	shareout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~15\);

-- Location: LABCELL_X41_Y4_N12
\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	sharein => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~15\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X41_Y4_N51
\convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~22_combout\ = ( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~22_combout\);

-- Location: LABCELL_X41_Y4_N57
\convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~23_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \convert_binary|RResult\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(9),
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~23_combout\);

-- Location: LABCELL_X41_Y4_N18
\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~17_combout\ = ( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~17_combout\);

-- Location: LABCELL_X41_Y4_N21
\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~18_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \convert_binary|RResult\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(7),
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~18_combout\);

-- Location: LABCELL_X41_Y4_N24
\convert_binary|Div2|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X41_Y4_N27
\convert_binary|Div2|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \convert_binary|RResult\(5) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_5~22_cout\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~6\ = CARRY(( \convert_binary|RResult\(5) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(5),
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X41_Y4_N30
\convert_binary|Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) 
-- # (\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\convert_binary|RResult\(6))) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_5~6\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\convert_binary|RResult\(6))) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(6),
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_5~6\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X41_Y4_N33
\convert_binary|Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~18_combout\) # (\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~17_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~10\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( (\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~18_combout\) # (\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~17_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_5~10\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X41_Y4_N36
\convert_binary|Div2|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # (\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\convert_binary|RResult\(8))) ) + ( GND ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~14\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\convert_binary|RResult\(8))) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(8),
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X41_Y4_N39
\convert_binary|Div2|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( (\convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~23_combout\) # (\convert_binary|Div2|auto_generated|divider|divider|StageOut[18]~22_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_5~26\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_5~18_cout\);

-- Location: LABCELL_X41_Y4_N42
\convert_binary|Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X40_Y5_N0
\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ = SUM(( !\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ = CARRY(( !\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~22\,
	shareout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~23\);

-- Location: LABCELL_X40_Y5_N3
\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ = SUM(( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ = CARRY(( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~22\,
	sharein => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~23\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	shareout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~19\);

-- Location: LABCELL_X40_Y5_N6
\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ = SUM(( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ = CARRY(( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	sharein => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~19\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	shareout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~15\);

-- Location: LABCELL_X40_Y5_N9
\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ = SUM(( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ = CARRY(( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	sharein => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~15\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	shareout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~11\);

-- Location: LABCELL_X40_Y5_N12
\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ = SUM(( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ = CARRY(( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	sharein => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~11\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	shareout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LABCELL_X40_Y5_N15
\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ = SUM(( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	sharein => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\);

-- Location: LABCELL_X40_Y4_N30
\convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~19_combout\ = ( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LABCELL_X40_Y4_N3
\convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~20_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \convert_binary|RResult\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(8),
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~20_combout\);

-- Location: LABCELL_X41_Y4_N48
\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~13_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & ( 
-- (!\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # (\convert_binary|RResult\(7)) ) ) # ( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & ( 
-- (\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & \convert_binary|RResult\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(7),
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~13_combout\);

-- Location: LABCELL_X39_Y4_N27
\convert_binary|Div2|auto_generated|divider|divider|StageOut[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[15]~9_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ 
-- & ( \convert_binary|RResult\(6) ) ) ) # ( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \convert_binary|RResult\(6) ) ) 
-- ) # ( \convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(6),
	datae => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[15]~9_combout\);

-- Location: LABCELL_X40_Y4_N6
\convert_binary|Div2|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X40_Y4_N9
\convert_binary|Div2|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \convert_binary|RResult\(4) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~26_cout\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~6\ = CARRY(( \convert_binary|RResult\(4) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(4),
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X40_Y4_N12
\convert_binary|Div2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|RResult\(5))) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~6\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|RResult\(5))) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(5),
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_6~6\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X40_Y4_N15
\convert_binary|Div2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[15]~9_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~10\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[15]~9_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_6~10\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X40_Y4_N18
\convert_binary|Div2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~13_combout\)) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~14\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~13_combout\)) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_6~14\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X40_Y4_N21
\convert_binary|Div2|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~20_combout\)) # (\convert_binary|Div2|auto_generated|divider|divider|StageOut[17]~19_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\,
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_6~18\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X40_Y4_N24
\convert_binary|Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X40_Y5_N24
\convert_binary|Mod3|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X40_Y5_N27
\convert_binary|Mod3|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( !\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~30_cout\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~26\ = CARRY(( !\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X40_Y5_N30
\convert_binary|Mod3|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- ((\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) 
-- + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~26\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_6~26\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X40_Y5_N33
\convert_binary|Mod3|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- ((\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\))) # (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- (!\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~22\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_6~22\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X40_Y5_N36
\convert_binary|Mod3|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\) ) 
-- + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~18\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\) ) + ( 
-- GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_6~18\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X40_Y5_N39
\convert_binary|Mod3|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\) ) + 
-- ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~14\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\) ) + ( 
-- VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_6~14\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X40_Y5_N42
\convert_binary|Mod3|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\) ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~10\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~6\ = CARRY(( VCC ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\) ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_6~10\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X40_Y5_N45
\convert_binary|Mod3|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_6~6\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X39_Y5_N57
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[41]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[41]~22_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ ) ) # ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( 
-- !\convert_binary|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[41]~22_combout\);

-- Location: LABCELL_X39_Y5_N18
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) ) ) # ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ & ( !\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ 
-- ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ & ( !\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27_combout\);

-- Location: LABCELL_X41_Y4_N54
\convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~12_combout\ = ( !\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~12_combout\);

-- Location: LABCELL_X40_Y6_N3
\convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~14_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|StageOut[16]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~14_combout\);

-- Location: LABCELL_X40_Y4_N33
\convert_binary|Div2|auto_generated|divider|divider|StageOut[21]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[21]~10_combout\ = (!\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[15]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[21]~10_combout\);

-- Location: LABCELL_X40_Y4_N0
\convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5_combout\ = ( \convert_binary|RResult\(5) & ( (\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\) # (\convert_binary|Div2|auto_generated|divider|divider|op_5~5_sumout\) ) ) 
-- # ( !\convert_binary|RResult\(5) & ( (\convert_binary|Div2|auto_generated|divider|divider|op_5~5_sumout\ & !\convert_binary|Div2|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \convert_binary|ALT_INV_RResult\(5),
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5_combout\);

-- Location: LABCELL_X40_Y4_N36
\convert_binary|Div2|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_7~26_cout\);

-- Location: LABCELL_X40_Y4_N39
\convert_binary|Div2|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( \convert_binary|RResult\(3) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~26_cout\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~22\ = CARRY(( \convert_binary|RResult\(3) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(3),
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X40_Y4_N42
\convert_binary|Div2|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|RResult\(4))) ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~22\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|RResult\(4))) ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RResult\(4),
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_7~22\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X40_Y4_N45
\convert_binary|Div2|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~10\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_7~10\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X40_Y4_N48
\convert_binary|Div2|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( GND ) + ( (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[21]~10_combout\)) ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~14\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~18\ = CARRY(( GND ) + ( (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[21]~10_combout\)) ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_7~14\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X40_Y4_N51
\convert_binary|Div2|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|op_6~17_sumout\)))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~14_combout\)) # (\convert_binary|Div2|auto_generated|divider|divider|StageOut[22]~12_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_7~18\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X40_Y4_N54
\convert_binary|Div2|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X41_Y5_N30
\convert_binary|Mod3|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X41_Y5_N33
\convert_binary|Mod3|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( !\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~14_cout\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~6\ = CARRY(( !\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X41_Y5_N36
\convert_binary|Mod3|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~6\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_7~6\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X41_Y5_N39
\convert_binary|Mod3|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~34\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[40]~27_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_7~34\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X41_Y5_N42
\convert_binary|Mod3|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[41]~22_combout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~30\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[41]~22_combout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[41]~22_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_7~30\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X41_Y5_N45
\convert_binary|Mod3|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) ) + 
-- ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~26\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) ) + 
-- ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_7~26\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X41_Y5_N48
\convert_binary|Mod3|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\))) ) + ( 
-- VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~22\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\))) ) + ( 
-- VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_7~22\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X41_Y5_N51
\convert_binary|Mod3|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\))) ) + ( 
-- VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~18\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\))) ) + ( 
-- VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_7~18\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X41_Y5_N54
\convert_binary|Mod3|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_7~10\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X41_Y6_N9
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~6_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~9_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~6_combout\);

-- Location: LABCELL_X40_Y5_N48
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~7_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~5_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~7_combout\);

-- Location: LABCELL_X40_Y5_N54
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ & ( 
-- (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8_combout\);

-- Location: LABCELL_X40_Y5_N18
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~9_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12_combout\);

-- Location: LABCELL_X40_Y5_N57
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13_combout\ = (!\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ 
-- & \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13_combout\);

-- Location: LABCELL_X40_Y5_N21
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[53]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[53]~17_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~13_sumout\) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\convert_binary|Mod3|auto_generated|divider|divider|op_6~13_sumout\))) # (\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[53]~17_combout\);

-- Location: LABCELL_X39_Y5_N51
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~17_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21_combout\);

-- Location: LABCELL_X39_Y5_N36
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[41]~22_combout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[41]~22_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23_combout\);

-- Location: LABCELL_X40_Y5_N51
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[51]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[51]~28_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27_combout\) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|op_6~21_sumout\ & ( (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[40]~27_combout\ & 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[40]~27_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[51]~28_combout\);

-- Location: MLABCELL_X42_Y5_N42
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[50]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[50]~32_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- !\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) ) ) # ( \convert_binary|Mod3|auto_generated|divider|divider|op_6~25_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[50]~32_combout\);

-- Location: LABCELL_X40_Y6_N51
\convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~8_combout\ = ( !\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~8_combout\);

-- Location: LABCELL_X40_Y6_N36
\convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~11_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|StageOut[21]~10_combout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~11_combout\);

-- Location: LABCELL_X40_Y6_N39
\convert_binary|Div2|auto_generated|divider|divider|StageOut[26]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[26]~6_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5_combout\) ) ) # ( !\convert_binary|Div2|auto_generated|divider|divider|op_6~9_sumout\ & ( (\convert_binary|Div2|auto_generated|divider|divider|StageOut[20]~5_combout\ & 
-- \convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[26]~6_combout\);

-- Location: LABCELL_X39_Y4_N9
\convert_binary|Div2|auto_generated|divider|divider|StageOut[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[25]~1_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|RResult\(4) ) ) ) 
-- # ( !\convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|RResult\(4) ) ) ) # ( \convert_binary|Div2|auto_generated|divider|divider|op_6~5_sumout\ & ( 
-- !\convert_binary|Div2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(4),
	datae => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[25]~1_combout\);

-- Location: LABCELL_X40_Y6_N6
\convert_binary|Div2|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_8~26_cout\);

-- Location: LABCELL_X40_Y6_N9
\convert_binary|Div2|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( \convert_binary|RResult\(2) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~26_cout\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~22\ = CARRY(( \convert_binary|RResult\(2) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(2),
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_8~26_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X40_Y6_N12
\convert_binary|Div2|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( GND ) + ( (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|RResult\(3))) ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~22\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~18\ = CARRY(( GND ) + ( (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|RResult\(3))) ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(3),
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_8~22\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X40_Y6_N15
\convert_binary|Div2|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_7~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[25]~1_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~18\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_7~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[25]~1_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_8~18\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X40_Y6_N18
\convert_binary|Div2|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[26]~6_combout\)) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~10\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[26]~6_combout\)) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_8~10\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X40_Y6_N21
\convert_binary|Div2|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~11_combout\)) # (\convert_binary|Div2|auto_generated|divider|divider|StageOut[27]~8_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\,
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_8~14\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X40_Y6_N24
\convert_binary|Div2|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X41_Y5_N0
\convert_binary|Mod3|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X41_Y5_N3
\convert_binary|Mod3|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( !\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~18_cout\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~6\ = CARRY(( !\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X41_Y5_N6
\convert_binary|Mod3|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~6\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~10\ = CARRY(( GND ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~6\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X41_Y5_N9
\convert_binary|Mod3|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[50]~32_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~10\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[50]~32_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[50]~32_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~10\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X41_Y5_N12
\convert_binary|Mod3|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[51]~28_combout\)) ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~38\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~34\ = CARRY(( GND ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[51]~28_combout\)) ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[51]~28_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~38\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X41_Y5_N15
\convert_binary|Mod3|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21_combout\))) ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~34\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~30\ = CARRY(( VCC ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21_combout\))) ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[52]~21_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[52]~23_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~34\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X41_Y5_N18
\convert_binary|Mod3|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[53]~17_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~30\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[53]~17_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[53]~17_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~30\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X41_Y5_N21
\convert_binary|Mod3|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~26\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[54]~12_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[54]~13_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~26\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X41_Y5_N24
\convert_binary|Mod3|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~7_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~22\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|op_7~9_sumout\)) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~7_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~22\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X41_Y5_N27
\convert_binary|Mod3|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_8~14\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X41_Y6_N3
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8_combout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~8_combout\ & ( (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & \convert_binary|Mod3|auto_generated|divider|divider|StageOut[55]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\);

-- Location: LABCELL_X41_Y6_N0
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[65]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[65]~14_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12_combout\)) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|op_7~17_sumout\ & ( 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~13_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[54]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[54]~12_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[54]~13_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[65]~14_combout\);

-- Location: LABCELL_X40_Y6_N54
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~21_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16_combout\);

-- Location: LABCELL_X40_Y6_N45
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[53]~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[53]~17_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18_combout\);

-- Location: LABCELL_X41_Y6_N15
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[63]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[63]~24_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~25_sumout\ & ( ((!\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23_combout\) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|op_7~25_sumout\ & ( 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~21_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[52]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[52]~23_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[52]~21_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[63]~24_combout\);

-- Location: LABCELL_X41_Y6_N21
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~29_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26_combout\);

-- Location: LABCELL_X41_Y7_N51
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[51]~28_combout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[51]~28_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29_combout\);

-- Location: MLABCELL_X42_Y5_N3
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[61]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[61]~33_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[50]~32_combout\ ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[50]~32_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[61]~33_combout\);

-- Location: LABCELL_X40_Y6_N0
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[60]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[60]~3_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ( !\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[60]~3_combout\);

-- Location: LABCELL_X39_Y6_N54
\convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~4_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_7~13_sumout\ & ( !\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~4_combout\);

-- Location: LABCELL_X39_Y6_N57
\convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~7_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|StageOut[26]~6_combout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~7_combout\);

-- Location: LABCELL_X39_Y6_N51
\convert_binary|Div2|auto_generated|divider|divider|StageOut[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[31]~2_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|StageOut[25]~1_combout\ ) ) # ( 
-- !\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[31]~2_combout\);

-- Location: LABCELL_X39_Y4_N21
\convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\ & ( \convert_binary|RResult\(3) ) ) 
-- ) # ( !\convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\ ) ) # ( \convert_binary|Div2|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- !\convert_binary|Div2|auto_generated|divider|divider|op_7~21_sumout\ & ( \convert_binary|RResult\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(3),
	datae => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15_combout\);

-- Location: LABCELL_X39_Y6_N24
\convert_binary|Div2|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X39_Y6_N27
\convert_binary|Div2|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( \convert_binary|RResult\(1) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~26_cout\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~22\ = CARRY(( \convert_binary|RResult\(1) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(1),
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_9~26_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X39_Y6_N30
\convert_binary|Div2|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RResult\(2))) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~22\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RResult\(2))) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(2),
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_9~22\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X39_Y6_N33
\convert_binary|Div2|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~18\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_9~18\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X39_Y6_N36
\convert_binary|Div2|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[31]~2_combout\)) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~14\ ))
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[31]~2_combout\)) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_9~14\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X39_Y6_N39
\convert_binary|Div2|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~7_combout\)) # (\convert_binary|Div2|auto_generated|divider|divider|StageOut[32]~4_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\,
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_9~10\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X39_Y6_N42
\convert_binary|Div2|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X41_Y6_N24
\convert_binary|Mod3|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~22_cout\);

-- Location: LABCELL_X41_Y6_N27
\convert_binary|Mod3|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( !\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~22_cout\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~6\ = CARRY(( !\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~6\);

-- Location: LABCELL_X41_Y6_N30
\convert_binary|Mod3|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~6\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~6\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X41_Y6_N33
\convert_binary|Mod3|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[60]~3_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~10\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[60]~3_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~10\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X41_Y6_N36
\convert_binary|Mod3|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[61]~33_combout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~14\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~42\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[61]~33_combout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[61]~33_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~14\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~42\);

-- Location: LABCELL_X41_Y6_N39
\convert_binary|Mod3|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~42\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[62]~26_combout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[62]~29_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~42\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~38\);

-- Location: LABCELL_X41_Y6_N42
\convert_binary|Mod3|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[63]~24_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~38\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~34\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[63]~24_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[63]~24_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~38\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X41_Y6_N45
\convert_binary|Mod3|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~34\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[64]~18_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~34\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X41_Y6_N48
\convert_binary|Mod3|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[65]~14_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~30\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[65]~14_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[65]~14_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~30\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X41_Y6_N51
\convert_binary|Mod3|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~6_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~26\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~6_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[66]~9_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~26\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X41_Y6_N54
\convert_binary|Mod3|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_9~18\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X42_Y5_N51
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[70]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[70]~1_combout\ = ( !\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~5_sumout\ ) ) ) # ( 
-- !\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datae => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[70]~1_combout\);

-- Location: LABCELL_X40_Y6_N42
\convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~0_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_8~9_sumout\ & ( !\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~0_combout\);

-- Location: LABCELL_X39_Y6_N48
\convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~3_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Div2|auto_generated|divider|divider|StageOut[31]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~3_combout\);

-- Location: LABCELL_X40_Y6_N33
\convert_binary|Div2|auto_generated|divider|divider|StageOut[36]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[36]~16_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_8~17_sumout\ & ( (!\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15_combout\) ) ) # ( !\convert_binary|Div2|auto_generated|divider|divider|op_8~17_sumout\ & ( (\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[30]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[36]~16_combout\);

-- Location: LABCELL_X40_Y6_N30
\convert_binary|Div2|auto_generated|divider|divider|StageOut[35]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|StageOut[35]~21_combout\ = ( \convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|RResult\(2) ) ) # ( !\convert_binary|Div2|auto_generated|divider|divider|op_8~1_sumout\ 
-- & ( \convert_binary|Div2|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(2),
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div2|auto_generated|divider|divider|StageOut[35]~21_combout\);

-- Location: LABCELL_X39_Y6_N0
\convert_binary|Div2|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X39_Y6_N3
\convert_binary|Div2|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( \convert_binary|RResult\(0) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(0),
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_10~26_cout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X39_Y6_N6
\convert_binary|Div2|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_9~21_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|RResult\(1))) ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(1),
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_10~22_cout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_10~18_cout\);

-- Location: LABCELL_X39_Y6_N9
\convert_binary|Div2|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_9~17_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[35]~21_combout\)) ) + ( VCC ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\,
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_10~18_cout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_10~14_cout\);

-- Location: LABCELL_X39_Y6_N12
\convert_binary|Div2|auto_generated|divider|divider|op_10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_10~10_cout\ = CARRY(( GND ) + ( (!\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div2|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|StageOut[36]~16_combout\)) ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\,
	dataf => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_10~14_cout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_10~10_cout\);

-- Location: LABCELL_X39_Y6_N15
\convert_binary|Div2|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div2|auto_generated|divider|divider|op_9~9_sumout\)) # 
-- (\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~3_combout\) # (\convert_binary|Div2|auto_generated|divider|divider|StageOut[37]~0_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Div2|auto_generated|divider|divider|op_10~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\,
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_10~10_cout\,
	cout => \convert_binary|Div2|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X39_Y6_N18
\convert_binary|Div2|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div2|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div2|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div2|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \convert_binary|Div2|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X42_Y6_N18
\convert_binary|Mod3|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~26_cout\);

-- Location: MLABCELL_X42_Y6_N21
\convert_binary|Mod3|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( !\convert_binary|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~26_cout\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~6\ = CARRY(( !\convert_binary|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~6\);

-- Location: MLABCELL_X42_Y6_N24
\convert_binary|Mod3|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~6\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (!\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~6\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X42_Y6_N27
\convert_binary|Mod3|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~10\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~10\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~14\);

-- Location: MLABCELL_X42_Y5_N9
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~5_combout\ = ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~5_combout\);

-- Location: LABCELL_X41_Y6_N6
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~10_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~9_combout\) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[66]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[66]~9_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~10_combout\);

-- Location: MLABCELL_X42_Y6_N12
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~11_combout\ = ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~11_combout\);

-- Location: MLABCELL_X42_Y5_N39
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~15_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[65]~14_combout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[65]~14_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~15_combout\);

-- Location: LABCELL_X41_Y6_N18
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[75]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[75]~19_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~25_sumout\ & ( ((!\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18_combout\) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~25_sumout\ & ( 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~16_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[64]~18_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[64]~18_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[75]~19_combout\);

-- Location: MLABCELL_X42_Y5_N57
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~20_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~29_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~20_combout\);

-- Location: LABCELL_X41_Y7_N45
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~25_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[63]~24_combout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[63]~24_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~25_combout\);

-- Location: MLABCELL_X42_Y5_N12
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[73]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[73]~30_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29_combout\) ) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\ & ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~26_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[62]~29_combout\) ) ) ) # ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_8~33_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[62]~29_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[62]~26_combout\,
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[73]~30_combout\);

-- Location: MLABCELL_X42_Y6_N57
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~31_combout\ = ( !\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~31_combout\);

-- Location: MLABCELL_X42_Y5_N33
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~34_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[61]~33_combout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[61]~33_combout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~34_combout\);

-- Location: LABCELL_X41_Y6_N12
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|StageOut[60]~3_combout\ ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4_combout\);

-- Location: MLABCELL_X42_Y6_N30
\convert_binary|Mod3|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4_combout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~14\ ))
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4_combout\)) ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~14\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~18\);

-- Location: MLABCELL_X42_Y6_N33
\convert_binary|Mod3|auto_generated|divider|divider|op_10~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~46_cout\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_9~41_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~34_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[72]~31_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[72]~31_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[72]~34_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~18\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~46_cout\);

-- Location: MLABCELL_X42_Y6_N36
\convert_binary|Mod3|auto_generated|divider|divider|op_10~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~42_cout\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[73]~30_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[73]~30_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~46_cout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~42_cout\);

-- Location: MLABCELL_X42_Y6_N39
\convert_binary|Mod3|auto_generated|divider|divider|op_10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~38_cout\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~25_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[74]~20_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[74]~20_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~42_cout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~38_cout\);

-- Location: MLABCELL_X42_Y6_N42
\convert_binary|Mod3|auto_generated|divider|divider|op_10~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~34_cout\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[75]~19_combout\)) ) + ( VCC ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[75]~19_combout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~38_cout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~34_cout\);

-- Location: MLABCELL_X42_Y6_N45
\convert_binary|Mod3|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|op_9~25_sumout\)))) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~15_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[76]~11_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[76]~11_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~34_cout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~30_cout\);

-- Location: MLABCELL_X42_Y6_N48
\convert_binary|Mod3|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|op_9~17_sumout\)) # 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~10_combout\) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[77]~5_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[77]~10_combout\,
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~30_cout\,
	cout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~22_cout\);

-- Location: MLABCELL_X42_Y6_N51
\convert_binary|Mod3|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod3|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X42_Y6_N54
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[92]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[92]~2_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~9_sumout\))) # (\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[92]~2_combout\);

-- Location: FF_X42_Y6_N55
\convert_binary|int_data_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[92]~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_2\(2));

-- Location: MLABCELL_X42_Y6_N0
\convert_binary|int_data_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_2~0_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\) 
-- # ((!\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\) # (\convert_binary|int_data_5r[2]~0_combout\)) ) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\ & ( 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( ((\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\ & !\convert_binary|Div2|auto_generated|divider|divider|op_9~1_sumout\)) # 
-- (\convert_binary|int_data_5r[2]~0_combout\) ) ) ) # ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (\convert_binary|Mod3|auto_generated|divider|divider|op_10~9_sumout\) # (\convert_binary|int_data_5r[2]~0_combout\) ) ) ) # ( !\convert_binary|Mod3|auto_generated|divider|divider|op_9~5_sumout\ & ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( (\convert_binary|Mod3|auto_generated|divider|divider|op_10~9_sumout\) # (\convert_binary|int_data_5r[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111101110111001100111111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|ALT_INV_int_data_5r[2]~0_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|int_data_2~0_combout\);

-- Location: FF_X42_Y6_N1
\convert_binary|int_data_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_2~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_2\(1));

-- Location: MLABCELL_X42_Y6_N15
\convert_binary|Mod3|auto_generated|divider|divider|StageOut[90]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod3|auto_generated|divider|divider|StageOut[90]~0_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( !\convert_binary|Div2|auto_generated|divider|divider|op_10~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[90]~0_combout\);

-- Location: FF_X42_Y6_N16
\convert_binary|int_data_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mod3|auto_generated|divider|divider|StageOut[90]~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_2\(0));

-- Location: MLABCELL_X42_Y6_N6
\convert_binary|int_data_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_2~1_combout\ = ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- ((!\convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\) # (\convert_binary|int_data_5r[2]~0_combout\)) # (\convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4_combout\) ) ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\ & ( \convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( ((\convert_binary|Mod3|auto_generated|divider|divider|StageOut[71]~4_combout\ & 
-- \convert_binary|Mod3|auto_generated|divider|divider|op_9~1_sumout\)) # (\convert_binary|int_data_5r[2]~0_combout\) ) ) ) # ( \convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\ & ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( (\convert_binary|Mod3|auto_generated|divider|divider|op_10~17_sumout\) # (\convert_binary|int_data_5r[2]~0_combout\) ) ) ) # ( 
-- !\convert_binary|Mod3|auto_generated|divider|divider|op_9~13_sumout\ & ( !\convert_binary|Mod3|auto_generated|divider|divider|op_10~1_sumout\ & ( (\convert_binary|Mod3|auto_generated|divider|divider|op_10~17_sumout\) # 
-- (\convert_binary|int_data_5r[2]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110111001101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\,
	datab => \convert_binary|ALT_INV_int_data_5r[2]~0_combout\,
	datac => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datae => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \convert_binary|Mod3|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|int_data_2~1_combout\);

-- Location: FF_X42_Y6_N7
\convert_binary|int_data_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_2~1_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_2\(3));

-- Location: MLABCELL_X45_Y4_N39
\seven_seg_display_2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_2|Mux6~0_combout\ = ( !\convert_binary|int_data_2\(3) & ( (!\convert_binary|int_data_2\(1) & (!\convert_binary|int_data_2\(2) $ (!\convert_binary|int_data_2\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000010100001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_2\(2),
	datac => \convert_binary|ALT_INV_int_data_2\(1),
	datad => \convert_binary|ALT_INV_int_data_2\(0),
	dataf => \convert_binary|ALT_INV_int_data_2\(3),
	combout => \seven_seg_display_2|Mux6~0_combout\);

-- Location: FF_X45_Y4_N40
\seven_seg_display_2|seven_seg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_2|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_2|seven_seg\(0));

-- Location: MLABCELL_X45_Y4_N45
\seven_seg_display_2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_2|Mux5~0_combout\ = ( \convert_binary|int_data_2\(3) & ( (\convert_binary|int_data_2\(1)) # (\convert_binary|int_data_2\(2)) ) ) # ( !\convert_binary|int_data_2\(3) & ( (\convert_binary|int_data_2\(2) & (!\convert_binary|int_data_2\(1) 
-- $ (!\convert_binary|int_data_2\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_2\(2),
	datac => \convert_binary|ALT_INV_int_data_2\(1),
	datad => \convert_binary|ALT_INV_int_data_2\(0),
	dataf => \convert_binary|ALT_INV_int_data_2\(3),
	combout => \seven_seg_display_2|Mux5~0_combout\);

-- Location: FF_X45_Y4_N46
\seven_seg_display_2|seven_seg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_2|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_2|seven_seg\(1));

-- Location: MLABCELL_X45_Y4_N0
\seven_seg_display_2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_2|Mux4~0_combout\ = ( \convert_binary|int_data_2\(0) & ( (\convert_binary|int_data_2\(3) & ((\convert_binary|int_data_2\(1)) # (\convert_binary|int_data_2\(2)))) ) ) # ( !\convert_binary|int_data_2\(0) & ( 
-- (!\convert_binary|int_data_2\(2) & ((\convert_binary|int_data_2\(1)))) # (\convert_binary|int_data_2\(2) & (\convert_binary|int_data_2\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100010011001100010001101110110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_2\(2),
	datab => \convert_binary|ALT_INV_int_data_2\(3),
	datad => \convert_binary|ALT_INV_int_data_2\(1),
	datae => \convert_binary|ALT_INV_int_data_2\(0),
	combout => \seven_seg_display_2|Mux4~0_combout\);

-- Location: FF_X45_Y4_N2
\seven_seg_display_2|seven_seg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_2|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_2|seven_seg\(2));

-- Location: MLABCELL_X45_Y4_N57
\seven_seg_display_2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_2|Mux3~0_combout\ = ( \convert_binary|int_data_2\(0) & ( \convert_binary|int_data_2\(2) & ( (\convert_binary|int_data_2\(3)) # (\convert_binary|int_data_2\(1)) ) ) ) # ( !\convert_binary|int_data_2\(0) & ( \convert_binary|int_data_2\(2) 
-- & ( (!\convert_binary|int_data_2\(1)) # (\convert_binary|int_data_2\(3)) ) ) ) # ( \convert_binary|int_data_2\(0) & ( !\convert_binary|int_data_2\(2) & ( !\convert_binary|int_data_2\(1) $ (\convert_binary|int_data_2\(3)) ) ) ) # ( 
-- !\convert_binary|int_data_2\(0) & ( !\convert_binary|int_data_2\(2) & ( (\convert_binary|int_data_2\(1) & \convert_binary|int_data_2\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110000111100001111001111110011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_2\(1),
	datac => \convert_binary|ALT_INV_int_data_2\(3),
	datae => \convert_binary|ALT_INV_int_data_2\(0),
	dataf => \convert_binary|ALT_INV_int_data_2\(2),
	combout => \seven_seg_display_2|Mux3~0_combout\);

-- Location: FF_X45_Y4_N58
\seven_seg_display_2|seven_seg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_2|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_2|seven_seg\(3));

-- Location: MLABCELL_X45_Y4_N27
\seven_seg_display_2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_2|Mux2~0_combout\ = ( \convert_binary|int_data_2\(0) & ( \convert_binary|int_data_2\(2) & ( !\convert_binary|int_data_2\(3) ) ) ) # ( !\convert_binary|int_data_2\(0) & ( \convert_binary|int_data_2\(2) & ( 
-- (!\convert_binary|int_data_2\(1) & !\convert_binary|int_data_2\(3)) ) ) ) # ( \convert_binary|int_data_2\(0) & ( !\convert_binary|int_data_2\(2) & ( (!\convert_binary|int_data_2\(1)) # (!\convert_binary|int_data_2\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110011000000110000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_2\(1),
	datac => \convert_binary|ALT_INV_int_data_2\(3),
	datae => \convert_binary|ALT_INV_int_data_2\(0),
	dataf => \convert_binary|ALT_INV_int_data_2\(2),
	combout => \seven_seg_display_2|Mux2~0_combout\);

-- Location: FF_X45_Y4_N29
\seven_seg_display_2|seven_seg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_2|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_2|seven_seg\(4));

-- Location: MLABCELL_X45_Y4_N18
\seven_seg_display_2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_2|Mux1~0_combout\ = ( \convert_binary|int_data_2\(0) & ( (!\convert_binary|int_data_2\(3) & ((!\convert_binary|int_data_2\(2)) # (\convert_binary|int_data_2\(1)))) ) ) # ( !\convert_binary|int_data_2\(0) & ( 
-- (!\convert_binary|int_data_2\(2) & (!\convert_binary|int_data_2\(3) & \convert_binary|int_data_2\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100010001100110000000000100010001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_2\(2),
	datab => \convert_binary|ALT_INV_int_data_2\(3),
	datad => \convert_binary|ALT_INV_int_data_2\(1),
	datae => \convert_binary|ALT_INV_int_data_2\(0),
	combout => \seven_seg_display_2|Mux1~0_combout\);

-- Location: FF_X45_Y4_N19
\seven_seg_display_2|seven_seg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_2|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_2|seven_seg\(5));

-- Location: MLABCELL_X45_Y4_N12
\seven_seg_display_2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_2|Mux0~0_combout\ = ( \convert_binary|int_data_2\(0) & ( (!\convert_binary|int_data_2\(3) & (!\convert_binary|int_data_2\(2) $ (\convert_binary|int_data_2\(1)))) ) ) # ( !\convert_binary|int_data_2\(0) & ( 
-- (!\convert_binary|int_data_2\(2) & (!\convert_binary|int_data_2\(3) & !\convert_binary|int_data_2\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000100010010001000000000001000100001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_2\(2),
	datab => \convert_binary|ALT_INV_int_data_2\(3),
	datad => \convert_binary|ALT_INV_int_data_2\(1),
	datae => \convert_binary|ALT_INV_int_data_2\(0),
	combout => \seven_seg_display_2|Mux0~0_combout\);

-- Location: FF_X45_Y4_N13
\seven_seg_display_2|seven_seg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_2|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_2|seven_seg\(6));

-- Location: LABCELL_X41_Y8_N12
\convert_binary|Mod2|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X41_Y8_N15
\convert_binary|Mod2|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( \convert_binary|RResult\(0) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~26_cout\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~6\ = CARRY(( \convert_binary|RResult\(0) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(0),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~6\);

-- Location: MLABCELL_X42_Y4_N30
\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ = SUM(( \convert_binary|RResult\(6) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ = CARRY(( \convert_binary|RResult\(6) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(6),
	cin => GND,
	sharein => GND,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~18\,
	shareout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~19\);

-- Location: MLABCELL_X42_Y4_N33
\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ = SUM(( \convert_binary|RResult\(7) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ = CARRY(( \convert_binary|RResult\(7) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(7),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~18\,
	sharein => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~19\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~14\,
	shareout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~15\);

-- Location: MLABCELL_X42_Y4_N36
\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ = SUM(( !\convert_binary|RResult\(8) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ = CARRY(( !\convert_binary|RResult\(8) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ = SHARE(\convert_binary|RResult\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(8),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~14\,
	sharein => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~15\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~10\,
	shareout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~11\);

-- Location: MLABCELL_X42_Y4_N39
\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ = SUM(( \convert_binary|RResult\(9) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ = CARRY(( \convert_binary|RResult\(9) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(9),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~10\,
	sharein => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~11\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~2\,
	shareout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~3\);

-- Location: MLABCELL_X42_Y4_N42
\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ = SUM(( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~2\,
	sharein => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~3\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\);

-- Location: MLABCELL_X42_Y4_N21
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ & ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\);

-- Location: MLABCELL_X42_Y4_N3
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\ = ( \convert_binary|RResult\(9) & ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|ALT_INV_RResult\(9),
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\);

-- Location: MLABCELL_X42_Y4_N12
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~30_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~30_combout\);

-- Location: MLABCELL_X42_Y4_N6
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~31_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \convert_binary|RResult\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(7),
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~31_combout\);

-- Location: LABCELL_X43_Y6_N30
\convert_binary|Mod2|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X43_Y6_N33
\convert_binary|Mod2|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \convert_binary|RResult\(5) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~26_cout\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~22\ = CARRY(( \convert_binary|RResult\(5) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(5),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X43_Y6_N36
\convert_binary|Mod2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & 
-- ((\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\))) # (\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\convert_binary|RResult\(6))) ) + ( GND ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~22\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\convert_binary|RResult\(6))) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RResult\(6),
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_5~22\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X43_Y6_N39
\convert_binary|Mod2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~31_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~30_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~18\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~14\ = CARRY(( (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~31_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~30_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~30_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_5~18\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X43_Y6_N42
\convert_binary|Mod2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\))) 
-- # (\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\convert_binary|RResult\(8))) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~14\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\convert_binary|RResult\(8))) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RResult\(8),
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_5~14\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X43_Y6_N45
\convert_binary|Mod2|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~10\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~6\ = CARRY(( (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_5~10\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X43_Y6_N48
\convert_binary|Mod2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_5~6\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X43_Y6_N57
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8_combout\);

-- Location: MLABCELL_X42_Y4_N54
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~17_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ & ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~17_combout\);

-- Location: MLABCELL_X42_Y4_N51
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~18_combout\ = ( \convert_binary|RResult\(8) & ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|ALT_INV_RResult\(8),
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~18_combout\);

-- Location: MLABCELL_X42_Y4_N24
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~25_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ & ( 
-- (!\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\) # (\convert_binary|RResult\(7)) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ & ( 
-- (\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & \convert_binary|RResult\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \convert_binary|ALT_INV_RResult\(7),
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~25_combout\);

-- Location: MLABCELL_X42_Y4_N27
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ & ( 
-- (!\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\) # (\convert_binary|RResult\(6)) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ & ( 
-- (\convert_binary|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & \convert_binary|RResult\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \convert_binary|ALT_INV_RResult\(6),
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34_combout\);

-- Location: LABCELL_X43_Y6_N0
\convert_binary|Mod2|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X43_Y6_N3
\convert_binary|Mod2|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \convert_binary|RResult\(4) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~30_cout\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~26\ = CARRY(( \convert_binary|RResult\(4) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RResult\(4),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X43_Y6_N6
\convert_binary|Mod2|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|RResult\(5))) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~26\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~22\ = CARRY(( GND ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|RResult\(5))) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \convert_binary|ALT_INV_RResult\(5),
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_6~26\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X43_Y6_N9
\convert_binary|Mod2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~22\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[30]~34_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_6~22\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X43_Y6_N12
\convert_binary|Mod2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~25_combout\)) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~18\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~25_combout\)) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~25_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_6~18\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X43_Y6_N15
\convert_binary|Mod2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~18_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~17_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~14\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~18_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~17_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[32]~17_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[32]~18_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_6~14\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X43_Y6_N18
\convert_binary|Mod2|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_5~5_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~10\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_5~5_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_6~10\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X43_Y6_N21
\convert_binary|Mod2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_6~6\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X43_Y6_N54
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~11_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~10_combout\ & ( (\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & \convert_binary|Mod2|auto_generated|divider|divider|StageOut[33]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~11_combout\);

-- Location: LABCELL_X43_Y6_N27
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[43]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[43]~19_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~18_combout\) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[32]~17_combout\) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[32]~17_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[32]~18_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[43]~19_combout\);

-- Location: LABCELL_X44_Y6_N51
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\);

-- Location: LABCELL_X43_Y7_N51
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[31]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[31]~25_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26_combout\);

-- Location: LABCELL_X43_Y7_N21
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[41]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[41]~35_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34_combout\ ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[30]~34_combout\ ) ) ) # ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~17_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[30]~34_combout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[41]~35_combout\);

-- Location: LABCELL_X44_Y8_N12
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|RResult\(5) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_5~1_sumout\ 
-- & ( \convert_binary|Mod2|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(5),
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40_combout\);

-- Location: LABCELL_X43_Y8_N0
\convert_binary|Mod2|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X43_Y8_N3
\convert_binary|Mod2|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \convert_binary|RResult\(3) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~14_cout\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~6\ = CARRY(( \convert_binary|RResult\(3) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(3),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X43_Y8_N6
\convert_binary|Mod2|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|RResult\(4))) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~6\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~34\ = CARRY(( GND ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|RResult\(4))) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(4),
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_7~6\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X43_Y8_N9
\convert_binary|Mod2|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~34\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[40]~40_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_7~34\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X43_Y8_N12
\convert_binary|Mod2|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[41]~35_combout\)) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~30\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[41]~35_combout\)) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[41]~35_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_7~30\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X43_Y8_N15
\convert_binary|Mod2|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~26\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[42]~24_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_7~26\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X43_Y8_N18
\convert_binary|Mod2|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[43]~19_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~22\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[43]~19_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[43]~19_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_7~22\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X43_Y8_N21
\convert_binary|Mod2|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~11_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8_combout\))) ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~18\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~10\ = CARRY(( VCC ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~11_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8_combout\))) ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[44]~8_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[44]~11_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_7~18\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X43_Y8_N24
\convert_binary|Mod2|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_7~10\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X43_Y6_N24
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~7_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~5_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~7_combout\);

-- Location: LABCELL_X44_Y8_N54
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8_combout\ ) ) # ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~8_combout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[44]~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[44]~11_combout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[44]~8_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12_combout\);

-- Location: LABCELL_X44_Y8_N48
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16_combout\);

-- Location: LABCELL_X44_Y8_N9
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[43]~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[43]~19_combout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20_combout\);

-- Location: LABCELL_X44_Y8_N0
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[53]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\ ) ) # ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) ) ) # ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\ & ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26_combout\) ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_6~13_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~24_combout\ & ( 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & \convert_binary|Mod2|auto_generated|divider|divider|StageOut[42]~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[42]~24_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout\);

-- Location: LABCELL_X44_Y8_N42
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~17_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33_combout\);

-- Location: LABCELL_X44_Y8_N15
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[41]~35_combout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[41]~35_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36_combout\);

-- Location: LABCELL_X44_Y8_N33
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[51]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[51]~41_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\ & ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40_combout\ ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\ ) ) # ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|op_6~21_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[40]~40_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[40]~40_combout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[51]~41_combout\);

-- Location: LABCELL_X44_Y8_N18
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|RResult\(4) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ 
-- & ( \convert_binary|RResult\(4) & ( \convert_binary|Mod2|auto_generated|divider|divider|op_6~25_sumout\ ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_6~1_sumout\ & ( !\convert_binary|RResult\(4) & ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_6~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|ALT_INV_RResult\(4),
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45_combout\);

-- Location: LABCELL_X43_Y8_N30
\convert_binary|Mod2|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X43_Y8_N33
\convert_binary|Mod2|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \convert_binary|RResult\(2) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~18_cout\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~6\ = CARRY(( \convert_binary|RResult\(2) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RResult\(2),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X43_Y8_N36
\convert_binary|Mod2|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|RResult\(3))) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~6\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|RResult\(3))) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(3),
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~6\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X43_Y8_N39
\convert_binary|Mod2|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~10\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[50]~45_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~10\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X43_Y8_N42
\convert_binary|Mod2|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[51]~41_combout\)) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~38\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~34\ = CARRY(( GND ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[51]~41_combout\)) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[51]~41_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~38\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X43_Y8_N45
\convert_binary|Mod2|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~34\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[52]~36_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~34\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X43_Y8_N48
\convert_binary|Mod2|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~30\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[53]~27_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~30\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X43_Y8_N51
\convert_binary|Mod2|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~26\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|op_7~17_sumout\)) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[54]~16_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[54]~20_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~26\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X43_Y8_N54
\convert_binary|Mod2|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~7_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~22\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~7_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[55]~12_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~22\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X43_Y8_N57
\convert_binary|Mod2|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_8~14\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X42_Y8_N3
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~5_combout\ = (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & \convert_binary|Mod2|auto_generated|divider|divider|op_8~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~5_combout\);

-- Location: MLABCELL_X42_Y8_N57
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6_combout\);

-- Location: MLABCELL_X42_Y8_N54
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~13_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12_combout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~12_combout\ & ( (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & \convert_binary|Mod2|auto_generated|divider|divider|StageOut[55]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[55]~12_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~13_combout\);

-- Location: MLABCELL_X42_Y8_N48
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[65]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[65]~21_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16_combout\)) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_7~17_sumout\ & ( 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~20_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[54]~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[54]~16_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[54]~20_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[65]~21_combout\);

-- Location: MLABCELL_X42_Y8_N45
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23_combout\);

-- Location: MLABCELL_X42_Y8_N0
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[53]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[53]~27_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\);

-- Location: MLABCELL_X42_Y8_N42
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[63]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[63]~37_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~25_sumout\ & ( ((!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33_combout\) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_7~25_sumout\ & ( 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~36_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[52]~33_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[52]~36_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[63]~37_combout\);

-- Location: MLABCELL_X42_Y8_N51
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~29_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39_combout\);

-- Location: LABCELL_X44_Y8_N24
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[51]~41_combout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[51]~41_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42_combout\);

-- Location: LABCELL_X44_Y8_N27
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[61]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[61]~46_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45_combout\ & ( (\convert_binary|Mod2|auto_generated|divider|divider|op_7~33_sumout\) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|StageOut[50]~45_combout\ & ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_7~33_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[50]~45_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[61]~46_combout\);

-- Location: LABCELL_X44_Y8_N39
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|RResult\(3) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_7~1_sumout\ 
-- & ( \convert_binary|Mod2|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(3),
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3_combout\);

-- Location: MLABCELL_X42_Y8_N6
\convert_binary|Mod2|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~22_cout\);

-- Location: MLABCELL_X42_Y8_N9
\convert_binary|Mod2|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( \convert_binary|RResult\(1) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~22_cout\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~6\ = CARRY(( \convert_binary|RResult\(1) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RResult\(1),
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~6\);

-- Location: MLABCELL_X42_Y8_N12
\convert_binary|Mod2|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RResult\(2))) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~6\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~10\ = CARRY(( GND ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RResult\(2))) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(2),
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~6\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X42_Y8_N15
\convert_binary|Mod2|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~10\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~10\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X42_Y8_N18
\convert_binary|Mod2|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[61]~46_combout\)) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~14\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~42\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[61]~46_combout\)) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[61]~46_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~14\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~42\);

-- Location: MLABCELL_X42_Y8_N21
\convert_binary|Mod2|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~42\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[62]~39_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[62]~42_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~42\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~38\);

-- Location: MLABCELL_X42_Y8_N24
\convert_binary|Mod2|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[63]~37_combout\)) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~38\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~34\ = CARRY(( VCC ) + ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[63]~37_combout\)) ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[63]~37_combout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~38\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~34\);

-- Location: MLABCELL_X42_Y8_N27
\convert_binary|Mod2|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~34\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~23_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~34\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~30\);

-- Location: MLABCELL_X42_Y8_N30
\convert_binary|Mod2|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[65]~21_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~30\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[65]~21_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~21_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~30\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~26\);

-- Location: MLABCELL_X42_Y8_N33
\convert_binary|Mod2|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~13_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~26\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~13_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~13_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~26\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X42_Y8_N36
\convert_binary|Mod2|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_9~18\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X40_Y8_N33
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~14_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6_combout\ ) ) # ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~6_combout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[66]~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~13_combout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~14_combout\);

-- Location: LABCELL_X40_Y8_N48
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~15_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~15_combout\);

-- Location: LABCELL_X40_Y8_N57
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~22_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[65]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[65]~21_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~22_combout\);

-- Location: LABCELL_X41_Y8_N51
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[75]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[75]~29_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~25_sumout\ & ( ((!\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23_combout\) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_8~25_sumout\ & ( 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~28_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[64]~23_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~23_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[75]~29_combout\);

-- Location: LABCELL_X40_Y8_N0
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~32_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~32_combout\);

-- Location: LABCELL_X40_Y8_N6
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[63]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[63]~37_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\);

-- Location: LABCELL_X40_Y8_N39
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[73]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[73]~43_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\ & ( 
-- (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39_combout\) ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\ ) ) # ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|op_8~33_sumout\ & ( 
-- (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~42_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[62]~39_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111111111111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[62]~39_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[62]~42_combout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[73]~43_combout\);

-- Location: LABCELL_X40_Y8_N45
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~44_combout\ = ( !\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~44_combout\);

-- Location: LABCELL_X40_Y8_N27
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~47_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[61]~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[61]~46_combout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~47_combout\);

-- Location: LABCELL_X40_Y8_N12
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\ & ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3_combout\ ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\ ) ) # ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|op_8~9_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|StageOut[60]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4_combout\);

-- Location: LABCELL_X41_Y8_N9
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[70]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[70]~1_combout\ = ( \convert_binary|RResult\(2) & ( (\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\) # (\convert_binary|Mod2|auto_generated|divider|divider|op_8~5_sumout\) ) ) 
-- # ( !\convert_binary|RResult\(2) & ( (\convert_binary|Mod2|auto_generated|divider|divider|op_8~5_sumout\ & !\convert_binary|Mod2|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|ALT_INV_RResult\(2),
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[70]~1_combout\);

-- Location: LABCELL_X41_Y8_N18
\convert_binary|Mod2|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|RResult\(1))) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~6\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|RResult\(1))) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|ALT_INV_RResult\(1),
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~6\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X41_Y8_N21
\convert_binary|Mod2|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~10\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~10\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X41_Y8_N24
\convert_binary|Mod2|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4_combout\)) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~14\ ))
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4_combout\)) ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~14\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X41_Y8_N27
\convert_binary|Mod2|auto_generated|divider|divider|op_10~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~46_cout\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_9~41_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~47_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[72]~44_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~44_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~18\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~46_cout\);

-- Location: LABCELL_X41_Y8_N30
\convert_binary|Mod2|auto_generated|divider|divider|op_10~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~42_cout\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[73]~43_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[73]~43_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~46_cout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~42_cout\);

-- Location: LABCELL_X41_Y8_N33
\convert_binary|Mod2|auto_generated|divider|divider|op_10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~38_cout\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~38_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[74]~32_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~42_cout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~38_cout\);

-- Location: LABCELL_X41_Y8_N36
\convert_binary|Mod2|auto_generated|divider|divider|op_10~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~34_cout\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[75]~29_combout\)) ) + ( VCC ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[75]~29_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~38_cout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~34_cout\);

-- Location: LABCELL_X41_Y8_N39
\convert_binary|Mod2|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|op_9~25_sumout\)) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~22_combout\) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[76]~15_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[76]~22_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~34_cout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X41_Y8_N42
\convert_binary|Mod2|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~14_combout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|StageOut[77]~5_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\,
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~30_cout\,
	cout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X41_Y8_N45
\convert_binary|Mod2|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod2|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X41_Y8_N48
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[90]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[90]~0_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|RResult\(0) ) ) # ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RResult\(0),
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[90]~0_combout\);

-- Location: FF_X41_Y8_N49
\convert_binary|int_data_3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[90]~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_3\(0));

-- Location: LABCELL_X41_Y8_N0
\convert_binary|int_data_3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_3~0_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~9_sumout\ & ( ((!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ 
-- & (\convert_binary|Mod2|auto_generated|divider|divider|op_9~5_sumout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|RResult\(1))))) # (\convert_binary|int_data_5r[2]~0_combout\) ) ) ) # ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~9_sumout\ ) ) # ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|op_10~9_sumout\ & ( ((!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|op_9~5_sumout\)) # 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|RResult\(1))))) # (\convert_binary|int_data_5r[2]~0_combout\) ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|op_10~9_sumout\ & ( \convert_binary|int_data_5r[2]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010111110011111111111111111111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datab => \convert_binary|ALT_INV_RResult\(1),
	datac => \convert_binary|ALT_INV_int_data_5r[2]~0_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \convert_binary|int_data_3~0_combout\);

-- Location: FF_X41_Y8_N1
\convert_binary|int_data_3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_3~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_3\(1));

-- Location: LABCELL_X41_Y8_N54
\convert_binary|int_data_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_3~1_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~17_sumout\ & ( 
-- ((!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|op_9~13_sumout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4_combout\)))) # (\convert_binary|int_data_5r[2]~0_combout\) ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \convert_binary|Mod2|auto_generated|divider|divider|op_10~17_sumout\ ) ) # ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( !\convert_binary|Mod2|auto_generated|divider|divider|op_10~17_sumout\ & ( 
-- ((!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod2|auto_generated|divider|divider|op_9~13_sumout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[71]~4_combout\)))) # (\convert_binary|int_data_5r[2]~0_combout\) ) ) ) # ( !\convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|op_10~17_sumout\ & ( \convert_binary|int_data_5r[2]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011011101110011111111111111111111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datab => \convert_binary|ALT_INV_int_data_5r[2]~0_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \convert_binary|int_data_3~1_combout\);

-- Location: FF_X41_Y8_N55
\convert_binary|int_data_3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_3~1_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_3\(3));

-- Location: LABCELL_X41_Y8_N6
\convert_binary|Mod2|auto_generated|divider|divider|StageOut[92]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod2|auto_generated|divider|divider|StageOut[92]~2_combout\ = ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\convert_binary|Mod2|auto_generated|divider|divider|op_9~9_sumout\)) # (\convert_binary|Mod2|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod2|auto_generated|divider|divider|StageOut[70]~1_combout\))) ) ) # ( 
-- !\convert_binary|Mod2|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod2|auto_generated|divider|divider|op_10~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\,
	datac => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \convert_binary|Mod2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[92]~2_combout\);

-- Location: FF_X41_Y8_N7
\convert_binary|int_data_3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mod2|auto_generated|divider|divider|StageOut[92]~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_3\(2));

-- Location: MLABCELL_X45_Y4_N30
\seven_seg_display_3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_3|Mux6~0_combout\ = ( \convert_binary|int_data_3\(2) & ( (!\convert_binary|int_data_3\(0) & (!\convert_binary|int_data_3\(1) & !\convert_binary|int_data_3\(3))) ) ) # ( !\convert_binary|int_data_3\(2) & ( (\convert_binary|int_data_3\(0) 
-- & (!\convert_binary|int_data_3\(1) & !\convert_binary|int_data_3\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_3\(0),
	datab => \convert_binary|ALT_INV_int_data_3\(1),
	datac => \convert_binary|ALT_INV_int_data_3\(3),
	dataf => \convert_binary|ALT_INV_int_data_3\(2),
	combout => \seven_seg_display_3|Mux6~0_combout\);

-- Location: FF_X45_Y4_N32
\seven_seg_display_3|seven_seg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_3|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_3|seven_seg\(0));

-- Location: MLABCELL_X45_Y4_N48
\seven_seg_display_3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_3|Mux5~0_combout\ = ( \convert_binary|int_data_3\(2) & ( (!\convert_binary|int_data_3\(0) $ (!\convert_binary|int_data_3\(1))) # (\convert_binary|int_data_3\(3)) ) ) # ( !\convert_binary|int_data_3\(2) & ( 
-- (\convert_binary|int_data_3\(1) & \convert_binary|int_data_3\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_3\(0),
	datab => \convert_binary|ALT_INV_int_data_3\(1),
	datac => \convert_binary|ALT_INV_int_data_3\(3),
	dataf => \convert_binary|ALT_INV_int_data_3\(2),
	combout => \seven_seg_display_3|Mux5~0_combout\);

-- Location: FF_X45_Y4_N49
\seven_seg_display_3|seven_seg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_3|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_3|seven_seg\(1));

-- Location: MLABCELL_X45_Y4_N33
\seven_seg_display_3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_3|Mux4~0_combout\ = ( \convert_binary|int_data_3\(2) & ( \convert_binary|int_data_3\(3) ) ) # ( !\convert_binary|int_data_3\(2) & ( (\convert_binary|int_data_3\(1) & ((!\convert_binary|int_data_3\(0)) # 
-- (\convert_binary|int_data_3\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000110011001000100011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_3\(0),
	datab => \convert_binary|ALT_INV_int_data_3\(1),
	datad => \convert_binary|ALT_INV_int_data_3\(3),
	dataf => \convert_binary|ALT_INV_int_data_3\(2),
	combout => \seven_seg_display_3|Mux4~0_combout\);

-- Location: FF_X45_Y4_N34
\seven_seg_display_3|seven_seg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_3|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_3|seven_seg\(2));

-- Location: MLABCELL_X45_Y4_N51
\seven_seg_display_3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_3|Mux3~0_combout\ = ( \convert_binary|int_data_3\(2) & ( (!\convert_binary|int_data_3\(0) $ (\convert_binary|int_data_3\(1))) # (\convert_binary|int_data_3\(3)) ) ) # ( !\convert_binary|int_data_3\(2) & ( 
-- (!\convert_binary|int_data_3\(1) & (\convert_binary|int_data_3\(0) & !\convert_binary|int_data_3\(3))) # (\convert_binary|int_data_3\(1) & ((\convert_binary|int_data_3\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000110011010001000011001110011001111111111001100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_3\(0),
	datab => \convert_binary|ALT_INV_int_data_3\(1),
	datad => \convert_binary|ALT_INV_int_data_3\(3),
	dataf => \convert_binary|ALT_INV_int_data_3\(2),
	combout => \seven_seg_display_3|Mux3~0_combout\);

-- Location: FF_X45_Y4_N52
\seven_seg_display_3|seven_seg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_3|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_3|seven_seg\(3));

-- Location: MLABCELL_X45_Y4_N42
\seven_seg_display_3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_3|Mux2~0_combout\ = ( \convert_binary|int_data_3\(2) & ( (!\convert_binary|int_data_3\(3) & ((!\convert_binary|int_data_3\(1)) # (\convert_binary|int_data_3\(0)))) ) ) # ( !\convert_binary|int_data_3\(2) & ( 
-- (\convert_binary|int_data_3\(0) & ((!\convert_binary|int_data_3\(1)) # (!\convert_binary|int_data_3\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_3\(1),
	datac => \convert_binary|ALT_INV_int_data_3\(3),
	datad => \convert_binary|ALT_INV_int_data_3\(0),
	dataf => \convert_binary|ALT_INV_int_data_3\(2),
	combout => \seven_seg_display_3|Mux2~0_combout\);

-- Location: FF_X45_Y4_N43
\seven_seg_display_3|seven_seg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_3|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_3|seven_seg\(4));

-- Location: MLABCELL_X45_Y4_N36
\seven_seg_display_3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_3|Mux1~0_combout\ = ( \convert_binary|int_data_3\(2) & ( (\convert_binary|int_data_3\(1) & (!\convert_binary|int_data_3\(3) & \convert_binary|int_data_3\(0))) ) ) # ( !\convert_binary|int_data_3\(2) & ( (!\convert_binary|int_data_3\(3) 
-- & ((\convert_binary|int_data_3\(0)) # (\convert_binary|int_data_3\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000001100001111000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_3\(1),
	datac => \convert_binary|ALT_INV_int_data_3\(3),
	datad => \convert_binary|ALT_INV_int_data_3\(0),
	dataf => \convert_binary|ALT_INV_int_data_3\(2),
	combout => \seven_seg_display_3|Mux1~0_combout\);

-- Location: FF_X45_Y4_N37
\seven_seg_display_3|seven_seg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_3|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_3|seven_seg\(5));

-- Location: MLABCELL_X45_Y4_N6
\seven_seg_display_3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_3|Mux0~0_combout\ = ( !\convert_binary|int_data_3\(3) & ( \convert_binary|int_data_3\(2) & ( (\convert_binary|int_data_3\(1) & \convert_binary|int_data_3\(0)) ) ) ) # ( !\convert_binary|int_data_3\(3) & ( !\convert_binary|int_data_3\(2) 
-- & ( !\convert_binary|int_data_3\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_3\(1),
	datac => \convert_binary|ALT_INV_int_data_3\(0),
	datae => \convert_binary|ALT_INV_int_data_3\(3),
	dataf => \convert_binary|ALT_INV_int_data_3\(2),
	combout => \seven_seg_display_3|Mux0~0_combout\);

-- Location: FF_X45_Y4_N8
\seven_seg_display_3|seven_seg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_3|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_3|seven_seg\(6));

-- Location: LABCELL_X41_Y7_N3
\convert_binary|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mux31~0_combout\ = ( \Operation[1]~input_o\ ) # ( !\Operation[1]~input_o\ & ( \Operation[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Operation[0]~input_o\,
	datae => \ALT_INV_Operation[1]~input_o\,
	combout => \convert_binary|Mux31~0_combout\);

-- Location: FF_X47_Y4_N23
\convert_binary|RRemainder[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(9),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(9));

-- Location: FF_X47_Y4_N26
\convert_binary|RRemainder[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(8),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(8));

-- Location: FF_X47_Y4_N56
\convert_binary|RRemainder[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(7),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(7));

-- Location: FF_X47_Y4_N20
\convert_binary|RRemainder[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(6),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(6));

-- Location: FF_X48_Y4_N2
\convert_binary|RRemainder[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(5),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(5));

-- Location: FF_X48_Y4_N5
\convert_binary|RRemainder[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(4),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(4));

-- Location: FF_X49_Y4_N29
\convert_binary|RRemainder[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(3),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(3));

-- Location: LABCELL_X48_Y5_N0
\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ = SUM(( \convert_binary|RRemainder\(3) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ = CARRY(( \convert_binary|RRemainder\(3) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(3),
	cin => GND,
	sharein => GND,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\,
	shareout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\);

-- Location: LABCELL_X48_Y5_N3
\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ = SUM(( !\convert_binary|RRemainder\(4) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ = CARRY(( !\convert_binary|RRemainder\(4) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ = SHARE(\convert_binary|RRemainder\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(4),
	cin => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30\,
	sharein => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\,
	shareout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\);

-- Location: LABCELL_X48_Y5_N6
\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ = SUM(( \convert_binary|RRemainder\(5) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ = CARRY(( \convert_binary|RRemainder\(5) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(5),
	cin => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26\,
	sharein => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\,
	shareout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\);

-- Location: LABCELL_X48_Y5_N9
\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\ = SUM(( !\convert_binary|RRemainder\(6) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ = CARRY(( !\convert_binary|RRemainder\(6) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ = SHARE(\convert_binary|RRemainder\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(6),
	cin => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22\,
	sharein => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	shareout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\);

-- Location: LABCELL_X48_Y5_N12
\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ = SUM(( !\convert_binary|RRemainder\(7) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ = CARRY(( !\convert_binary|RRemainder\(7) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ = SHARE(\convert_binary|RRemainder\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(7),
	cin => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18\,
	sharein => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\,
	shareout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\);

-- Location: LABCELL_X48_Y5_N15
\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ = SUM(( \convert_binary|RRemainder\(8) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ = CARRY(( \convert_binary|RRemainder\(8) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(8),
	cin => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~10\,
	sharein => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~11\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\,
	shareout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\);

-- Location: LABCELL_X48_Y5_N18
\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\ = SUM(( \convert_binary|RRemainder\(9) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ = CARRY(( \convert_binary|RRemainder\(9) ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(9),
	cin => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~14\,
	sharein => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~15\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\,
	shareout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\);

-- Location: LABCELL_X48_Y5_N21
\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ = SUM(( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\ ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6\,
	sharein => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\);

-- Location: MLABCELL_X49_Y5_N21
\convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout\ & ( 
-- !\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[5]~13_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\);

-- Location: LABCELL_X48_Y5_N24
\convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \convert_binary|RRemainder\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(8),
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\);

-- Location: LABCELL_X50_Y5_N3
\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ = (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[3]~17_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LABCELL_X50_Y5_N42
\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \convert_binary|RRemainder\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(6),
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\);

-- Location: LABCELL_X48_Y5_N27
\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\ = ( !\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[1]~25_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\);

-- Location: MLABCELL_X49_Y5_N0
\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \convert_binary|RRemainder\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RRemainder\(4),
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\);

-- Location: FF_X49_Y4_N23
\convert_binary|RRemainder[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(2),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(2));

-- Location: LABCELL_X48_Y5_N30
\convert_binary|Div1|auto_generated|divider|divider|op_8~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~38_cout\);

-- Location: LABCELL_X48_Y5_N33
\convert_binary|Div1|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( \convert_binary|RRemainder\(2) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_8~38_cout\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~34\ = CARRY(( \convert_binary|RRemainder\(2) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_8~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(2),
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~38_cout\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X48_Y5_N36
\convert_binary|Div1|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- ((\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\))) # (\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RRemainder\(3))) ) + ( VCC ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~34\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RRemainder\(3))) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(3),
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~34\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X48_Y5_N39
\convert_binary|Div1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\) ) + ( GND ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~30\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~26\ = CARRY(( (\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\) ) + ( GND ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~30\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X48_Y5_N42
\convert_binary|Div1|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- ((\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\))) # (\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RRemainder\(5))) ) + ( VCC ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~26\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RRemainder\(5))) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(5),
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~26\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X48_Y5_N45
\convert_binary|Div1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~22\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~18\ = CARRY(( (\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~22\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X48_Y5_N48
\convert_binary|Div1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\))) 
-- # (\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RRemainder\(7))) ) + ( GND ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_8~18\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RRemainder\(7))) ) + ( GND ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(7),
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~18\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X48_Y5_N51
\convert_binary|Div1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( GND ) + ( (\convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\) ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~10\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~14\ = CARRY(( GND ) + ( (\convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\) ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~10\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X48_Y5_N54
\convert_binary|Div1|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( VCC ) + ( (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & 
-- ((\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout\))) # (\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & (\convert_binary|RRemainder\(9))) ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100000101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(9),
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[6]~5_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~14\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X48_Y5_N57
\convert_binary|Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X52_Y4_N42
\convert_binary|Div1|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~1_wirecell_combout\ = ( !\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: FF_X52_Y4_N43
\convert_binary|int_data_4r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Div1|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_4r\(2));

-- Location: MLABCELL_X49_Y5_N24
\convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\ = ( !\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[4]~9_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\);

-- Location: LABCELL_X50_Y5_N48
\convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\ = ( \convert_binary|RRemainder\(7) & ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|ALT_INV_RRemainder\(7),
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\);

-- Location: LABCELL_X50_Y5_N54
\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\ ) # ( !\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~8_combout\ & ( 
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~7_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~8_combout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\);

-- Location: MLABCELL_X49_Y5_N9
\convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\ = ( !\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( 
-- \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[2]~21_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\);

-- Location: LABCELL_X52_Y5_N36
\convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\ = ( \convert_binary|RRemainder\(5) & ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|ALT_INV_RRemainder\(5),
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\);

-- Location: MLABCELL_X49_Y5_N3
\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\ = (\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~15_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~16_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~15_combout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\);

-- Location: MLABCELL_X49_Y5_N18
\convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ & ( 
-- (!\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\) # (\convert_binary|RRemainder\(3)) ) ) # ( !\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout\ & ( 
-- (\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & \convert_binary|RRemainder\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(3),
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[0]~29_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\);

-- Location: FF_X47_Y4_N17
\convert_binary|RRemainder[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(1),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(1));

-- Location: MLABCELL_X49_Y5_N30
\convert_binary|Div1|auto_generated|divider|divider|op_9~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~38_cout\);

-- Location: MLABCELL_X49_Y5_N33
\convert_binary|Div1|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( \convert_binary|RRemainder\(1) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~38_cout\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~34\ = CARRY(( \convert_binary|RRemainder\(1) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(1),
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~38_cout\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~34\);

-- Location: MLABCELL_X49_Y5_N36
\convert_binary|Div1|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_8~33_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RRemainder\(2))) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~34\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_8~33_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RRemainder\(2))) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(2),
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~34\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~30\);

-- Location: MLABCELL_X49_Y5_N39
\convert_binary|Div1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( GND ) + ( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\)) ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~30\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~26\ = CARRY(( GND ) + ( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\)) ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\,
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~30\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~26\);

-- Location: MLABCELL_X49_Y5_N42
\convert_binary|Div1|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\)) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~26\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_8~25_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\)) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~26\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~22\);

-- Location: MLABCELL_X49_Y5_N45
\convert_binary|Div1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|op_8~21_sumout\)))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\)) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~22\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|op_8~21_sumout\)))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\)) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\,
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~22\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X49_Y5_N48
\convert_binary|Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( GND ) + ( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\)) ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~18\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( GND ) + ( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\)) ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~18\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X49_Y5_N51
\convert_binary|Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\)) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\))) ) + ( GND ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~14\ ))
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\)) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\))) ) + ( GND ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\,
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~14\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X49_Y5_N54
\convert_binary|Div1|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( VCC ) + ( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~5_combout\)) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[53]~4_combout\))) ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011000010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~4_combout\,
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[53]~5_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~10\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_9~6_cout\);

-- Location: MLABCELL_X49_Y5_N57
\convert_binary|Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X50_Y5_N36
\convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\ = (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & \convert_binary|Div1|auto_generated|divider|divider|op_8~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\);

-- Location: LABCELL_X50_Y5_N45
\convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\ & ( \convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( 
-- !\convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~2_combout\ & ( (\convert_binary|Div1|auto_generated|divider|divider|StageOut[52]~1_combout\ & \convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~1_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[52]~2_combout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\);

-- Location: MLABCELL_X49_Y5_N15
\convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|op_8~17_sumout\ & ( !\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\);

-- Location: LABCELL_X50_Y5_N57
\convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\ = (\convert_binary|Div1|auto_generated|divider|divider|StageOut[51]~9_combout\ & \convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[51]~9_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\);

-- Location: MLABCELL_X49_Y5_N27
\convert_binary|Div1|auto_generated|divider|divider|StageOut[59]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\ & ( (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~21_sumout\) ) ) # ( !\convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~11_combout\ & ( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~21_sumout\)) # (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|StageOut[50]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~12_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~11_combout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\);

-- Location: LABCELL_X50_Y5_N39
\convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|op_8~25_sumout\ & ( !\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\);

-- Location: LABCELL_X50_Y5_N0
\convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|StageOut[49]~17_combout\ & ( \convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~17_combout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\);

-- Location: MLABCELL_X49_Y5_N6
\convert_binary|Div1|auto_generated|divider|divider|StageOut[57]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\ & ( (\convert_binary|Div1|auto_generated|divider|divider|op_8~29_sumout\) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\convert_binary|Div1|auto_generated|divider|divider|StageOut[48]~19_combout\ & ( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \convert_binary|Div1|auto_generated|divider|divider|op_8~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\);

-- Location: MLABCELL_X49_Y5_N12
\convert_binary|Div1|auto_generated|divider|divider|StageOut[56]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\ = ( \convert_binary|RRemainder\(2) & ( (\convert_binary|Div1|auto_generated|divider|divider|op_8~33_sumout\) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\convert_binary|RRemainder\(2) & ( (!\convert_binary|Div1|auto_generated|divider|divider|op_8~1_sumout\ & \convert_binary|Div1|auto_generated|divider|divider|op_8~33_sumout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	dataf => \convert_binary|ALT_INV_RRemainder\(2),
	combout => \convert_binary|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\);

-- Location: FF_X48_Y4_N35
\convert_binary|RRemainder[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \division|R\(0),
	sclr => \convert_binary|Mux31~0_combout\,
	sload => VCC,
	ena => \RST_N~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|RRemainder\(0));

-- Location: LABCELL_X50_Y5_N6
\convert_binary|Div1|auto_generated|divider|divider|op_10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~38_cout\);

-- Location: LABCELL_X50_Y5_N9
\convert_binary|Div1|auto_generated|divider|divider|op_10~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~34_cout\ = CARRY(( \convert_binary|RRemainder\(0) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(0),
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~38_cout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~34_cout\);

-- Location: LABCELL_X50_Y5_N12
\convert_binary|Div1|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_9~33_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|RRemainder\(1))) ) + ( VCC ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_10~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(1),
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~34_cout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X50_Y5_N15
\convert_binary|Div1|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[56]~21_combout\)) ) + ( GND ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~21_combout\,
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~30_cout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X50_Y5_N18
\convert_binary|Div1|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( VCC ) + ( (!\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_9~25_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[57]~20_combout\)) ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~20_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~26_cout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X50_Y5_N21
\convert_binary|Div1|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|op_9~21_sumout\)) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~18_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[58]~14_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~14_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~18_combout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~22_cout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~18_cout\);

-- Location: LABCELL_X50_Y5_N24
\convert_binary|Div1|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( GND ) + ( (!\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div1|auto_generated|divider|divider|op_9~17_sumout\))) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|StageOut[59]~13_combout\)) ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~13_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~18_cout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~14_cout\);

-- Location: LABCELL_X50_Y5_N27
\convert_binary|Div1|auto_generated|divider|divider|op_10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~10_cout\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|op_9~13_sumout\)) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~10_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[60]~6_combout\)))) ) + ( GND ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~6_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~10_combout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~14_cout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~10_cout\);

-- Location: LABCELL_X50_Y5_N30
\convert_binary|Div1|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div1|auto_generated|divider|divider|op_9~9_sumout\)) # 
-- (\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~3_combout\) # (\convert_binary|Div1|auto_generated|divider|divider|StageOut[61]~0_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datab => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~0_combout\,
	datad => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_StageOut[61]~3_combout\,
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~10_cout\,
	cout => \convert_binary|Div1|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X50_Y5_N33
\convert_binary|Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div1|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div1|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \convert_binary|Div1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X52_Y4_N51
\convert_binary|Div1|auto_generated|divider|divider|op_10~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div1|auto_generated|divider|divider|op_10~1_wirecell_combout\ = ( !\convert_binary|Div1|auto_generated|divider|divider|op_10~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Div1|auto_generated|divider|divider|op_10~1_wirecell_combout\);

-- Location: FF_X52_Y4_N52
\convert_binary|int_data_4r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Div1|auto_generated|divider|divider|op_10~1_wirecell_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_4r\(0));

-- Location: LABCELL_X52_Y4_N33
\convert_binary|int_data_4r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_4r~1_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ & ( \convert_binary|int_data_5r[2]~0_combout\ ) ) # ( 
-- !\convert_binary|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_int_data_5r[2]~0_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_add_sub_6_result_int[7]~1_sumout\,
	combout => \convert_binary|int_data_4r~1_combout\);

-- Location: FF_X52_Y4_N34
\convert_binary|int_data_4r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_4r~1_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_4r\(3));

-- Location: LABCELL_X52_Y4_N0
\convert_binary|int_data_4r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_4r~0_combout\ = ( \convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \convert_binary|int_data_5r[2]~0_combout\ ) ) # ( !\convert_binary|Div1|auto_generated|divider|divider|op_9~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_5r[2]~0_combout\,
	dataf => \convert_binary|Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \convert_binary|int_data_4r~0_combout\);

-- Location: FF_X52_Y4_N1
\convert_binary|int_data_4r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_4r~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_4r\(1));

-- Location: LABCELL_X43_Y2_N0
\seven_seg_display_4|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_4|Mux6~0_combout\ = ( !\convert_binary|int_data_4r\(1) & ( (!\convert_binary|int_data_4r\(3) & (!\convert_binary|int_data_4r\(2) $ (!\convert_binary|int_data_4r\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_4r\(2),
	datac => \convert_binary|ALT_INV_int_data_4r\(0),
	datad => \convert_binary|ALT_INV_int_data_4r\(3),
	dataf => \convert_binary|ALT_INV_int_data_4r\(1),
	combout => \seven_seg_display_4|Mux6~0_combout\);

-- Location: FF_X43_Y2_N1
\seven_seg_display_4|seven_seg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_4|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_4|seven_seg\(0));

-- Location: LABCELL_X43_Y2_N57
\seven_seg_display_4|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_4|Mux5~0_combout\ = ( \convert_binary|int_data_4r\(2) & ( (!\convert_binary|int_data_4r\(0) $ (!\convert_binary|int_data_4r\(1))) # (\convert_binary|int_data_4r\(3)) ) ) # ( !\convert_binary|int_data_4r\(2) & ( 
-- (\convert_binary|int_data_4r\(1) & \convert_binary|int_data_4r\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_4r\(0),
	datab => \convert_binary|ALT_INV_int_data_4r\(1),
	datac => \convert_binary|ALT_INV_int_data_4r\(3),
	dataf => \convert_binary|ALT_INV_int_data_4r\(2),
	combout => \seven_seg_display_4|Mux5~0_combout\);

-- Location: FF_X43_Y2_N58
\seven_seg_display_4|seven_seg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_4|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_4|seven_seg\(1));

-- Location: LABCELL_X43_Y2_N54
\seven_seg_display_4|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_4|Mux4~0_combout\ = ( \convert_binary|int_data_4r\(2) & ( \convert_binary|int_data_4r\(3) ) ) # ( !\convert_binary|int_data_4r\(2) & ( (\convert_binary|int_data_4r\(1) & ((!\convert_binary|int_data_4r\(0)) # 
-- (\convert_binary|int_data_4r\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000110011001000100011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_4r\(0),
	datab => \convert_binary|ALT_INV_int_data_4r\(1),
	datad => \convert_binary|ALT_INV_int_data_4r\(3),
	dataf => \convert_binary|ALT_INV_int_data_4r\(2),
	combout => \seven_seg_display_4|Mux4~0_combout\);

-- Location: FF_X43_Y2_N55
\seven_seg_display_4|seven_seg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_4|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_4|seven_seg\(2));

-- Location: LABCELL_X43_Y2_N12
\seven_seg_display_4|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_4|Mux3~0_combout\ = ( \convert_binary|int_data_4r\(2) & ( (!\convert_binary|int_data_4r\(0) $ (\convert_binary|int_data_4r\(1))) # (\convert_binary|int_data_4r\(3)) ) ) # ( !\convert_binary|int_data_4r\(2) & ( 
-- (!\convert_binary|int_data_4r\(1) & (\convert_binary|int_data_4r\(0) & !\convert_binary|int_data_4r\(3))) # (\convert_binary|int_data_4r\(1) & ((\convert_binary|int_data_4r\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000110011010001000011001110011001111111111001100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_4r\(0),
	datab => \convert_binary|ALT_INV_int_data_4r\(1),
	datad => \convert_binary|ALT_INV_int_data_4r\(3),
	dataf => \convert_binary|ALT_INV_int_data_4r\(2),
	combout => \seven_seg_display_4|Mux3~0_combout\);

-- Location: FF_X43_Y2_N13
\seven_seg_display_4|seven_seg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_4|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_4|seven_seg\(3));

-- Location: LABCELL_X43_Y2_N18
\seven_seg_display_4|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_4|Mux2~0_combout\ = ( !\convert_binary|int_data_4r\(3) & ( \convert_binary|int_data_4r\(1) & ( \convert_binary|int_data_4r\(0) ) ) ) # ( \convert_binary|int_data_4r\(3) & ( !\convert_binary|int_data_4r\(1) & ( 
-- (\convert_binary|int_data_4r\(0) & !\convert_binary|int_data_4r\(2)) ) ) ) # ( !\convert_binary|int_data_4r\(3) & ( !\convert_binary|int_data_4r\(1) & ( (\convert_binary|int_data_4r\(2)) # (\convert_binary|int_data_4r\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010100000101000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_4r\(0),
	datac => \convert_binary|ALT_INV_int_data_4r\(2),
	datae => \convert_binary|ALT_INV_int_data_4r\(3),
	dataf => \convert_binary|ALT_INV_int_data_4r\(1),
	combout => \seven_seg_display_4|Mux2~0_combout\);

-- Location: FF_X43_Y2_N19
\seven_seg_display_4|seven_seg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_4|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_4|seven_seg\(4));

-- Location: LABCELL_X43_Y2_N39
\seven_seg_display_4|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_4|Mux1~0_combout\ = ( \convert_binary|int_data_4r\(2) & ( (\convert_binary|int_data_4r\(0) & (!\convert_binary|int_data_4r\(3) & \convert_binary|int_data_4r\(1))) ) ) # ( !\convert_binary|int_data_4r\(2) & ( 
-- (!\convert_binary|int_data_4r\(3) & ((\convert_binary|int_data_4r\(1)) # (\convert_binary|int_data_4r\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100010011000100110000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_4r\(0),
	datab => \convert_binary|ALT_INV_int_data_4r\(3),
	datac => \convert_binary|ALT_INV_int_data_4r\(1),
	dataf => \convert_binary|ALT_INV_int_data_4r\(2),
	combout => \seven_seg_display_4|Mux1~0_combout\);

-- Location: FF_X43_Y2_N40
\seven_seg_display_4|seven_seg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_4|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_4|seven_seg\(5));

-- Location: LABCELL_X43_Y2_N15
\seven_seg_display_4|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_4|Mux0~0_combout\ = ( \convert_binary|int_data_4r\(2) & ( (\convert_binary|int_data_4r\(0) & (\convert_binary|int_data_4r\(1) & !\convert_binary|int_data_4r\(3))) ) ) # ( !\convert_binary|int_data_4r\(2) & ( 
-- (!\convert_binary|int_data_4r\(1) & !\convert_binary|int_data_4r\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_4r\(0),
	datab => \convert_binary|ALT_INV_int_data_4r\(1),
	datac => \convert_binary|ALT_INV_int_data_4r\(3),
	dataf => \convert_binary|ALT_INV_int_data_4r\(2),
	combout => \seven_seg_display_4|Mux0~0_combout\);

-- Location: FF_X43_Y2_N16
\seven_seg_display_4|seven_seg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_4|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_4|seven_seg\(6));

-- Location: LABCELL_X47_Y4_N0
\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ = SUM(( \convert_binary|RRemainder\(6) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ = CARRY(( \convert_binary|RRemainder\(6) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(6),
	cin => GND,
	sharein => GND,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	shareout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\);

-- Location: LABCELL_X47_Y4_N3
\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ = SUM(( \convert_binary|RRemainder\(7) ) + ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ = CARRY(( \convert_binary|RRemainder\(7) ) + ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\ ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(7),
	cin => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6\,
	sharein => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	shareout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\);

-- Location: LABCELL_X47_Y4_N6
\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ = SUM(( !\convert_binary|RRemainder\(8) ) + ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ = CARRY(( !\convert_binary|RRemainder\(8) ) + ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ = SHARE(\convert_binary|RRemainder\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(8),
	cin => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\,
	sharein => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	shareout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\);

-- Location: LABCELL_X47_Y4_N9
\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ = SUM(( \convert_binary|RRemainder\(9) ) + ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ = CARRY(( \convert_binary|RRemainder\(9) ) + ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\ ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(9),
	cin => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~18\,
	sharein => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~19\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	shareout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\);

-- Location: LABCELL_X47_Y4_N12
\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ = SUM(( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\ ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~14\,
	sharein => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~15\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\);

-- Location: LABCELL_X47_Y4_N48
\convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout\ & ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~13_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\);

-- Location: LABCELL_X47_Y4_N27
\convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\ = ( \convert_binary|RRemainder\(9) & ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|ALT_INV_RRemainder\(9),
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\);

-- Location: LABCELL_X47_Y4_N18
\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\ = ( !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\);

-- Location: LABCELL_X47_Y4_N57
\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \convert_binary|RRemainder\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(7),
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\);

-- Location: LABCELL_X48_Y4_N36
\convert_binary|Div0|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X48_Y4_N39
\convert_binary|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \convert_binary|RRemainder\(5) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_5~22_cout\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( \convert_binary|RRemainder\(5) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(5),
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X48_Y4_N42
\convert_binary|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) 
-- # (\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\convert_binary|RRemainder\(6))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_5~6\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\convert_binary|RRemainder\(6))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(6),
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X48_Y4_N45
\convert_binary|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\) # (\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~18_combout\) # (\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~17_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~17_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~18_combout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X48_Y4_N48
\convert_binary|Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & 
-- ((\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # (\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\convert_binary|RRemainder\(8))) ) + ( GND ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & (\convert_binary|RRemainder\(8))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(8),
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X48_Y4_N51
\convert_binary|Div0|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( (\convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~23_combout\) # (\convert_binary|Div0|auto_generated|divider|divider|StageOut[18]~22_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~22_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~23_combout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_5~26\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_5~18_cout\);

-- Location: LABCELL_X48_Y4_N54
\convert_binary|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X47_Y4_N51
\convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout\ & ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~17_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LABCELL_X47_Y4_N54
\convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\ = ( \convert_binary|RRemainder\(8) & ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \convert_binary|ALT_INV_RRemainder\(8),
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\);

-- Location: LABCELL_X47_Y4_N21
\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\ = ( \convert_binary|RRemainder\(7) & ( (\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\) ) ) # ( !\convert_binary|RRemainder\(7) & ( (\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ & 
-- !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \convert_binary|ALT_INV_RRemainder\(7),
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\);

-- Location: LABCELL_X52_Y4_N36
\convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ 
-- & ( \convert_binary|RRemainder\(6) ) ) ) # ( !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ ) ) # ( 
-- \convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout\ & ( \convert_binary|RRemainder\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(6),
	datae => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~5_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\);

-- Location: LABCELL_X48_Y4_N12
\convert_binary|Div0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X48_Y4_N15
\convert_binary|Div0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \convert_binary|RRemainder\(4) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~26_cout\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~6\ = CARRY(( \convert_binary|RRemainder\(4) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(4),
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_6~26_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X48_Y4_N18
\convert_binary|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|RRemainder\(5)))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~6\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|RRemainder\(5)))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(5),
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_6~6\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X48_Y4_N21
\convert_binary|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X48_Y4_N24
\convert_binary|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\)) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\)) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X48_Y4_N27
\convert_binary|Div0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|op_5~25_sumout\)))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~20_combout\)) # (\convert_binary|Div0|auto_generated|divider|divider|StageOut[17]~19_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~20_combout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_6~18\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X48_Y4_N30
\convert_binary|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_6~22_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X48_Y4_N6
\convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\ = ( !\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\);

-- Location: LABCELL_X48_Y4_N9
\convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|StageOut[16]~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~13_combout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\);

-- Location: LABCELL_X48_Y4_N3
\convert_binary|Div0|auto_generated|divider|divider|StageOut[21]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\) ) ) # ( !\convert_binary|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[15]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~9_combout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\);

-- Location: LABCELL_X48_Y4_N0
\convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\convert_binary|RRemainder\(5)) 
-- ) ) # ( !\convert_binary|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \convert_binary|RRemainder\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \convert_binary|ALT_INV_RRemainder\(5),
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\);

-- Location: MLABCELL_X49_Y4_N24
\convert_binary|Div0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_7~26_cout\);

-- Location: MLABCELL_X49_Y4_N27
\convert_binary|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( \convert_binary|RRemainder\(3) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~26_cout\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( \convert_binary|RRemainder\(3) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(3),
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X49_Y4_N30
\convert_binary|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|RRemainder\(4))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|RRemainder\(4))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(4),
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X49_Y4_N33
\convert_binary|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X49_Y4_N36
\convert_binary|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\)) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\)) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X49_Y4_N39
\convert_binary|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|op_6~17_sumout\)))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~14_combout\)) # (\convert_binary|Div0|auto_generated|divider|divider|StageOut[22]~12_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~14_combout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_7~18\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X49_Y4_N42
\convert_binary|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X52_Y4_N27
\convert_binary|Div0|auto_generated|divider|divider|StageOut[26]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_6~9_sumout\ ) ) ) # ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|StageOut[20]~5_combout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_6~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datae => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\);

-- Location: LABCELL_X52_Y4_N12
\convert_binary|Div0|auto_generated|divider|divider|StageOut[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|RRemainder\(4) ) 
-- ) ) # ( !\convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|RRemainder\(4) ) ) ) # ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~5_sumout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(4),
	datae => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\);

-- Location: MLABCELL_X49_Y4_N0
\convert_binary|Div0|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_8~26_cout\);

-- Location: MLABCELL_X49_Y4_N3
\convert_binary|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( \convert_binary|RRemainder\(2) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~26_cout\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( \convert_binary|RRemainder\(2) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(2),
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_8~26_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: MLABCELL_X49_Y4_N6
\convert_binary|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|RRemainder\(3))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|RRemainder\(3))) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(3),
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X49_Y4_N9
\convert_binary|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_7~9_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_7~9_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X49_Y4_N12
\convert_binary|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\)) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~10\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_7~13_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\)) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X49_Y4_N54
\convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\ = ( !\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\);

-- Location: MLABCELL_X49_Y4_N57
\convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|StageOut[21]~10_combout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\);

-- Location: MLABCELL_X49_Y4_N15
\convert_binary|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~11_combout\)) # (\convert_binary|Div0|auto_generated|divider|divider|StageOut[27]~8_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~8_combout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~11_combout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_8~14\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: MLABCELL_X49_Y4_N18
\convert_binary|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X49_Y4_N51
\convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\);

-- Location: LABCELL_X52_Y4_N18
\convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|StageOut[26]~6_combout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~6_combout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\);

-- Location: LABCELL_X50_Y4_N3
\convert_binary|Div0|auto_generated|divider|divider|StageOut[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|StageOut[25]~1_combout\ ) ) # ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~1_combout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\);

-- Location: LABCELL_X50_Y4_N57
\convert_binary|Div0|auto_generated|divider|divider|StageOut[30]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|RRemainder\(3) ) ) # ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_7~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(3),
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\);

-- Location: LABCELL_X50_Y4_N6
\convert_binary|Div0|auto_generated|divider|divider|op_9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_9~26_cout\);

-- Location: LABCELL_X50_Y4_N9
\convert_binary|Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( \convert_binary|RRemainder\(1) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~26_cout\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( \convert_binary|RRemainder\(1) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(1),
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_9~26_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X50_Y4_N12
\convert_binary|Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( GND ) + ( (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RRemainder\(2))) ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~22\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( GND ) + ( (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RRemainder\(2))) ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(2),
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_9~22\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X50_Y4_N15
\convert_binary|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~18\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_8~17_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_9~18\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X50_Y4_N18
\convert_binary|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\)) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\)) ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X50_Y4_N21
\convert_binary|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|op_8~13_sumout\)) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~7_combout\) # (\convert_binary|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~4_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~7_combout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_9~10\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X50_Y4_N24
\convert_binary|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X47_Y4_N30
\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\ = SUM(( !\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ = CARRY(( !\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\,
	shareout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\);

-- Location: LABCELL_X47_Y4_N33
\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ = SUM(( !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ = CARRY(( !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\ ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~22\,
	sharein => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~23\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	shareout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\);

-- Location: LABCELL_X47_Y4_N36
\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ = SUM(( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ = CARRY(( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	sharein => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~19\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	shareout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\);

-- Location: LABCELL_X47_Y4_N39
\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ = SUM(( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ = CARRY(( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	sharein => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~15\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	shareout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\);

-- Location: LABCELL_X47_Y4_N42
\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ = SUM(( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ = CARRY(( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	sharein => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~11\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	shareout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LABCELL_X47_Y4_N45
\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ = SUM(( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	sharein => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\);

-- Location: LABCELL_X47_Y3_N0
\convert_binary|Mod1|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X47_Y3_N3
\convert_binary|Mod1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( !\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~30_cout\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~26\ = CARRY(( !\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X47_Y3_N6
\convert_binary|Mod1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) 
-- + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~26\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_6~26\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X47_Y3_N9
\convert_binary|Mod1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- (!\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~22\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~22\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_6~22\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X47_Y3_N12
\convert_binary|Mod1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\) ) 
-- + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~18\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\) ) + ( 
-- GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_6~18\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X47_Y3_N15
\convert_binary|Mod1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\) ) + 
-- ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~14\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\) ) + ( 
-- VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_6~14\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X47_Y3_N18
\convert_binary|Mod1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\) ) + 
-- ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~10\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\) ) + ( 
-- VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_6~10\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X47_Y3_N21
\convert_binary|Mod1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_6~6\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X52_Y3_N39
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[41]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[41]~22_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ ) ) ) # ( \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\,
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[41]~22_combout\);

-- Location: LABCELL_X47_Y3_N27
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27_combout\ = (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~21_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_5~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011101110001000101110111000100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~21_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27_combout\);

-- Location: LABCELL_X47_Y3_N30
\convert_binary|Mod1|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X47_Y3_N33
\convert_binary|Mod1|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( !\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~14_cout\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~6\ = CARRY(( !\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X47_Y3_N36
\convert_binary|Mod1|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~6\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_7~6\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X47_Y3_N39
\convert_binary|Mod1|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~34\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~27_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_7~34\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X47_Y3_N42
\convert_binary|Mod1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[41]~22_combout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~30\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[41]~22_combout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~22_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_7~30\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X47_Y3_N45
\convert_binary|Mod1|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ & (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\))) ) + 
-- ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~26\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ & (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\))) ) + 
-- ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_7~26\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X47_Y3_N48
\convert_binary|Mod1|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\))) ) + ( 
-- VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~22\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_6~9_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\))) ) + ( 
-- VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_7~22\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X47_Y3_N51
\convert_binary|Mod1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\))) ) + ( 
-- VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~18\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\))) ) + ( 
-- VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_7~18\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X47_Y3_N54
\convert_binary|Mod1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_7~10\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X48_Y3_N9
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~7_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~5_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~7_combout\);

-- Location: LABCELL_X48_Y3_N15
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\ = ( !\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\);

-- Location: LABCELL_X48_Y3_N12
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~9_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12_combout\);

-- Location: LABCELL_X48_Y3_N0
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~13_combout\ = ( !\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( 
-- (\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ & \convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~13_combout\);

-- Location: LABCELL_X47_Y3_N24
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[53]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[53]~17_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~13_sumout\ & ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\)) ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|op_6~13_sumout\ & ( (!\convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \convert_binary|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011110000111111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[53]~17_combout\);

-- Location: MLABCELL_X45_Y3_N30
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~17_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21_combout\);

-- Location: LABCELL_X52_Y3_N30
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~23_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[41]~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[41]~22_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~23_combout\);

-- Location: LABCELL_X48_Y3_N6
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[51]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[51]~28_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27_combout\) ) ) # ( !\convert_binary|Mod1|auto_generated|divider|divider|op_6~21_sumout\ & ( (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[40]~27_combout\ & 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[40]~27_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[51]~28_combout\);

-- Location: MLABCELL_X45_Y3_N36
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[50]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[50]~32_combout\ = ( !\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~25_sumout\ ) ) ) # ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_6~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datae => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[50]~32_combout\);

-- Location: LABCELL_X48_Y3_N24
\convert_binary|Mod1|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X48_Y3_N27
\convert_binary|Mod1|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( !\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~18_cout\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~6\ = CARRY(( !\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X48_Y3_N30
\convert_binary|Mod1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~6\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~6\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X48_Y3_N33
\convert_binary|Mod1|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[50]~32_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~10\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~33_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[50]~32_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~32_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~10\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X48_Y3_N36
\convert_binary|Mod1|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[51]~28_combout\)) ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~38\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~34\ = CARRY(( GND ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[51]~28_combout\)) ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~28_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~38\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X48_Y3_N39
\convert_binary|Mod1|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~23_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~34\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~23_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~21_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~23_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~34\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X48_Y3_N42
\convert_binary|Mod1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[53]~17_combout\)) ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~30\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~26\ = CARRY(( VCC ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[53]~17_combout\)) ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~17_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~30\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X48_Y3_N45
\convert_binary|Mod1|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~13_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~26\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~13_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[54]~12_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[54]~13_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~26\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X48_Y3_N48
\convert_binary|Mod1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~7_combout\))) ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~22\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~14\ = CARRY(( VCC ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~7_combout\))) ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~22\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X48_Y3_N51
\convert_binary|Mod1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_8~14\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X48_Y3_N3
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~9_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6_combout\);

-- Location: MLABCELL_X49_Y3_N45
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~9_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~8_combout\ & ( (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[55]~7_combout\ & \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[55]~8_combout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~9_combout\);

-- Location: LABCELL_X48_Y3_N57
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[65]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[65]~14_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12_combout\ & ( (\convert_binary|Mod1|auto_generated|divider|divider|op_7~17_sumout\) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~12_combout\ & ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~17_sumout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[54]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[54]~13_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[54]~12_combout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[65]~14_combout\);

-- Location: LABCELL_X48_Y3_N18
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~21_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\);

-- Location: MLABCELL_X45_Y3_N12
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~18_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[53]~17_combout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[53]~17_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~18_combout\);

-- Location: MLABCELL_X49_Y3_N57
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[63]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[63]~24_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21_combout\ & ( (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_7~25_sumout\) ) ) # ( !\convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~21_combout\ & ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|op_7~25_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[52]~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~23_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[52]~21_combout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[63]~24_combout\);

-- Location: LABCELL_X48_Y3_N54
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~26_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~29_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~26_combout\);

-- Location: LABCELL_X50_Y3_N42
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~29_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[51]~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[51]~28_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~29_combout\);

-- Location: LABCELL_X48_Y3_N21
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[61]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[61]~33_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[50]~32_combout\ ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[50]~32_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[61]~33_combout\);

-- Location: LABCELL_X50_Y3_N39
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\);

-- Location: MLABCELL_X49_Y3_N6
\convert_binary|Mod1|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~22_cout\);

-- Location: MLABCELL_X49_Y3_N9
\convert_binary|Mod1|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( !\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~22_cout\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~6\ = CARRY(( !\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~6\);

-- Location: MLABCELL_X49_Y3_N12
\convert_binary|Mod1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~6\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~6\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X49_Y3_N15
\convert_binary|Mod1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~10\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~10\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X49_Y3_N18
\convert_binary|Mod1|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[61]~33_combout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~14\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~42\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[61]~33_combout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~33_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~14\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~42\);

-- Location: MLABCELL_X49_Y3_N21
\convert_binary|Mod1|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~29_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~26_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~42\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~29_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~26_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~26_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~29_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~42\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~38\);

-- Location: MLABCELL_X49_Y3_N24
\convert_binary|Mod1|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[63]~24_combout\)) ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~38\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~34\ = CARRY(( VCC ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[63]~24_combout\)) ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[63]~24_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~38\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~34\);

-- Location: MLABCELL_X49_Y3_N27
\convert_binary|Mod1|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~18_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~34\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~18_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~18_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~34\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~30\);

-- Location: MLABCELL_X49_Y3_N30
\convert_binary|Mod1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[65]~14_combout\)) ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~30\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~26\ = CARRY(( VCC ) + ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[65]~14_combout\)) ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~14_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~30\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~26\);

-- Location: MLABCELL_X49_Y3_N33
\convert_binary|Mod1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~9_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~26\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~9_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~9_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~26\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X49_Y3_N36
\convert_binary|Mod1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_9~18\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X49_Y4_N48
\convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\);

-- Location: LABCELL_X52_Y4_N9
\convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|StageOut[31]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~2_combout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\);

-- Location: LABCELL_X50_Y4_N54
\convert_binary|Div0|auto_generated|divider|divider|StageOut[36]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|StageOut[30]~15_combout\ ) ) # ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_8~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~15_combout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\);

-- Location: LABCELL_X50_Y4_N0
\convert_binary|Div0|auto_generated|divider|divider|StageOut[35]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\ = ( \convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|RRemainder\(2) ) ) # ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Div0|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(2),
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\);

-- Location: LABCELL_X50_Y4_N30
\convert_binary|Div0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X50_Y4_N33
\convert_binary|Div0|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( \convert_binary|RRemainder\(0) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(0),
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_10~26_cout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X50_Y4_N36
\convert_binary|Div0|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( GND ) + ( (!\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_9~21_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|RRemainder\(1))) ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(1),
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_10~22_cout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_10~18_cout\);

-- Location: LABCELL_X50_Y4_N39
\convert_binary|Div0|auto_generated|divider|divider|op_10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_10~14_cout\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_9~17_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[35]~21_combout\)) ) + ( VCC ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~21_combout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_10~18_cout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_10~14_cout\);

-- Location: LABCELL_X50_Y4_N42
\convert_binary|Div0|auto_generated|divider|divider|op_10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_10~10_cout\ = CARRY(( GND ) + ( (!\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Div0|auto_generated|divider|divider|StageOut[36]~16_combout\)) ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_10~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~16_combout\,
	dataf => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_10~14_cout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_10~10_cout\);

-- Location: LABCELL_X50_Y4_N45
\convert_binary|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|op_9~9_sumout\)))) # 
-- (\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~3_combout\)) # (\convert_binary|Div0|auto_generated|divider|divider|StageOut[37]~0_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Div0|auto_generated|divider|divider|op_10~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~3_combout\,
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_10~10_cout\,
	cout => \convert_binary|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X50_Y4_N48
\convert_binary|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \convert_binary|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X50_Y3_N0
\convert_binary|Mod1|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X50_Y3_N3
\convert_binary|Mod1|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( !\convert_binary|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~26_cout\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~6\ = CARRY(( !\convert_binary|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X50_Y3_N6
\convert_binary|Mod1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|op_9~5_sumout\)) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\))) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~6\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|op_9~5_sumout\)) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((!\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\))) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~6\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X49_Y3_N51
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~5_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~13_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~5_combout\);

-- Location: LABCELL_X52_Y3_N24
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~10_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6_combout\ ) ) # ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~6_combout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[66]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~9_combout\,
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~10_combout\);

-- Location: MLABCELL_X49_Y3_N3
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~11_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~21_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~11_combout\);

-- Location: LABCELL_X52_Y3_N6
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~15_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[65]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[65]~14_combout\,
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~15_combout\);

-- Location: MLABCELL_X49_Y3_N42
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[75]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[75]~19_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~18_combout\) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[64]~16_combout\) ) ) # ( !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~16_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[64]~18_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[75]~19_combout\);

-- Location: MLABCELL_X49_Y3_N48
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~20_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~29_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~20_combout\);

-- Location: LABCELL_X52_Y3_N3
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[63]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[63]~24_combout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\);

-- Location: MLABCELL_X49_Y3_N54
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[73]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[73]~30_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~29_combout\) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[62]~26_combout\) ) ) # ( !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~26_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[62]~29_combout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[73]~30_combout\);

-- Location: MLABCELL_X49_Y3_N0
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~31_combout\ = ( !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~31_combout\);

-- Location: LABCELL_X52_Y3_N57
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~34_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[61]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[61]~33_combout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~34_combout\);

-- Location: LABCELL_X52_Y3_N45
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[71]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[71]~4_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\ ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~9_sumout\ ) ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|StageOut[60]~3_combout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[71]~4_combout\);

-- Location: LABCELL_X52_Y3_N15
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[70]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[70]~1_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\ & ( 
-- !\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) ) ) # ( !\convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\ ) ) # ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( !\convert_binary|Mod1|auto_generated|divider|divider|op_8~5_sumout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[70]~1_combout\);

-- Location: LABCELL_X50_Y3_N9
\convert_binary|Mod1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~10\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~10\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X50_Y3_N12
\convert_binary|Mod1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[71]~4_combout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~14\ ))
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[71]~4_combout\)) ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~14\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X50_Y3_N15
\convert_binary|Mod1|auto_generated|divider|divider|op_10~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~46_cout\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_9~41_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~34_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[72]~31_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~31_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[72]~34_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~18\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~46_cout\);

-- Location: LABCELL_X50_Y3_N18
\convert_binary|Mod1|auto_generated|divider|divider|op_10~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~42_cout\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[73]~30_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[73]~30_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~46_cout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~42_cout\);

-- Location: LABCELL_X50_Y3_N21
\convert_binary|Mod1|auto_generated|divider|divider|op_10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~38_cout\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~25_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[74]~20_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~20_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[74]~25_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~42_cout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~38_cout\);

-- Location: LABCELL_X50_Y3_N24
\convert_binary|Mod1|auto_generated|divider|divider|op_10~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~34_cout\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod1|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[75]~19_combout\)) ) + ( VCC ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[75]~19_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~38_cout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~34_cout\);

-- Location: LABCELL_X50_Y3_N27
\convert_binary|Mod1|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_9~25_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~15_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[76]~11_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~11_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~34_cout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X50_Y3_N30
\convert_binary|Mod1|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~10_combout\)) # (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[77]~5_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[77]~10_combout\,
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~30_cout\,
	cout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X50_Y3_N33
\convert_binary|Mod1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod1|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X50_Y3_N54
\convert_binary|int_data_5r~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_5r~6_combout\ = ( !\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ( (((!\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|op_10~9_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\convert_binary|EB_overflow_div~q\)) # (\convert_binary|EOverflow_sub~q\) ) ) # ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ( (((!\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|op_10~9_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (!\convert_binary|Div0|auto_generated|divider|divider|op_9~1_sumout\))) # 
-- (\convert_binary|EB_overflow_div~q\)) # (\convert_binary|EOverflow_sub~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111011111111111011101111111111101111111011111111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_EOverflow_sub~q\,
	datab => \convert_binary|ALT_INV_EB_overflow_div~q\,
	datac => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datag => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	combout => \convert_binary|int_data_5r~6_combout\);

-- Location: FF_X50_Y3_N56
\convert_binary|int_data_5r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_5r~6_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_5r\(1));

-- Location: LABCELL_X50_Y3_N36
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[90]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[90]~0_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ( !\convert_binary|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[90]~0_combout\);

-- Location: FF_X50_Y3_N37
\convert_binary|int_data_5r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[90]~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_5r\(0));

-- Location: LABCELL_X50_Y3_N48
\convert_binary|int_data_5r~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_5r~2_combout\ = ( !\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ( (((!\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|op_10~17_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|EB_overflow_div~q\)) # (\convert_binary|EOverflow_sub~q\) ) ) # ( \convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & ( (((!\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|op_10~17_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[71]~4_combout\))) # 
-- (\convert_binary|EB_overflow_div~q\)) # (\convert_binary|EOverflow_sub~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111011111111111011101111111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_EOverflow_sub~q\,
	datab => \convert_binary|ALT_INV_EB_overflow_div~q\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datae => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datag => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \convert_binary|int_data_5r~2_combout\);

-- Location: FF_X50_Y3_N49
\convert_binary|int_data_5r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_5r~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_5r\(3));

-- Location: LABCELL_X50_Y3_N45
\convert_binary|Mod1|auto_generated|divider|divider|StageOut[92]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\ = ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\convert_binary|Mod1|auto_generated|divider|divider|op_9~9_sumout\))) # (\convert_binary|Mod1|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod1|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) ) # ( 
-- !\convert_binary|Mod1|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod1|auto_generated|divider|divider|op_10~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\,
	datac => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \convert_binary|Mod1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\);

-- Location: FF_X50_Y3_N46
\convert_binary|int_data_5r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mod1|auto_generated|divider|divider|StageOut[92]~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_5r\(2));

-- Location: LABCELL_X43_Y2_N9
\seven_seg_display_5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_5|Mux6~0_combout\ = ( \convert_binary|int_data_5r\(2) & ( (!\convert_binary|int_data_5r\(1) & (!\convert_binary|int_data_5r\(0) & !\convert_binary|int_data_5r\(3))) ) ) # ( !\convert_binary|int_data_5r\(2) & ( 
-- (!\convert_binary|int_data_5r\(1) & (\convert_binary|int_data_5r\(0) & !\convert_binary|int_data_5r\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_5r\(1),
	datab => \convert_binary|ALT_INV_int_data_5r\(0),
	datac => \convert_binary|ALT_INV_int_data_5r\(3),
	dataf => \convert_binary|ALT_INV_int_data_5r\(2),
	combout => \seven_seg_display_5|Mux6~0_combout\);

-- Location: FF_X43_Y2_N10
\seven_seg_display_5|seven_seg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_5|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_5|seven_seg\(0));

-- Location: LABCELL_X43_Y2_N3
\seven_seg_display_5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_5|Mux5~0_combout\ = ( \convert_binary|int_data_5r\(2) & ( (!\convert_binary|int_data_5r\(0) $ (!\convert_binary|int_data_5r\(1))) # (\convert_binary|int_data_5r\(3)) ) ) # ( !\convert_binary|int_data_5r\(2) & ( 
-- (\convert_binary|int_data_5r\(3) & \convert_binary|int_data_5r\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100111111110011110011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_5r\(0),
	datac => \convert_binary|ALT_INV_int_data_5r\(3),
	datad => \convert_binary|ALT_INV_int_data_5r\(1),
	dataf => \convert_binary|ALT_INV_int_data_5r\(2),
	combout => \seven_seg_display_5|Mux5~0_combout\);

-- Location: FF_X43_Y2_N4
\seven_seg_display_5|seven_seg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_5|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_5|seven_seg\(1));

-- Location: LABCELL_X43_Y2_N48
\seven_seg_display_5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_5|Mux4~0_combout\ = ( \convert_binary|int_data_5r\(2) & ( \convert_binary|int_data_5r\(3) ) ) # ( !\convert_binary|int_data_5r\(2) & ( (\convert_binary|int_data_5r\(1) & ((!\convert_binary|int_data_5r\(0)) # 
-- (\convert_binary|int_data_5r\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001010101010001000101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_5r\(1),
	datab => \convert_binary|ALT_INV_int_data_5r\(0),
	datad => \convert_binary|ALT_INV_int_data_5r\(3),
	dataf => \convert_binary|ALT_INV_int_data_5r\(2),
	combout => \seven_seg_display_5|Mux4~0_combout\);

-- Location: FF_X43_Y2_N49
\seven_seg_display_5|seven_seg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_5|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_5|seven_seg\(2));

-- Location: LABCELL_X43_Y2_N45
\seven_seg_display_5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_5|Mux3~0_combout\ = ( \convert_binary|int_data_5r\(2) & ( (!\convert_binary|int_data_5r\(1) $ (\convert_binary|int_data_5r\(0))) # (\convert_binary|int_data_5r\(3)) ) ) # ( !\convert_binary|int_data_5r\(2) & ( 
-- (!\convert_binary|int_data_5r\(1) & (\convert_binary|int_data_5r\(0) & !\convert_binary|int_data_5r\(3))) # (\convert_binary|int_data_5r\(1) & ((\convert_binary|int_data_5r\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100100101001001010010010110011111100111111001111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_5r\(1),
	datab => \convert_binary|ALT_INV_int_data_5r\(0),
	datac => \convert_binary|ALT_INV_int_data_5r\(3),
	dataf => \convert_binary|ALT_INV_int_data_5r\(2),
	combout => \seven_seg_display_5|Mux3~0_combout\);

-- Location: FF_X43_Y2_N46
\seven_seg_display_5|seven_seg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_5|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_5|seven_seg\(3));

-- Location: LABCELL_X43_Y2_N27
\seven_seg_display_5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_5|Mux2~0_combout\ = ( \convert_binary|int_data_5r\(2) & ( (!\convert_binary|int_data_5r\(3) & ((!\convert_binary|int_data_5r\(1)) # (\convert_binary|int_data_5r\(0)))) ) ) # ( !\convert_binary|int_data_5r\(2) & ( 
-- (\convert_binary|int_data_5r\(0) & ((!\convert_binary|int_data_5r\(1)) # (!\convert_binary|int_data_5r\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001100100011001010110000101100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_5r\(1),
	datab => \convert_binary|ALT_INV_int_data_5r\(0),
	datac => \convert_binary|ALT_INV_int_data_5r\(3),
	dataf => \convert_binary|ALT_INV_int_data_5r\(2),
	combout => \seven_seg_display_5|Mux2~0_combout\);

-- Location: FF_X43_Y2_N28
\seven_seg_display_5|seven_seg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_5|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_5|seven_seg\(4));

-- Location: LABCELL_X43_Y2_N24
\seven_seg_display_5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_5|Mux1~0_combout\ = ( \convert_binary|int_data_5r\(2) & ( (\convert_binary|int_data_5r\(1) & (\convert_binary|int_data_5r\(0) & !\convert_binary|int_data_5r\(3))) ) ) # ( !\convert_binary|int_data_5r\(2) & ( 
-- (!\convert_binary|int_data_5r\(3) & ((\convert_binary|int_data_5r\(0)) # (\convert_binary|int_data_5r\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100000000011101110000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_5r\(1),
	datab => \convert_binary|ALT_INV_int_data_5r\(0),
	datad => \convert_binary|ALT_INV_int_data_5r\(3),
	dataf => \convert_binary|ALT_INV_int_data_5r\(2),
	combout => \seven_seg_display_5|Mux1~0_combout\);

-- Location: FF_X43_Y2_N25
\seven_seg_display_5|seven_seg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_5|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_5|seven_seg\(5));

-- Location: LABCELL_X43_Y2_N51
\seven_seg_display_5|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_5|Mux0~0_combout\ = ( \convert_binary|int_data_5r\(2) & ( (\convert_binary|int_data_5r\(1) & (\convert_binary|int_data_5r\(0) & !\convert_binary|int_data_5r\(3))) ) ) # ( !\convert_binary|int_data_5r\(2) & ( 
-- (!\convert_binary|int_data_5r\(1) & !\convert_binary|int_data_5r\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_5r\(1),
	datab => \convert_binary|ALT_INV_int_data_5r\(0),
	datac => \convert_binary|ALT_INV_int_data_5r\(3),
	dataf => \convert_binary|ALT_INV_int_data_5r\(2),
	combout => \seven_seg_display_5|Mux0~0_combout\);

-- Location: FF_X43_Y2_N52
\seven_seg_display_5|seven_seg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_5|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_5|seven_seg\(6));

-- Location: LABCELL_X47_Y2_N0
\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ = SUM(( \convert_binary|RRemainder\(6) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ = CARRY(( \convert_binary|RRemainder\(6) ) + ( !VCC ) + ( !VCC ))
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(6),
	cin => GND,
	sharein => GND,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\,
	shareout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\);

-- Location: LABCELL_X47_Y2_N3
\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ = SUM(( \convert_binary|RRemainder\(7) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ = CARRY(( \convert_binary|RRemainder\(7) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(7),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\,
	sharein => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\,
	shareout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\);

-- Location: LABCELL_X47_Y2_N6
\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ = SUM(( !\convert_binary|RRemainder\(8) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ = CARRY(( !\convert_binary|RRemainder\(8) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ = SHARE(\convert_binary|RRemainder\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(8),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\,
	sharein => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\,
	shareout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\);

-- Location: LABCELL_X47_Y2_N9
\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ = SUM(( \convert_binary|RRemainder\(9) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ = CARRY(( \convert_binary|RRemainder\(9) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(9),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\,
	sharein => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\,
	shareout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\);

-- Location: LABCELL_X47_Y2_N12
\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ = SUM(( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\ ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~2\,
	sharein => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~3\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\);

-- Location: LABCELL_X47_Y2_N57
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\);

-- Location: LABCELL_X47_Y2_N48
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \convert_binary|RRemainder\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RRemainder\(9),
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\);

-- Location: LABCELL_X47_Y2_N21
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~30_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~30_combout\);

-- Location: LABCELL_X47_Y2_N24
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~31_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \convert_binary|RRemainder\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(7),
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~31_combout\);

-- Location: LABCELL_X48_Y2_N6
\convert_binary|Mod0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X48_Y2_N9
\convert_binary|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \convert_binary|RRemainder\(5) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( \convert_binary|RRemainder\(5) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(5),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X48_Y2_N12
\convert_binary|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\))) # (\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\convert_binary|RRemainder\(6))) ) + ( GND ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\convert_binary|RRemainder\(6))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RRemainder\(6),
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X48_Y2_N15
\convert_binary|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~31_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~30_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~18\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~31_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~30_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~30_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X48_Y2_N18
\convert_binary|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\))) 
-- # (\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\convert_binary|RRemainder\(8))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~14\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & (\convert_binary|RRemainder\(8))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RRemainder\(8),
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X48_Y2_N21
\convert_binary|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X48_Y2_N24
\convert_binary|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X47_Y2_N42
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ & ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17_combout\);

-- Location: LABCELL_X47_Y2_N27
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \convert_binary|RRemainder\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|ALT_INV_RRemainder\(8),
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18_combout\);

-- Location: LABCELL_X47_Y2_N30
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~25_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \convert_binary|RRemainder\(7) ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\,
	datad => \convert_binary|ALT_INV_RRemainder\(7),
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~25_combout\);

-- Location: LABCELL_X47_Y2_N51
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[30]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[30]~34_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \convert_binary|RRemainder\(6) ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~5_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(6),
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~5_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[30]~34_combout\);

-- Location: LABCELL_X48_Y2_N30
\convert_binary|Mod0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X48_Y2_N33
\convert_binary|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \convert_binary|RRemainder\(4) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~30_cout\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( \convert_binary|RRemainder\(4) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(4),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X48_Y2_N36
\convert_binary|Mod0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|RRemainder\(5))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|RRemainder\(5))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(5),
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X48_Y2_N39
\convert_binary|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[30]~34_combout\)) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~22\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[30]~34_combout\)) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~34_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_6~22\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X48_Y2_N42
\convert_binary|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~25_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~18\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( GND ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_5~13_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~25_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~25_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X48_Y2_N45
\convert_binary|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_5~9_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~17_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~18_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X48_Y2_N48
\convert_binary|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_5~5_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_5~5_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X48_Y2_N51
\convert_binary|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X48_Y2_N57
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~8_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~8_combout\);

-- Location: LABCELL_X48_Y2_N3
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~11_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~10_combout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[33]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~9_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~11_combout\);

-- Location: LABCELL_X47_Y2_N33
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[43]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[43]~19_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( ((!\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17_combout\) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~18_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[32]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~17_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[32]~18_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[43]~19_combout\);

-- Location: LABCELL_X50_Y2_N12
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24_combout\);

-- Location: LABCELL_X50_Y2_N27
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[31]~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[31]~25_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26_combout\);

-- Location: LABCELL_X50_Y2_N54
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[41]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[41]~35_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[30]~34_combout\ ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[30]~34_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[41]~35_combout\);

-- Location: LABCELL_X50_Y2_N36
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|RRemainder\(5) ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(5),
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40_combout\);

-- Location: MLABCELL_X49_Y2_N0
\convert_binary|Mod0|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~14_cout\);

-- Location: MLABCELL_X49_Y2_N3
\convert_binary|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \convert_binary|RRemainder\(3) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~14_cout\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \convert_binary|RRemainder\(3) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(3),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: MLABCELL_X49_Y2_N6
\convert_binary|Mod0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|RRemainder\(4))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|RRemainder\(4))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_RRemainder\(4),
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~34\);

-- Location: MLABCELL_X49_Y2_N9
\convert_binary|Mod0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~34\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~30\ = CARRY(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~40_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_7~34\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~30\);

-- Location: MLABCELL_X49_Y2_N12
\convert_binary|Mod0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[41]~35_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~30\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~26\ = CARRY(( GND ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[41]~35_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[41]~35_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_7~30\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~26\);

-- Location: MLABCELL_X49_Y2_N15
\convert_binary|Mod0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~26\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_6~13_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~24_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_7~26\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~22\);

-- Location: MLABCELL_X49_Y2_N18
\convert_binary|Mod0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[43]~19_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~22\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~18\ = CARRY(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[43]~19_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~19_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_7~22\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X49_Y2_N21
\convert_binary|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~11_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~8_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~18\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_6~5_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~11_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~8_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~8_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~11_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_7~18\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X49_Y2_N24
\convert_binary|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_7~10\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X48_Y2_N0
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~7_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( !\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~7_combout\);

-- Location: LABCELL_X48_Y2_N54
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~12_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~8_combout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[44]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~11_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[44]~8_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~12_combout\);

-- Location: LABCELL_X47_Y2_N45
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~16_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( !\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~16_combout\);

-- Location: LABCELL_X48_Y1_N3
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[43]~19_combout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[43]~19_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\);

-- Location: LABCELL_X50_Y2_N3
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[53]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[53]~27_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & ( ((!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26_combout\) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & ( 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~24_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[42]~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~26_combout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[42]~24_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[53]~27_combout\);

-- Location: LABCELL_X47_Y2_N36
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33_combout\);

-- Location: LABCELL_X50_Y2_N57
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36_combout\ = (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[41]~35_combout\ & \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[41]~35_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36_combout\);

-- Location: LABCELL_X50_Y2_N21
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[51]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[51]~41_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40_combout\) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|op_6~21_sumout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[40]~40_combout\ & 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~40_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[51]~41_combout\);

-- Location: LABCELL_X47_Y2_N18
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|RRemainder\(4) ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \convert_binary|ALT_INV_RRemainder\(4),
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45_combout\);

-- Location: MLABCELL_X49_Y2_N30
\convert_binary|Mod0|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~18_cout\);

-- Location: MLABCELL_X49_Y2_N33
\convert_binary|Mod0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \convert_binary|RRemainder\(2) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~18_cout\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~6\ = CARRY(( \convert_binary|RRemainder\(2) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(2),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~6\);

-- Location: MLABCELL_X49_Y2_N36
\convert_binary|Mod0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|RRemainder\(3))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~6\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|RRemainder\(3))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(3),
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~6\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X49_Y2_N39
\convert_binary|Mod0|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|op_7~33_sumout\)) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45_combout\))) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~10\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|op_7~33_sumout\)) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45_combout\))) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~45_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~10\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~38\);

-- Location: MLABCELL_X49_Y2_N42
\convert_binary|Mod0|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[51]~41_combout\)) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~38\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~34\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_7~29_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[51]~41_combout\)) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~41_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~38\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~34\);

-- Location: MLABCELL_X49_Y2_N45
\convert_binary|Mod0|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~34\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~36_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~34\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~30\);

-- Location: MLABCELL_X49_Y2_N48
\convert_binary|Mod0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[53]~27_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~30\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~26\ = CARRY(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_7~21_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[53]~27_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~27_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~30\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~26\);

-- Location: MLABCELL_X49_Y2_N51
\convert_binary|Mod0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~16_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~26\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~16_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~16_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~20_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~26\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~22\);

-- Location: MLABCELL_X49_Y2_N54
\convert_binary|Mod0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~12_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~7_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~22\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~12_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~7_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~12_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~22\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X49_Y2_N57
\convert_binary|Mod0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_8~14\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X45_Y2_N9
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( !\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout\);

-- Location: MLABCELL_X45_Y2_N0
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~13_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~12_combout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[55]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~7_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~12_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~13_combout\);

-- Location: LABCELL_X47_Y2_N39
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[65]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[65]~21_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~20_combout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[54]~16_combout\) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~16_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~20_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[65]~21_combout\);

-- Location: MLABCELL_X45_Y2_N57
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~21_sumout\ & ( !\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23_combout\);

-- Location: LABCELL_X50_Y2_N0
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[53]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[53]~27_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\);

-- Location: MLABCELL_X45_Y2_N12
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[63]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[63]~37_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~25_sumout\ & ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36_combout\)) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|op_7~25_sumout\ & ( 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~33_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[52]~36_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~36_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[52]~33_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[63]~37_combout\);

-- Location: LABCELL_X50_Y2_N33
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~29_sumout\ & ( !\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39_combout\);

-- Location: LABCELL_X50_Y2_N48
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~42_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[51]~41_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[51]~41_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~42_combout\);

-- Location: MLABCELL_X45_Y2_N54
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[61]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[61]~46_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~33_sumout\ & ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45_combout\) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|op_7~33_sumout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[50]~45_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~45_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[61]~46_combout\);

-- Location: MLABCELL_X45_Y2_N15
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|RRemainder\(3) ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(3),
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3_combout\);

-- Location: MLABCELL_X45_Y2_N18
\convert_binary|Mod0|auto_generated|divider|divider|op_9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~22_cout\);

-- Location: MLABCELL_X45_Y2_N21
\convert_binary|Mod0|auto_generated|divider|divider|op_9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~5_sumout\ = SUM(( \convert_binary|RRemainder\(1) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~22_cout\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~6\ = CARRY(( \convert_binary|RRemainder\(1) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_RRemainder\(1),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~22_cout\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~5_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~6\);

-- Location: MLABCELL_X45_Y2_N24
\convert_binary|Mod0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RRemainder\(2))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~6\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~5_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|RRemainder\(2))) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(2),
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~6\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X45_Y2_N27
\convert_binary|Mod0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3_combout\)) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~10\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~9_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3_combout\)) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~10\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X45_Y2_N30
\convert_binary|Mod0|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[61]~46_combout\)) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~14\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~42\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~37_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[61]~46_combout\)) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~46_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~14\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~42\);

-- Location: MLABCELL_X45_Y2_N33
\convert_binary|Mod0|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~42_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~42\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~42_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~39_combout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~42_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~42\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~38\);

-- Location: MLABCELL_X45_Y2_N36
\convert_binary|Mod0|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[63]~37_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~38\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~34\ = CARRY(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~29_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[63]~37_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~37_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~38\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~34\);

-- Location: MLABCELL_X45_Y2_N39
\convert_binary|Mod0|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~34\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~23_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~34\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~30\);

-- Location: MLABCELL_X45_Y2_N42
\convert_binary|Mod0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[65]~21_combout\)) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~30\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~21_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[65]~21_combout\)) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~21_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~30\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~26\);

-- Location: MLABCELL_X45_Y2_N45
\convert_binary|Mod0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~13_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~26\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~13_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~13_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~26\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X45_Y2_N48
\convert_binary|Mod0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_9~18\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X44_Y2_N54
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~5_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~5_combout\);

-- Location: LABCELL_X44_Y2_N57
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~14_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~6_combout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & \convert_binary|Mod0|auto_generated|divider|divider|StageOut[66]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~13_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~6_combout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~14_combout\);

-- Location: LABCELL_X50_Y2_N6
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~15_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~21_sumout\ & ( !\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~15_combout\);

-- Location: LABCELL_X50_Y2_N9
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~22_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[65]~21_combout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~21_combout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~22_combout\);

-- Location: MLABCELL_X45_Y2_N3
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[75]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[75]~29_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23_combout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~25_sumout\) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~23_combout\ & ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~25_sumout\))) # (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[64]~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~28_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~23_combout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[75]~29_combout\);

-- Location: LABCELL_X43_Y2_N36
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\);

-- Location: LABCELL_X43_Y2_N30
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~38_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[63]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~37_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~38_combout\);

-- Location: LABCELL_X50_Y2_N51
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[73]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[73]~43_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39_combout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|op_8~33_sumout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~39_combout\ & ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|op_8~33_sumout\))) # (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[62]~42_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~42_combout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[62]~39_combout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[73]~43_combout\);

-- Location: LABCELL_X50_Y2_N42
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~44_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~44_combout\);

-- Location: LABCELL_X43_Y2_N6
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[61]~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[61]~46_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\);

-- Location: MLABCELL_X45_Y2_N6
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[71]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[71]~4_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3_combout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|op_8~9_sumout\) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|StageOut[60]~3_combout\ & ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_8~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~3_combout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[71]~4_combout\);

-- Location: LABCELL_X43_Y2_N42
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|RRemainder\(2) ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \convert_binary|ALT_INV_RRemainder\(2),
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1_combout\);

-- Location: LABCELL_X44_Y2_N0
\convert_binary|Mod0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X44_Y2_N3
\convert_binary|Mod0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( \convert_binary|RRemainder\(0) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~6\ = CARRY(( \convert_binary|RRemainder\(0) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(0),
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X44_Y2_N6
\convert_binary|Mod0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( GND ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|RRemainder\(1))) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~6\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~10\ = CARRY(( GND ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|RRemainder\(1))) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|ALT_INV_RRemainder\(1),
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~6\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X44_Y2_N9
\convert_binary|Mod0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~10\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_9~9_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1_combout\)) ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~10\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X44_Y2_N12
\convert_binary|Mod0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[71]~4_combout\)) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~14\ ))
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[71]~4_combout\)) ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~14\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X44_Y2_N15
\convert_binary|Mod0|auto_generated|divider|divider|op_10~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~46_cout\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|op_9~41_sumout\)) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~47_combout\) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[72]~44_combout\)))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~44_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~47_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~18\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~46_cout\);

-- Location: LABCELL_X44_Y2_N18
\convert_binary|Mod0|auto_generated|divider|divider|op_10~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~42_cout\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_9~37_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[73]~43_combout\)) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~43_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~46_cout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~42_cout\);

-- Location: LABCELL_X44_Y2_N21
\convert_binary|Mod0|auto_generated|divider|divider|op_10~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~38_cout\ = CARRY(( VCC ) + ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~38_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[74]~32_combout\))) ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~32_combout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~38_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~42_cout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~38_cout\);

-- Location: LABCELL_X44_Y2_N24
\convert_binary|Mod0|auto_generated|divider|divider|op_10~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~34_cout\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ((\convert_binary|Mod0|auto_generated|divider|divider|op_9~29_sumout\))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[75]~29_combout\)) ) + ( VCC ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~29_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~38_cout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~34_cout\);

-- Location: LABCELL_X44_Y2_N27
\convert_binary|Mod0|auto_generated|divider|divider|op_10~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~30_cout\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_9~25_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~22_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[76]~15_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~15_combout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~22_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~34_cout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~30_cout\);

-- Location: LABCELL_X44_Y2_N30
\convert_binary|Mod0|auto_generated|divider|divider|op_10~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~22_cout\ = CARRY(( (!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~14_combout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[77]~5_combout\))) ) + ( VCC ) + ( 
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~5_combout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~14_combout\,
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~30_cout\,
	cout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~22_cout\);

-- Location: LABCELL_X44_Y2_N33
\convert_binary|Mod0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \convert_binary|Mod0|auto_generated|divider|divider|op_10~22_cout\,
	sumout => \convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X44_Y2_N48
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[92]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[92]~2_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~13_sumout\ & ( (!\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|op_9~9_sumout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1_combout\)))) ) ) # ( !\convert_binary|Mod0|auto_generated|divider|divider|op_10~13_sumout\ & ( (\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|op_9~9_sumout\)) # (\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|StageOut[70]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011111110010111101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~1_combout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[92]~2_combout\);

-- Location: FF_X44_Y2_N49
\convert_binary|int_data_6r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[92]~2_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_6r\(2));

-- Location: LABCELL_X44_Y2_N42
\convert_binary|int_data_6r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_6r~0_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( (((!\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # (\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|op_9~13_sumout\))) # 
-- (\convert_binary|EB_overflow_div~q\)) # (\convert_binary|EOverflow_sub~q\) ) ) # ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( (((!\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # (\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|StageOut[71]~4_combout\))) # 
-- (\convert_binary|EB_overflow_div~q\)) # (\convert_binary|EOverflow_sub~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111011111111111011101111111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_EOverflow_sub~q\,
	datab => \convert_binary|ALT_INV_EB_overflow_div~q\,
	datac => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~4_combout\,
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datae => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datag => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \convert_binary|int_data_6r~0_combout\);

-- Location: FF_X44_Y2_N43
\convert_binary|int_data_6r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_6r~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_6r\(3));

-- Location: LABCELL_X44_Y2_N36
\convert_binary|int_data_6r~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|int_data_6r~4_combout\ = ( !\convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( (((!\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|op_10~9_sumout\))) # (\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\convert_binary|Mod0|auto_generated|divider|divider|op_9~5_sumout\))) # 
-- (\convert_binary|EB_overflow_div~q\)) # (\convert_binary|EOverflow_sub~q\) ) ) # ( \convert_binary|Mod0|auto_generated|divider|divider|op_9~1_sumout\ & ( (((!\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\convert_binary|Mod0|auto_generated|divider|divider|op_10~9_sumout\))) # (\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (\convert_binary|RRemainder\(1)))) # (\convert_binary|EB_overflow_div~q\)) # 
-- (\convert_binary|EOverflow_sub~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111011111111111011101111111111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_EOverflow_sub~q\,
	datab => \convert_binary|ALT_INV_EB_overflow_div~q\,
	datac => \convert_binary|ALT_INV_RRemainder\(1),
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datae => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datag => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_9~5_sumout\,
	combout => \convert_binary|int_data_6r~4_combout\);

-- Location: FF_X44_Y2_N37
\convert_binary|int_data_6r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|int_data_6r~4_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_6r\(1));

-- Location: LABCELL_X44_Y2_N51
\convert_binary|Mod0|auto_generated|divider|divider|StageOut[90]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \convert_binary|Mod0|auto_generated|divider|divider|StageOut[90]~0_combout\ = ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|RRemainder\(0) ) ) # ( 
-- !\convert_binary|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \convert_binary|Mod0|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \convert_binary|ALT_INV_RRemainder\(0),
	datad => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \convert_binary|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[90]~0_combout\);

-- Location: FF_X44_Y2_N52
\convert_binary|int_data_6r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \convert_binary|Mod0|auto_generated|divider|divider|StageOut[90]~0_combout\,
	clrn => \RST_N~inputCLKENA0_outclk\,
	sclr => \convert_binary|int_data_5r[2]~0_combout\,
	ena => \convert_binary|int_data_5r[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \convert_binary|int_data_6r\(0));

-- Location: LABCELL_X50_Y2_N39
\seven_seg_display_6|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_6|Mux6~0_combout\ = (!\convert_binary|int_data_6r\(3) & (!\convert_binary|int_data_6r\(1) & (!\convert_binary|int_data_6r\(2) $ (!\convert_binary|int_data_6r\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000010000000010000001000000001000000100000000100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_6r\(2),
	datab => \convert_binary|ALT_INV_int_data_6r\(3),
	datac => \convert_binary|ALT_INV_int_data_6r\(1),
	datad => \convert_binary|ALT_INV_int_data_6r\(0),
	combout => \seven_seg_display_6|Mux6~0_combout\);

-- Location: FF_X50_Y2_N41
\seven_seg_display_6|seven_seg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_6|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_6|seven_seg\(0));

-- Location: LABCELL_X47_Y2_N54
\seven_seg_display_6|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_6|Mux5~0_combout\ = ( \convert_binary|int_data_6r\(2) & ( (!\convert_binary|int_data_6r\(0) $ (!\convert_binary|int_data_6r\(1))) # (\convert_binary|int_data_6r\(3)) ) ) # ( !\convert_binary|int_data_6r\(2) & ( 
-- (\convert_binary|int_data_6r\(1) & \convert_binary|int_data_6r\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101101111011011110110111101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_6r\(0),
	datab => \convert_binary|ALT_INV_int_data_6r\(1),
	datac => \convert_binary|ALT_INV_int_data_6r\(3),
	dataf => \convert_binary|ALT_INV_int_data_6r\(2),
	combout => \seven_seg_display_6|Mux5~0_combout\);

-- Location: FF_X50_Y2_N34
\seven_seg_display_6|seven_seg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \seven_seg_display_6|Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_6|seven_seg\(1));

-- Location: LABCELL_X50_Y2_N30
\seven_seg_display_6|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_6|Mux4~0_combout\ = (!\convert_binary|int_data_6r\(2) & (\convert_binary|int_data_6r\(1) & ((!\convert_binary|int_data_6r\(0)) # (\convert_binary|int_data_6r\(3))))) # (\convert_binary|int_data_6r\(2) & 
-- (((\convert_binary|int_data_6r\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000111111001000000011111100100000001111110010000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_6r\(0),
	datab => \convert_binary|ALT_INV_int_data_6r\(1),
	datac => \convert_binary|ALT_INV_int_data_6r\(2),
	datad => \convert_binary|ALT_INV_int_data_6r\(3),
	combout => \seven_seg_display_6|Mux4~0_combout\);

-- Location: FF_X50_Y2_N32
\seven_seg_display_6|seven_seg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_6|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_6|seven_seg\(2));

-- Location: LABCELL_X50_Y2_N15
\seven_seg_display_6|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_6|Mux3~0_combout\ = (!\convert_binary|int_data_6r\(1) & (!\convert_binary|int_data_6r\(2) $ (((!\convert_binary|int_data_6r\(0)) # (\convert_binary|int_data_6r\(3)))))) # (\convert_binary|int_data_6r\(1) & 
-- (((\convert_binary|int_data_6r\(2) & \convert_binary|int_data_6r\(0))) # (\convert_binary|int_data_6r\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001110010111010100111001011101010011100101110101001110010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_6r\(2),
	datab => \convert_binary|ALT_INV_int_data_6r\(3),
	datac => \convert_binary|ALT_INV_int_data_6r\(1),
	datad => \convert_binary|ALT_INV_int_data_6r\(0),
	combout => \seven_seg_display_6|Mux3~0_combout\);

-- Location: FF_X50_Y2_N16
\seven_seg_display_6|seven_seg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_6|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_6|seven_seg\(3));

-- Location: LABCELL_X50_Y2_N18
\seven_seg_display_6|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_6|Mux2~0_combout\ = ( \convert_binary|int_data_6r\(1) & ( (!\convert_binary|int_data_6r\(3) & \convert_binary|int_data_6r\(0)) ) ) # ( !\convert_binary|int_data_6r\(1) & ( (!\convert_binary|int_data_6r\(2) & 
-- ((\convert_binary|int_data_6r\(0)))) # (\convert_binary|int_data_6r\(2) & (!\convert_binary|int_data_6r\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111100000011001111110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \convert_binary|ALT_INV_int_data_6r\(3),
	datac => \convert_binary|ALT_INV_int_data_6r\(2),
	datad => \convert_binary|ALT_INV_int_data_6r\(0),
	dataf => \convert_binary|ALT_INV_int_data_6r\(1),
	combout => \seven_seg_display_6|Mux2~0_combout\);

-- Location: FF_X50_Y2_N19
\seven_seg_display_6|seven_seg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_6|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_6|seven_seg\(4));

-- Location: LABCELL_X50_Y2_N24
\seven_seg_display_6|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_6|Mux1~0_combout\ = (!\convert_binary|int_data_6r\(3) & ((!\convert_binary|int_data_6r\(0) & (\convert_binary|int_data_6r\(1) & !\convert_binary|int_data_6r\(2))) # (\convert_binary|int_data_6r\(0) & ((!\convert_binary|int_data_6r\(2)) 
-- # (\convert_binary|int_data_6r\(1))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100000000011100010000000001110001000000000111000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_6r\(0),
	datab => \convert_binary|ALT_INV_int_data_6r\(1),
	datac => \convert_binary|ALT_INV_int_data_6r\(2),
	datad => \convert_binary|ALT_INV_int_data_6r\(3),
	combout => \seven_seg_display_6|Mux1~0_combout\);

-- Location: FF_X50_Y2_N25
\seven_seg_display_6|seven_seg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \seven_seg_display_6|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_6|seven_seg\(5));

-- Location: LABCELL_X43_Y2_N33
\seven_seg_display_6|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \seven_seg_display_6|Mux0~0_combout\ = ( \convert_binary|int_data_6r\(2) & ( (!\convert_binary|int_data_6r\(3) & (\convert_binary|int_data_6r\(1) & \convert_binary|int_data_6r\(0))) ) ) # ( !\convert_binary|int_data_6r\(2) & ( 
-- (!\convert_binary|int_data_6r\(3) & !\convert_binary|int_data_6r\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \convert_binary|ALT_INV_int_data_6r\(3),
	datab => \convert_binary|ALT_INV_int_data_6r\(1),
	datac => \convert_binary|ALT_INV_int_data_6r\(0),
	dataf => \convert_binary|ALT_INV_int_data_6r\(2),
	combout => \seven_seg_display_6|Mux0~0_combout\);

-- Location: FF_X44_Y2_N55
\seven_seg_display_6|seven_seg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \seven_seg_display_6|Mux0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \seven_seg_display_6|seven_seg\(6));

-- Location: LABCELL_X17_Y27_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


