# ğŸ§  Dual-Port Asynchronous RAM (8x16) â€“ Verilog

This project implements a **Dual-Port Asynchronous RAM** with **separate read and write clocks** in Verilog.  
 The design allows **simultaneous read and write operations** through independent ports, making it suitable for **FIFO buffers, multi-clock domain designs, and memory-mapped systems**.

---

## âœ¨ Features

- ğŸ“¦ **8-word RAM** with **16-bit word size**.
- â³ **Dual-port architecture** with **independent read (`clk_r`) and write (`clk_w`) clocks**.
- ğŸ”„ **Asynchronous operation** â€“ read and write ports function independently.
- ğŸ§¹ **Synchronous reset** clears memory contents.
- ğŸ§ª **Testbench included** for simulation and verification.

---

## ğŸ“‚ Files Included

- `dual_port_async_ram_8x16.v` â†’ RTL design of the Dual-Port Asynchronous RAM.
- `dual_port_async_ram_8x16_tb.v` â†’ Testbench for verifying the design.
- `README.md` â†’ Documentation (this file).

---

## ğŸ§© Design Details

### ğŸ”¹ Ports

| Port     | Direction | Width  | Description                      |
| -------- | --------- | ------ | -------------------------------- |
| `we`     | input     | 1-bit  | Write enable                     |
| `en`     | input     | 1-bit  | Read enable                      |
| `rst`    | input     | 1-bit  | Reset (clears memory and output) |
| `clk_w`  | input     | 1-bit  | Write clock                      |
| `clk_r`  | input     | 1-bit  | Read clock                       |
| `addr_w` | input     | 3-bit  | Write address (0â€“7)              |
| `addr_r` | input     | 3-bit  | Read address (0â€“7)               |
| `data_w` | input     | 16-bit | Data to be written               |
| `data_r` | output    | 16-bit | Data read from memory            |

---

### ğŸ”¹ Functionality

1. **Write Operation**
   - Triggered on `posedge clk_w`.
   - If `we=1` and `en=0`, `data_w` is written to `mem[addr_w]`.
2. **Read Operation**
   - Triggered on `posedge clk_r`.
   - If `we=0` and `en=1`, `data_r` is updated with `mem[addr_r]`.
3. **Reset**
   - Clears all memory locations and output `data_r` to `0`.

---

## ğŸ“Š Simulation

The testbench writes random values into the RAM and then reads them back.

### Example Simulation Flow

```text
Reset memory â†’ All locations set to 0
Write phase  â†’ Data written at addresses [0â€“7]
Read phase   â†’ Data read back and compared
```

### Expected Output Log (conceptual)

```text
Writing: Addr=0 Data=123
Writing: Addr=1 Data=45
...
Reading: Addr=0 -> Data=123
Reading: Addr=1 -> Data=45
...
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog dual_port_async_ram_8x16.v dual_port_async_ram_8x16_tb.v
vsim -c dual_port_async_ram_8x16_tb
run -all
```

---

## ğŸ”¹ License

This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
 âœ‰ï¸ hithaishisr2002@gmail.com