Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Nov 25 10:50:25 2025
| Host         : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_utilization -file Design_2_wrapper_utilization_placed.rpt -pb Design_2_wrapper_utilization_placed.pb
| Design       : Design_2_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 4983 |     0 |          0 |    425280 |  1.17 |
|   LUT as Logic             | 4751 |     0 |          0 |    425280 |  1.12 |
|   LUT as Memory            |  232 |     0 |          0 |    213600 |  0.11 |
|     LUT as Distributed RAM |  168 |     0 |            |           |       |
|     LUT as Shift Register  |   64 |     0 |            |           |       |
| CLB Registers              | 4825 |     0 |          0 |    850560 |  0.57 |
|   Register as Flip Flop    | 4825 |     0 |          0 |    850560 |  0.57 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |  156 |     0 |          0 |     53160 |  0.29 |
| F7 Muxes                   |  141 |     0 |          0 |    212640 |  0.07 |
| F8 Muxes                   |   64 |     0 |          0 |    106320 |  0.06 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 1635  |          Yes |           - |        Reset |
| 174   |          Yes |         Set |            - |
| 2983  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1118 |     0 |          0 |     53160 |  2.10 |
|   CLBL                                     |  551 |     0 |            |           |       |
|   CLBM                                     |  567 |     0 |            |           |       |
| LUT as Logic                               | 4751 |     0 |          0 |    425280 |  1.12 |
|   using O5 output only                     |  160 |       |            |           |       |
|   using O6 output only                     | 3131 |       |            |           |       |
|   using O5 and O6                          | 1460 |       |            |           |       |
| LUT as Memory                              |  232 |     0 |          0 |    213600 |  0.11 |
|   LUT as Distributed RAM                   |  168 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   40 |       |            |           |       |
|     using O5 and O6                        |  128 |       |            |           |       |
|   LUT as Shift Register                    |   64 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   60 |       |            |           |       |
| CLB Registers                              | 4825 |     0 |          0 |    850560 |  0.57 |
|   Register driven from within the CLB      | 3247 |       |            |           |       |
|   Register driven from outside the CLB     | 1578 |       |            |           |       |
|     LUT in front of the register is unused | 1144 |       |            |           |       |
|     LUT in front of the register is used   |  434 |       |            |           |       |
| Unique Control Sets                        |  227 |       |          0 |    106320 |  0.21 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 40.5 |     0 |          0 |      1080 |  3.75 |
|   RAMB36/FIFO*    |   40 |     0 |          0 |      1080 |  3.70 |
|     RAMB36E2 only |   40 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |      2160 |  0.05 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    4 |     0 |          0 |        80 |  5.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   32 |     0 |          0 |      4272 |  0.75 |
|   DSP48E2 only |   32 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  142 |     0 |          0 |       347 | 40.92 |
| HPIOB_M          |   66 |     0 |          0 |       138 | 47.83 |
|   INPUT          |   49 |       |            |           |       |
|   OUTPUT         |   17 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   66 |     0 |          0 |       138 | 47.83 |
|   INPUT          |   49 |       |            |           |       |
|   OUTPUT         |   17 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |   10 |     0 |          0 |        23 | 43.48 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       696 |  0.14 |
|   BUFGCE             |    1 |     0 |          0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| FE              |    4 |     0 |          0 |         8 | 50.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| HSADC           |    0 |     0 |          0 |         4 |  0.00 |
| HSDAC           |    0 |     0 |          0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2983 |            Register |
| LUT6     | 1953 |                 CLB |
| FDCE     | 1635 |            Register |
| LUT2     | 1253 |                 CLB |
| LUT3     | 1050 |                 CLB |
| LUT4     |  919 |                 CLB |
| LUT5     |  892 |                 CLB |
| RAMD32   |  216 |                 CLB |
| FDSE     |  174 |            Register |
| CARRY8   |  156 |                 CLB |
| LUT1     |  144 |                 CLB |
| MUXF7    |  141 |                 CLB |
| SRL16E   |  124 |                 CLB |
| INBUF    |  108 |                 I/O |
| IBUFCTRL |  108 |              Others |
| MUXF8    |   64 |                 CLB |
| RAMS32   |   40 |                 CLB |
| RAMD64E  |   40 |                 CLB |
| RAMB36E2 |   40 |            BLOCKRAM |
| OBUF     |   34 |                 I/O |
| FDPE     |   33 |            Register |
| DSP48E2  |   32 |          Arithmetic |
| URAM288  |    4 |            BLOCKRAM |
| FE       |    4 |            Advanced |
| RAMB18E2 |    1 |            BLOCKRAM |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| Design_2_block_interleaver_0_0     |    1 |
| Design_2_Symbol_mapper_0_0         |    1 |
| Design_2_Scrambler_32bits_0_1      |    1 |
| Design_2_Pre_Distortion_Filter_0_0 |    1 |
| Design_2_Polyphase_filter_0_0      |    1 |
| Design_2_MUX_0_2                   |    1 |
| Design_2_LDPC_encoder_0_2          |    1 |
| Design_2_CU_top_0_1                |    1 |
+------------------------------------+------+


