
Circuit 1 cell pfet_05v0 and Circuit 2 cell pfet_06v0 are black boxes.
Warning: Equate pins:  cell pfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_05v0                       |Circuit 2: pfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_05v0 and pfet_06v0 are equivalent.

Circuit 1 cell nfet_05v0 and Circuit 2 cell nfet_06v0 are black boxes.
Warning: Equate pins:  cell nfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_05v0                       |Circuit 2: nfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_05v0 and nfet_06v0 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1$5 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
nfet_05v0 (8)                              |nfet_06v0 (8)                              
pfet_05v0 (8)                              |pfet_06v0 (8)                              
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
E                                          |E                                          
D                                          |D                                          
Q                                          |Q                                          
VPW                                        |VPW                                        
VNW                                        |VNW                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__latq_1$2 and gf180mcu_fd_sc_mcu9t5v0__latq_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$9 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0fF are black boxes.
Warning: Equate pins:  cell cap_mim_2f0_m4m5_noshield is a placeholder, treated as a black box.
Warning: Equate pins:  cell cap_mim_2f0fF is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: cap_mim_2f0_m4m5_noshield       |Circuit 2: cap_mim_2f0fF                   
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0fF are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$10 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: DFF_2phase_1$2                  |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__nand2_1$5 (1)     |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (1)       
gf180mcu_fd_sc_mcu9t5v0__latq_1$2 (2)      |gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        
gf180mcu_fd_sc_mcu9t5v0__inv_1$9 (1)       |gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: DFF_2phase_1$2                  |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
Q                                          |Q                                          
D                                          |D                                          
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
gated_control                              |gated_control                              
EN                                         |EN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes DFF_2phase_1$2 and DFF_2phase_1 are equivalent.
Flattening unmatched subcell nfet$3 in circuit not (0)(1 instance)
Flattening unmatched subcell pfet$1 in circuit not (0)(1 instance)

Subcircuit summary:
Circuit 1: not                             |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
nfet_03v3 (1)                              |nfet_03v3 (1)                              
pfet_03v3 (1)                              |pfet_03v3 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: not                             |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes not and not are equivalent.
Flattening unmatched subcell pfet$4 in circuit nand (0)(1 instance)
Flattening unmatched subcell nfet$5 in circuit nand (0)(1 instance)
Flattening unmatched subcell pfet$3 in circuit nand (0)(1 instance)
Flattening unmatched subcell nfet$4 in circuit nand (0)(1 instance)

Subcircuit summary:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (2)                              |nfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
Z                                          |Z                                          
vss                                        |vss                                        
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nand and nand are equivalent.
Flattening unmatched subcell pfet in circuit ota_1stage$1 (0)(2 instances)
Flattening unmatched subcell nfet$1 in circuit ota_1stage$1 (0)(2 instances)
Flattening unmatched subcell nfet in circuit ota_1stage$1 (0)(1 instance)
Flattening unmatched subcell nfet$2 in circuit ota_1stage$1 (0)(2 instances)

Subcircuit summary:
Circuit 1: ota_1stage$1                    |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (5)                              |nfet_03v3 (5)                              
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ota_1stage$1                    |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
vp                                         |vp                                         
vn                                         |vn                                         
vss                                        |vss                                        
vout                                       |vout                                       
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ota_1stage$1 and ota_1stage are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$7 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__and2_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__and2_1 
-------------------------------------------|-------------------------------------------
pfet_05v0 (3)                              |pfet_06v0 (3)                              
nfet_05v0 (3)                              |nfet_06v0 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__and2_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__and2_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
VSS                                        |VSS                                        
A2                                         |A2                                         
Z                                          |Z                                          
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__and2_1$1 and gf180mcu_fd_sc_mcu9t5v0__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1$4 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$8 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.
Flattening unmatched subcell pfet$18 in circuit swmatrix_Tgate$1 (0)(1 instance)
Flattening unmatched subcell nfet$31 in circuit swmatrix_Tgate$1 (0)(1 instance)

Class swmatrix_Tgate$1 (0):  Merged 22 parallel devices.
Subcircuit summary:
Circuit 1: swmatrix_Tgate$1                |Circuit 2: swmatrix_Tgate                  
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__inv_1$10 (1)      |gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         
pfet_03v3 (18->1)                          |pfet_03v3 (1)                              
nfet_03v3 (6->1)                           |nfet_03v3 (1)                              
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_Tgate$1                |Circuit 2: swmatrix_Tgate                  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VDD                                        |VDD                                        
gated_control                              |gated_control                              
T2                                         |T2                                         
T1                                         |T1                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes swmatrix_Tgate$1 and swmatrix_Tgate are equivalent.

Subcircuit summary:
Circuit 1: ShiftReg_row_10_2$1             |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
DFF_2phase_1$2 (10)                        |DFF_2phase_1 (10)                          
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 26                         |Number of nets: 26                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ShiftReg_row_10_2$1             |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
Q[1]                                       |Q[1]                                       
Q[3]                                       |Q[3]                                       
Q[4]                                       |Q[4]                                       
Q[5]                                       |Q[5]                                       
Q[6]                                       |Q[6]                                       
Q[7]                                       |Q[7]                                       
Q[8]                                       |Q[8]                                       
Q[2]                                       |Q[2]                                       
Q[9]                                       |Q[9]                                       
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
EN                                         |EN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
D_in                                       |D_in                                       
gc[1]                                      |gc[1]                                      
gc[3]                                      |gc[3]                                      
gc[4]                                      |gc[4]                                      
gc[5]                                      |gc[5]                                      
gc[6]                                      |gc[6]                                      
gc[7]                                      |gc[7]                                      
gc[8]                                      |gc[8]                                      
gc[9]                                      |gc[9]                                      
gc[2]                                      |gc[2]                                      
Q[10]                                      |Q[10]                                      
gc[10]                                     |gc[10]                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ShiftReg_row_10_2$1 and ShiftReg_row_10_2 are equivalent.
Flattening unmatched subcell nfet$9 in circuit nvdiv (0)(1 instance)
Flattening unmatched subcell nfet$7 in circuit nvdiv (0)(3 instances)
Flattening unmatched subcell nfet$8 in circuit nvdiv (0)(2 instances)
Flattening unmatched subcell nfet$10 in circuit nvdiv (0)(1 instance)

Subcircuit summary:
Circuit 1: nvdiv                           |Circuit 2: nvdiv                           
-------------------------------------------|-------------------------------------------
nfet_03v3 (7)                              |nfet_03v3 (7)                              
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nvdiv                           |Circuit 2: nvdiv                           
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vspike_up                                  |vspike_up                                  
vres                                       |vres                                       
vspike_down                                |vspike_down                                
vref                                       |vref                                       
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nvdiv and nvdiv are equivalent.
Flattening unmatched subcell pfet$8 in circuit not$1 (0)(1 instance)
Flattening unmatched subcell nfet$13 in circuit not$1 (0)(1 instance)

Subcircuit summary:
Circuit 1: not$1                           |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
pfet_03v3 (1)                              |pfet_03v3 (1)                              
nfet_03v3 (1)                              |nfet_03v3 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: not$1                           |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes not$1 and not are equivalent.
Flattening unmatched subcell pfet$7 in circuit switch$1 (0)(2 instances)
Flattening unmatched subcell nfet$12 in circuit switch$1 (0)(2 instances)

Flattening instances of not in cell switch (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: switch$1                        |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (2)                              |nfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch$1                        |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch$1 and switch are equivalent.
Flattening unmatched subcell cap_mim in circuit monostable (0)(2 instances)
Flattening unmatched subcell nfet$19 in circuit monostable (0)(2 instances)

Subcircuit summary:
Circuit 1: monostable                      |Circuit 2: monostable                      
-------------------------------------------|-------------------------------------------
cap_mim_2f0_m4m5_noshield (2)              |cap_mim_2f0fF (2)                          
not (4)                                    |not (4)                                    
nand (2)                                   |nand (2)                                   
nfet_03v3 (2)                              |nfet_03v3 (2)                              
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: monostable                      |Circuit 2: monostable                      
-------------------------------------------|-------------------------------------------
vss                                        |vss                                        
vdd                                        |vdd                                        
vin                                        |vin                                        
phi_2                                      |phi_2                                      
vres                                       |vres                                       
phi_1                                      |phi_1                                      
vneg                                       |vneg                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes monostable and monostable are equivalent.
Flattening unmatched subcell nfet$15 in circuit nor (0)(1 instance)
Flattening unmatched subcell pfet$10 in circuit nor (0)(1 instance)
Flattening unmatched subcell nfet$14 in circuit nor (0)(1 instance)
Flattening unmatched subcell pfet$11 in circuit nor (0)(1 instance)

Subcircuit summary:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
nfet_03v3 (2)                              |nfet_03v3 (2)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
Z                                          |Z                                          
vss                                        |vss                                        
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nor and nor are equivalent.
Flattening unmatched subcell pfet$6 in circuit conmutator$1 (0)(3 instances)
Flattening unmatched subcell nfet$11 in circuit conmutator$1 (0)(3 instances)

Flattening instances of not in cell conmutator (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: conmutator$1                    |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (3)                              |pfet_03v3 (3)                              
nfet_03v3 (3)                              |nfet_03v3 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: conmutator$1                    |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
in2                                        |in2                                        
in1                                        |in1                                        
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes conmutator$1 and conmutator are equivalent.
Flattening unmatched subcell nfet$17 in circuit refractory (0)(1 instance)
Flattening unmatched subcell nfet$18 in circuit refractory (0)(1 instance)
Flattening unmatched subcell nfet$16 in circuit refractory (0)(2 instances)

Subcircuit summary:
Circuit 1: refractory                      |Circuit 2: refractory                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (4)                              |nfet_03v3 (4)                              
ota_1stage$1 (1)                           |ota_1stage (1)                             
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: refractory                      |Circuit 2: refractory                      
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vrefrac                                    |vrefrac                                    
vspike_down                                |vspike_down                                
vneg                                       |vneg                                       
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes refractory and refractory are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
nfet_05v0 (8)                              |nfet_06v0 (8)                              
pfet_05v0 (8)                              |pfet_06v0 (8)                              
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
E                                          |E                                          
D                                          |D                                          
Q                                          |Q                                          
VPW                                        |VPW                                        
VNW                                        |VNW                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__latq_1 and gf180mcu_fd_sc_mcu9t5v0__latq_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1$1 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$2 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1$ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1$5 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1$3 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: En_clk_din                      |Circuit 2: En_clk_din                      
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__inv_1$7 (2)       |gf180mcu_fd_sc_mcu9t5v0__inv_1 (2)         
gf180mcu_fd_sc_mcu9t5v0__and2_1$1 (2)      |gf180mcu_fd_sc_mcu9t5v0__and2_1 (2)        
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: En_clk_din                      |Circuit 2: En_clk_din                      
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
d_in                                       |D_in                                       
clock                                      |clock                                      
data_in                                    |Data_in                                    
vdd                                        |VDD                                        
vss                                        |VSS                                        
Enable                                     |enable                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes En_clk_din and En_clk_din are equivalent.

Subcircuit summary:
Circuit 1: NO_ClkGen                       |Circuit 2: NO_ClkGen                       
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__nand2_1$4 (2)     |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (2)       
gf180mcu_fd_sc_mcu9t5v0__inv_1$8 (18)      |gf180mcu_fd_sc_mcu9t5v0__inv_1 (18)        
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 23                         |Number of nets: 23                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: NO_ClkGen                       |Circuit 2: NO_ClkGen                       
-------------------------------------------|-------------------------------------------
clk                                        |CLK                                        
vdd                                        |VDD                                        
vss                                        |VSS                                        
phi_2                                      |PHI_2                                      
phi_1                                      |PHI_1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes NO_ClkGen and NO_ClkGen are equivalent.

Subcircuit summary:
Circuit 1: swmatrix_row_10                 |Circuit 2: swmatrix_row_10                 
-------------------------------------------|-------------------------------------------
swmatrix_Tgate$1 (10)                      |swmatrix_Tgate (10)                        
ShiftReg_row_10_2$1 (1)                    |ShiftReg_row_10_2 (1)                      
Number of devices: 11                      |Number of devices: 11                      
Number of nets: 37                         |Number of nets: 37                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: swmatrix_row_10                 |Circuit 2: swmatrix_row_10                 
-------------------------------------------|-------------------------------------------
ShiftReg_row_10_2$1_0/D_in                 |D_in **Mismatch**                          
d_out                                      |D_out                                      
ShiftReg_row_10_2$1_0/PHI_1                |PHI_1 **Mismatch**                         
ShiftReg_row_10_2$1_0/PHI_2                |PHI_2 **Mismatch**                         
ShiftReg_row_10_2$1_0/EN                   |enable **Mismatch**                        
BUS[1]                                     |BUS[1]                                     
BUS[2]                                     |BUS[2]                                     
BUS[4]                                     |BUS[4]                                     
BUS[6]                                     |BUS[6]                                     
BUS[5]                                     |BUS[5]                                     
BUS[3]                                     |BUS[3]                                     
BUS[8]                                     |BUS[8]                                     
BUS[10]                                    |BUS[10]                                    
BUS[9]                                     |BUS[9]                                     
BUS[7]                                     |BUS[7]                                     
pin                                        |pin                                        
swmatrix_Tgate$1_9/VDD                     |VDD **Mismatch**                           
VSUBS                                      |VSS **Mismatch**                           
---------------------------------------------------------------------------------------
Cell pin lists for swmatrix_row_10 and swmatrix_row_10 altered to match.
Device classes swmatrix_row_10 and swmatrix_row_10 are equivalent.
Flattening unmatched subcell nfet$24 in circuit switch (0)(2 instances)
Flattening unmatched subcell pfet$14 in circuit switch (0)(2 instances)

Subcircuit summary:
Circuit 1: switch                          |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
nfet_03v3 (2)                              |nfet_03v3 (2)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch                          |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch and switch are equivalent.
Flattening unmatched subcell nfet$22 in circuit ota_1stage (0)(2 instances)
Flattening unmatched subcell nfet$23 in circuit ota_1stage (0)(2 instances)
Flattening unmatched subcell nfet$21 in circuit ota_1stage (0)(1 instance)
Flattening unmatched subcell pfet$13 in circuit ota_1stage (0)(2 instances)

Subcircuit summary:
Circuit 1: ota_1stage                      |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (5)                              |nfet_03v3 (5)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ota_1stage                      |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vout                                       |vout                                       
vp                                         |vp                                         
vn                                         |vn                                         
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ota_1stage and ota_1stage are equivalent.
Flattening unmatched subcell pfet$16 in circuit ota_2stage (0)(2 instances)
Flattening unmatched subcell nfet$29 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell nfet$27 in circuit ota_2stage (0)(2 instances)
Flattening unmatched subcell pfet$17 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell nfet$30 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell cap_mim$1 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell nfet$28 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell nfet$26 in circuit ota_2stage (0)(1 instance)

Subcircuit summary:
Circuit 1: ota_2stage                      |Circuit 2: ota_2stage                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (3)                              |pfet_03v3 (8->3)                           
nfet_03v3 (6)                              |nfet_03v3 (6)                              
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ota_2stage                      |Circuit 2: ota_2stage                      
-------------------------------------------|-------------------------------------------
vout                                       |vout                                       
vn                                         |vn                                         
vp                                         |vp                                         
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ota_2stage and ota_2stage are equivalent.
Flattening unmatched subcell nfet$25 in circuit conmutator (0)(3 instances)
Flattening unmatched subcell pfet$15 in circuit conmutator (0)(3 instances)

Subcircuit summary:
Circuit 1: conmutator                      |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (3)                              |nfet_03v3 (3)                              
pfet_03v3 (3)                              |pfet_03v3 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: conmutator                      |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
in2                                        |in2                                        
in1                                        |in1                                        
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes conmutator and conmutator are equivalent.

Subcircuit summary:
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     
-------------------------------------------|-------------------------------------------
nvdiv (1)                                  |nvdiv (1)                                  
not$1 (1)                                  |not (1)                                    
switch$1 (3)                               |switch (3)                                 
monostable (1)                             |monostable (1)                             
nor (1)                                    |nor (1)                                    
conmutator$1 (1)                           |conmutator (1)                             
refractory (1)                             |refractory (1)                             
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 16                         |Number of nets: 16                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     

---------------------------------------------------------------------------------------
Net: vspike                                |Net: vspike                                
  switch$1/in = 3                          |  switch/in = 3                            
                                           |                                           
Net: phi_2                                 |Net: phi_2                                 
  switch$1/cntrl = 1                       |  switch/cntrl = 1                         
  monostable/phi_2 = 1                     |  monostable/phi_2 = 1                     
  nor/B = 1                                |  nor/B = 1                                
                                           |                                           
Net: phi_1                                 |Net: phi_1                                 
  switch$1/cntrl = 1                       |  switch/cntrl = 1                         
  monostable/phi_1 = 1                     |  monostable/phi_1 = 1                     
  nor/A = 1                                |  nor/A = 1                                
                                           |                                           
Net: phi_int                               |Net: phi_int                               
  not$1/in = 1                             |  not/in = 1                               
  switch$1/cntrl = 1                       |  switch/cntrl = 1                         
  nor/Z = 1                                |  nor/Z = 1                                
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: reward                                |Net: reward                                
  conmutator$1/cntrl = 1                   |  conmutator/cntrl = 1                     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vspike_up                             |Net: vspike_up                             
  nvdiv/vspike_up = 1                      |  nvdiv/vspike_up = 1                      
  conmutator$1/in1 = 1                     |  conmutator/in1 = 1                       
                                           |                                           
Net: vrefrac                               |Net: vrefrac                               
  switch$1/out = 1                         |  switch/out = 1                           
  refractory/vrefrac = 1                   |  refractory/vrefrac = 1                   
                                           |                                           
Net: vref                                  |Net: vref                                  
  nvdiv/vref = 1                           |  nvdiv/vref = 1                           
  switch$1/out = 1                         |  switch/out = 1                           
                                           |                                           
Net: switch$1_0/out                        |Net: net1                                  
  switch$1/out = 1                         |  switch/out = 1                           
  conmutator$1/out = 1                     |  conmutator/out = 1                       
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vdd                                   |Net: vdd                                   
  nvdiv/vdd = 1                            |  nvdiv/vdd = 1                            
  not$1/vdd = 1                            |  conmutator/vdd = 1                       
  switch$1/vdd = 3                         |  switch/vdd = 3                           
  monostable/vdd = 1                       |  monostable/vdd = 1                       
  nor/vdd = 1                              |  nor/vdd = 1                              
  conmutator$1/in2 = 1                     |  conmutator/in2 = 1                       
  conmutator$1/vdd = 1                     |  not/vdd = 1                              
  refractory/vdd = 1                       |  refractory/vdd = 1                       
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vss                                   |Net: vss                                   
  nvdiv/vss = 1                            |  nvdiv/vss = 1                            
  not$1/vss = 1                            |  conmutator/vss = 1                       
  switch$1/vss = 3                         |  switch/vss = 3                           
  monostable/vss = 1                       |  monostable/vss = 1                       
  nor/vss = 1                              |  nor/vss = 1                              
  conmutator$1/vss = 1                     |  not/vss = 1                              
  refractory/vss = 1                       |  refractory/vss = 1                       
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     

---------------------------------------------------------------------------------------
Instance: conmutator$1_0                   |Instance: conmutator:20                    
  out = 2                                  |  out = 2                                  
  in1 = 2                                  |  in1 = 2                                  
  in2 = 10                                 |  in2 = 10                                 
  vdd = 10                                 |  vdd = 10                                 
  cntrl = 1                                |  cntrl = 1                                
  vss = 9                                  |  vss = 9                                  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: switch$1_2                       |Instance: switch:18                        
  out = 2                                  |  out = 2                                  
  cntrl = 3                                |  cntrl = 3                                
  in = 3                                   |  vdd = 10                                 
  vdd = 10                                 |  vss = 9                                  
  vss = 9                                  |  in = 3                                   
                                           |                                           
Instance: switch$1_1                       |Instance: switch:10                        
  out = 2                                  |  out = 2                                  
  cntrl = 3                                |  cntrl = 3                                
  in = 3                                   |  vdd = 10                                 
  vdd = 10                                 |  vss = 9                                  
  vss = 9                                  |  in = 3                                   
                                           |                                           
Instance: switch$1_0                       |Instance: switch:7                         
  out = 2                                  |  out = 2                                  
  cntrl = 3                                |  cntrl = 3                                
  in = 3                                   |  vdd = 10                                 
  vdd = 10                                 |  vss = 9                                  
  vss = 9                                  |  in = 3                                   
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits phaseUpulse phaseUpulse

Subcircuit summary:
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        |gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        
gf180mcu_fd_sc_mcu9t5v0__nand2_1$1 (1)     |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (1)       
gf180mcu_fd_sc_mcu9t5v0__inv_1$2 (1)       |gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
D                                          |D                                          
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
gated_control                              |gated_control                              
EN                                         |EN                                         
Q                                          |Q                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes DFF_2phase_1 and DFF_2phase_1 are equivalent.

Subcircuit summary:
Circuit 1: NO_ClkGen$1                     |Circuit 2: NO_ClkGen                       
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__inv_1$5 (18)      |gf180mcu_fd_sc_mcu9t5v0__inv_1 (18)        
gf180mcu_fd_sc_mcu9t5v0__nand2_1$3 (2)     |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (2)       
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 23                         |Number of nets: 23                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: NO_ClkGen$1                     |Circuit 2: NO_ClkGen                       
-------------------------------------------|-------------------------------------------
clk                                        |CLK                                        
vdd                                        |VDD                                        
vss                                        |VSS                                        
phi_2                                      |PHI_2                                      
phi_1                                      |PHI_1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes NO_ClkGen$1 and NO_ClkGen are equivalent.
Flattening unmatched subcell nfet$36 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$34 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell pfet$19 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell cap_mim$3 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell pfet$20 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$35 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$33 in circuit AH_neuron$1 (0)(1 instance)

Subcircuit summary:
Circuit 1: AH_neuron$1                     |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
nfet_03v3 (4)                              |nfet_03v3 (4)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: AH_neuron$1                     |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
vss                                        |vss                                        
v_bias                                     |v_bias                                     
vout                                       |vout                                       
vdd                                        |vdd                                        
Current_in                                 |Current_in                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes AH_neuron$1 and AH_neuron are equivalent.
Flattening unmatched subcell nfet$47 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell nfet$45 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell nfet$43 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell nfet$41 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell pfet$28 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell pfet$26 in circuit schmitt_trigger (0)(2 instances)
Flattening unmatched subcell nfet$48 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell nfet$46 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell nfet$44 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell pfet$29 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell nfet$42 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell pfet$27 in circuit schmitt_trigger (0)(1 instance)
Flattening unmatched subcell pfet$25 in circuit schmitt_trigger (0)(1 instance)

Subcircuit summary:
Circuit 1: schmitt_trigger                 |Circuit 2: schmitt_trigger                 
-------------------------------------------|-------------------------------------------
nfet_03v3 (8)                              |nfet_03v3 (8)                              
pfet_03v3 (6)                              |pfet_03v3 (6)                              
Number of devices: 14                      |Number of devices: 14                      
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: schmitt_trigger                 |Circuit 2: schmitt_trigger                 
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes schmitt_trigger and schmitt_trigger are equivalent.
Flattening unmatched subcell cap_mim$2$1 in circuit TG_bootstrapped (0)(2 instances)
Flattening unmatched subcell nfet$33$1 in circuit TG_bootstrapped (0)(2 instances)
Flattening unmatched subcell pfet$19$1 in circuit TG_bootstrapped (0)(4 instances)
Flattening unmatched subcell nfet$32$1 in circuit TG_bootstrapped (0)(4 instances)
Flattening unmatched subcell pfet$21$1 in circuit TG_bootstrapped (0)(1 instance)
Flattening unmatched subcell pfet$18$1 in circuit TG_bootstrapped (0)(2 instances)
Flattening unmatched subcell nfet$31$1 in circuit TG_bootstrapped (0)(2 instances)
Flattening unmatched subcell nfet$34$1 in circuit TG_bootstrapped (0)(1 instance)
Flattening unmatched subcell pfet$20$1 in circuit TG_bootstrapped (0)(2 instances)

Class TG_bootstrapped (0):  Merged 34 parallel devices.
Subcircuit summary:
Circuit 1: TG_bootstrapped                 |Circuit 2: TG_bootstrapped                 
-------------------------------------------|-------------------------------------------
cap_mim_2f0_m4m5_noshield (2)              |cap_mim_2f0fF (2)                          
nfet_03v3 (24->9)                          |nfet_03v3 (24->9)                          
pfet_03v3 (28->9)                          |pfet_03v3 (28->9)                          
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: TG_bootstrapped                 |Circuit 2: TG_bootstrapped                 
-------------------------------------------|-------------------------------------------
vout                                       |vout                                       
vin                                        |vin                                        
nclk                                       |nclk                                       
clk                                        |clk                                        
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes TG_bootstrapped and TG_bootstrapped are equivalent.
Flattening unmatched subcell pfet$23 in circuit synapse (0)(3 instances)
Flattening unmatched subcell pfet$21 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$38 in circuit synapse (0)(3 instances)
Flattening unmatched subcell pfet$24 in circuit synapse (0)(1 instance)
Flattening unmatched subcell pfet$22 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$39 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$37 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$40 in circuit synapse (0)(1 instance)

Subcircuit summary:
Circuit 1: synapse                         |Circuit 2: synapse                         
-------------------------------------------|-------------------------------------------
pfet_03v3 (6)                              |pfet_03v3 (6)                              
nfet_03v3 (6)                              |nfet_03v3 (6)                              
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: synapse                         |Circuit 2: synapse                         
-------------------------------------------|-------------------------------------------
ve                                         |ve                                         
vi                                         |vi                                         
m1_344_2455#                               |(no pin, node is net4)                     
v_out                                      |v_out                                      
v_ctrl                                     |v_ctrl                                     
vdd                                        |vdd                                        
vss                                        |vss                                        
v_in                                       |v_in                                       
---------------------------------------------------------------------------------------
Cell pin lists for synapse and synapse altered to match.
Device classes synapse and synapse are equivalent.
Flattening unmatched subcell nfet$36 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$34 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell pfet$19 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell cap_mim$3 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell pfet$20 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$35 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$33 in circuit AH_neuron (0)(1 instance)

Subcircuit summary:
Circuit 1: AH_neuron                       |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
nfet_03v3 (4)                              |nfet_03v3 (4)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: AH_neuron                       |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
vss                                        |vss                                        
v_bias                                     |v_bias                                     
vout                                       |vout                                       
vdd                                        |vdd                                        
Current_in                                 |Current_in                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes AH_neuron and AH_neuron are equivalent.
Flattening unmatched subcell cap_mim$2 in circuit LIF_comp (0)(1 instance)
Flattening unmatched subcell nfet$32 in circuit LIF_comp (0)(1 instance)

Flattening instances of conmutator in cell LIF_comp (0) makes a better match
Flattening instances of conmutator in cell LIF_comp (1) makes a better match
Flattening instances of switch in cell LIF_comp (0) makes a better match
Flattening instances of switch in cell LIF_comp (1) makes a better match
Flattening instances of conmutator$1 in cell LIF_comp (0) makes a better match
Flattening instances of switch$1 in cell LIF_comp (0) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: LIF_comp                        |Circuit 2: LIF_comp                        
-------------------------------------------|-------------------------------------------
nfet_03v3 (21)                             |nfet_03v3 (21)                             
pfet_03v3 (20)                             |pfet_03v3 (20)                             
ota_1stage (1)                             |ota_1stage (1)                             
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
ota_2stage (1)                             |ota_2stage (1)                             
nvdiv (1)                                  |nvdiv (1)                                  
not$1 (1)                                  |not (1)                                    
monostable (1)                             |monostable (1)                             
nor (1)                                    |nor (1)                                    
refractory (1)                             |refractory (1)                             
Number of devices: 49                      |Number of devices: 49                      
Number of nets: 29                         |Number of nets: 29                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: LIF_comp                        |Circuit 2: LIF_comp                        
-------------------------------------------|-------------------------------------------
vout                                       |vout                                       
v_rew                                      |v_rew                                      
vin                                        |vin                                        
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes LIF_comp and LIF_comp are equivalent.

Subcircuit summary:
Circuit 1: ShiftReg_row_10_2$2             |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
DFF_2phase_1 (10)                          |DFF_2phase_1 (10)                          
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 26                         |Number of nets: 26                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ShiftReg_row_10_2$2             |Circuit 2: ShiftReg_row_10_2               
-------------------------------------------|-------------------------------------------
Q[1]                                       |Q[1]                                       
Q[2]                                       |Q[2]                                       
Q[3]                                       |Q[3]                                       
Q[4]                                       |Q[4]                                       
Q[5]                                       |Q[5]                                       
Q[6]                                       |Q[6]                                       
Q[7]                                       |Q[7]                                       
Q[8]                                       |Q[8]                                       
Q[9]                                       |Q[9]                                       
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
EN                                         |EN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
D_in                                       |D_in                                       
gc[1]                                      |gc[1]                                      
gc[2]                                      |gc[2]                                      
gc[3]                                      |gc[3]                                      
gc[4]                                      |gc[4]                                      
gc[5]                                      |gc[5]                                      
gc[6]                                      |gc[6]                                      
gc[7]                                      |gc[7]                                      
gc[8]                                      |gc[8]                                      
gc[9]                                      |gc[9]                                      
Q[10]                                      |Q[10]                                      
gc[10]                                     |gc[10]                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ShiftReg_row_10_2$2 and ShiftReg_row_10_2 are equivalent.
Flattening unmatched subcell swmatrix_24_by_10 in circuit top (0)(1 instance)
Flattening unmatched subcell swmatrix_24_by_10_dchain in circuit top (1)(1 instance)

Flattening instances of NO_ClkGen$1 in cell top (0) makes a better match
Flattening instances of NO_ClkGen in cell top (1) makes a better match
Flattening instances of NO_ClkGen in cell top (0) makes a better match
Flattening instances of AH_neuron$1 in cell top (0) makes a better match
Flattening instances of AH_neuron in cell top (1) makes a better match
Flattening instances of AH_neuron in cell top (0) makes a better match
Making another compare attempt.

Flattening instances of gf180mcu_fd_sc_mcu9t5v0__nand2_1$3 in cell top (0) makes a better match
Flattening instances of gf180mcu_fd_sc_mcu9t5v0__nand2_1 in cell top (1) makes a better match
Flattening instances of gf180mcu_fd_sc_mcu9t5v0__nand2_1$4 in cell top (0) makes a better match
Flattening instances of gf180mcu_fd_sc_mcu9t5v0__inv_1$5 in cell top (0) makes a better match
Flattening instances of gf180mcu_fd_sc_mcu9t5v0__inv_1 in cell top (1) makes a better match
Flattening instances of gf180mcu_fd_sc_mcu9t5v0__inv_1$8 in cell top (0) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: top                             |Circuit 2: top                             
-------------------------------------------|-------------------------------------------
pfet_05v0 (44)                             |pfet_06v0 (44)                             
nfet_05v0 (44)                             |nfet_06v0 (44)                             
nfet_03v3 (20)                             |nfet_03v3 (20)                             
pfet_03v3 (10)                             |pfet_03v3 (10)                             
cap_mim_2f0_m4m5_noshield (5)              |cap_mim_2f0fF (5)                          
schmitt_trigger (2)                        |schmitt_trigger (2)                        
TG_bootstrapped (1)                        |TG_bootstrapped (1)                        
En_clk_din (1)                             |En_clk_din (1)                             
swmatrix_row_10 (24)                       |swmatrix_row_10 (24)                       
synapse (6)                                |synapse (6)                                
LIF_comp (1)                               |LIF_comp (1)                               
ShiftReg_row_10_2$2 (1)                    |ShiftReg_row_10_2 (1)                      
Number of devices: 159                     |Number of devices: 159                     
Number of nets: 199 **Mismatch**           |Number of nets: 135 **Mismatch**           
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: top                             |Circuit 2: top                             

---------------------------------------------------------------------------------------
Net: Q[1]                                  |Net: Q[1]                                  
  synapse/m1_344_2455# = 1                 |  synapse/v_ctrl = 1                       
  ShiftReg_row_10_2$2/Q[1] = 1             |  ShiftReg_row_10_2/Q[1] = 1               
                                           |                                           
Net: Q[2]                                  |Net: Q[2]                                  
  synapse/m1_344_2455# = 1                 |  synapse/v_ctrl = 1                       
  ShiftReg_row_10_2$2/Q[2] = 1             |  ShiftReg_row_10_2/Q[2] = 1               
                                           |                                           
Net: Q[3]                                  |Net: Q[3]                                  
  synapse/m1_344_2455# = 1                 |  synapse/v_ctrl = 1                       
  ShiftReg_row_10_2$2/Q[3] = 1             |  ShiftReg_row_10_2/Q[3] = 1               
                                           |                                           
Net: Q[4]                                  |Net: Q[4]                                  
  synapse/m1_344_2455# = 1                 |  synapse/v_ctrl = 1                       
  ShiftReg_row_10_2$2/Q[4] = 1             |  ShiftReg_row_10_2/Q[4] = 1               
                                           |                                           
Net: Q[5]                                  |Net: Q[5]                                  
  synapse/m1_344_2455# = 1                 |  synapse/v_ctrl = 1                       
  ShiftReg_row_10_2$2/Q[5] = 1             |  ShiftReg_row_10_2/Q[5] = 1               
                                           |                                           
Net: Q[6]                                  |Net: Q[6]                                  
  synapse/m1_344_2455# = 1                 |  synapse/v_ctrl = 1                       
  ShiftReg_row_10_2$2/Q[6] = 1             |  ShiftReg_row_10_2/Q[6] = 1               
                                           |                                           
Net: ShiftReg_row_10_2$2_0/PHI_1           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |  swmatrix_row_10/D_out = 1                
  ShiftReg_row_10_2$2/PHI_1 = 1            |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: /swmatrix_24_by_10_0/NO_ClkGen_0/phi_ |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  pfet_05v0/2 = 1                          |  swmatrix_row_10/D_out = 1                
  nfet_05v0/2 = 1                          |  swmatrix_row_10/D_in = 1                 
  pfet_05v0/(1|3) = 1                      |                                           
  nfet_05v0/(1|3) = 1                      |                                           
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: synapse_0/v_ctrl                      |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  synapse/v_ctrl = 1                       |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: synapse_1/v_ctrl                      |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  synapse/v_ctrl = 1                       |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: synapse_2/v_ctrl                      |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  synapse/v_ctrl = 1                       |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: synapse_3/v_ctrl                      |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  synapse/v_ctrl = 1                       |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: synapse_4/v_ctrl                      |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  synapse/v_ctrl = 1                       |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: synapse_5/v_ctrl                      |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  synapse/v_ctrl = 1                       |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[1]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[1] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[2]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[2] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[3]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[3] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[4]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[4] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[5]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[5] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[6]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[6] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[7]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[7] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[8]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[8] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[9]           |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[9] = 1            |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: ShiftReg_row_10_2$2_0/gc[10]          |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  ShiftReg_row_10_2$2/gc[10] = 1           |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: swmatrix_24_by_10_dchain:17/D_out_row 
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  swmatrix_row_10/D_out = 1                
                                           |  swmatrix_row_10/D_in = 1                 
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: dummy_55                              
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  synapse/proxym1_344_2455# = 1            
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: dummy_56                              
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  synapse/proxym1_344_2455# = 1            
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: dummy_57                              
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  synapse/proxym1_344_2455# = 1            
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: dummy_58                              
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  synapse/proxym1_344_2455# = 1            
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: dummy_59                              
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  synapse/proxym1_344_2455# = 1            
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: dummy_60                              
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  synapse/proxym1_344_2455# = 1            
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: net2                                  
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  ShiftReg_row_10_2/PHI_1 = 1              
                                           |  swmatrix_row_10/PHI_1 = 24               
                                           |  nfet_06v0/(1|3) = 1                      
                                           |  pfet_06v0/(1|3) = 1                      
                                           |  nfet_06v0/2 = 1                          
                                           |  pfet_06v0/2 = 1                          
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: net7                                  
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  ShiftReg_row_10_2/gc[1] = 1              
                                           |  ShiftReg_row_10_2/gc[2] = 1              
                                           |  ShiftReg_row_10_2/gc[3] = 1              
                                           |  ShiftReg_row_10_2/gc[4] = 1              
                                           |  ShiftReg_row_10_2/gc[5] = 1              
                                           |  ShiftReg_row_10_2/gc[6] = 1              
                                           |  ShiftReg_row_10_2/gc[7] = 1              
                                           |  ShiftReg_row_10_2/gc[8] = 1              
                                           |  ShiftReg_row_10_2/gc[9] = 1              
                                           |  ShiftReg_row_10_2/gc[10] = 1             
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |Net: net6                                  
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  swmatrix_row_10/BUS[1] = 24              
                                           |  swmatrix_row_10/BUS[2] = 24              
                                           |  swmatrix_row_10/BUS[3] = 24              
                                           |  swmatrix_row_10/BUS[4] = 24              
                                           |  swmatrix_row_10/BUS[5] = 24              
                                           |  swmatrix_row_10/BUS[6] = 24              
                                           |  swmatrix_row_10/BUS[7] = 24              
                                           |  swmatrix_row_10/BUS[8] = 24              
                                           |  swmatrix_row_10/BUS[9] = 24              
                                           |  swmatrix_row_10/BUS[10] = 24             
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/d_out = 1                |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: /swmatrix_24_by_10_0/swmatrix_row_10_ |(no matching net)                          
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[1]            |(no matching net)                          
  swmatrix_row_10/BUS[1] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[2]            |(no matching net)                          
  swmatrix_row_10/BUS[2] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[3]            |(no matching net)                          
  swmatrix_row_10/BUS[3] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[4]            |(no matching net)                          
  swmatrix_row_10/BUS[4] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[5]            |(no matching net)                          
  swmatrix_row_10/BUS[5] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[6]            |(no matching net)                          
  swmatrix_row_10/BUS[6] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[7]            |(no matching net)                          
  swmatrix_row_10/BUS[7] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[8]            |(no matching net)                          
  swmatrix_row_10/BUS[8] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[9]            |(no matching net)                          
  swmatrix_row_10/BUS[9] = 24              |                                           
                                           |                                           
Net: swmatrix_24_by_10_0/BUS[10]           |(no matching net)                          
  swmatrix_row_10/BUS[10] = 24             |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: ShiftReg_row_10_2$2_0/PHI_2           |Net: net3                                  
  pfet_05v0/2 = 1                          |  ShiftReg_row_10_2/PHI_2 = 1              
  nfet_05v0/2 = 1                          |  swmatrix_row_10/PHI_2 = 24               
  pfet_05v0/(1|3) = 1                      |  nfet_06v0/(1|3) = 1                      
  nfet_05v0/(1|3) = 1                      |  pfet_06v0/(1|3) = 1                      
  swmatrix_row_10/ShiftReg_row_10_2$1_0/PH |  nfet_06v0/2 = 1                          
  ShiftReg_row_10_2$2/PHI_2 = 1            |  pfet_06v0/2 = 1                          
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vout_4                                |Net: PIN[24]                               
  swmatrix_row_10/pin = 1                  |  pfet_03v3/(1|3) = 1                      
  nfet_03v3/2 = 1                          |  nfet_03v3/(1|3) = 1                      
  cap_mim_2f0_m4m5_noshield/1 = 1          |  nfet_03v3/2 = 1                          
  pfet_03v3/(1|3) = 1                      |  cap_mim_2f0fF/1 = 1                      
  nfet_03v3/(1|3) = 1                      |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vout_0                                |Net: PIN[22]                               
  nfet_03v3/2 = 1                          |  pfet_03v3/(1|3) = 1                      
  cap_mim_2f0_m4m5_noshield/1 = 1          |  nfet_03v3/(1|3) = 1                      
  pfet_03v3/(1|3) = 1                      |  nfet_03v3/2 = 1                          
  nfet_03v3/(1|3) = 1                      |  cap_mim_2f0fF/1 = 1                      
  swmatrix_row_10/pin = 1                  |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vout_1                                |Net: PIN[20]                               
  nfet_03v3/2 = 1                          |  pfet_03v3/(1|3) = 1                      
  cap_mim_2f0_m4m5_noshield/1 = 1          |  nfet_03v3/(1|3) = 1                      
  pfet_03v3/(1|3) = 1                      |  nfet_03v3/2 = 1                          
  nfet_03v3/(1|3) = 1                      |  cap_mim_2f0fF/1 = 1                      
  swmatrix_row_10/pin = 1                  |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vout_2                                |Net: PIN[18]                               
  nfet_03v3/2 = 1                          |  pfet_03v3/(1|3) = 1                      
  cap_mim_2f0_m4m5_noshield/1 = 1          |  nfet_03v3/(1|3) = 1                      
  pfet_03v3/(1|3) = 1                      |  nfet_03v3/2 = 1                          
  nfet_03v3/(1|3) = 1                      |  cap_mim_2f0fF/1 = 1                      
  swmatrix_row_10/pin = 1                  |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vout_3                                |Net: PIN[16]                               
  nfet_03v3/2 = 1                          |  pfet_03v3/(1|3) = 1                      
  cap_mim_2f0_m4m5_noshield/1 = 1          |  nfet_03v3/(1|3) = 1                      
  pfet_03v3/(1|3) = 1                      |  nfet_03v3/2 = 1                          
  nfet_03v3/(1|3) = 1                      |  cap_mim_2f0fF/1 = 1                      
  swmatrix_row_10/pin = 1                  |  swmatrix_row_10/pin = 1                  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: /swmatrix_24_by_10_0/En_clk_din_0/dat |Net: swmatrix_24_by_10_dchain:17/Data_in   
  En_clk_din/data_in = 1                   |  En_clk_din/Data_in = 1                   
  swmatrix_row_10/ShiftReg_row_10_2$1_0/D_ |  swmatrix_row_10/D_in = 1                 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: swmatrix_24_by_10_0/D_out             |Net: net1                                  
  swmatrix_row_10/d_out = 1                |  swmatrix_row_10/D_out = 1                
  ShiftReg_row_10_2$2/D_in = 1             |  ShiftReg_row_10_2/D_in = 1               
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vin_s1                                |Net: PIN[13]                               
  swmatrix_row_10/pin = 1                  |  synapse/v_in = 1                         
  synapse/v_in = 1                         |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vin_s2                                |Net: PIN[11]                               
  swmatrix_row_10/pin = 1                  |  synapse/v_in = 1                         
  synapse/v_in = 1                         |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vin_s3                                |Net: PIN[9]                                
  swmatrix_row_10/pin = 1                  |  synapse/v_in = 1                         
  synapse/v_in = 1                         |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vin_s4                                |Net: PIN[7]                                
  swmatrix_row_10/pin = 1                  |  synapse/v_in = 1                         
  synapse/v_in = 1                         |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vin_s5                                |Net: PIN[5]                                
  swmatrix_row_10/pin = 1                  |  synapse/v_in = 1                         
  synapse/v_in = 1                         |  swmatrix_row_10/pin = 1                  
                                           |                                           
Net: vin_s0                                |Net: PIN[3]                                
  swmatrix_row_10/pin = 1                  |  synapse/v_in = 1                         
  synapse/v_in = 1                         |  swmatrix_row_10/pin = 1                  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vin_lif                               |Net: PIN[1]                                
  swmatrix_row_10/pin = 1                  |  swmatrix_row_10/pin = 1                  
  LIF_comp/vin = 1                         |  LIF_comp/vin = 1                         
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vout_lif                              |Net: PIN[2]                                
  swmatrix_row_10/pin = 1                  |  swmatrix_row_10/pin = 1                  
  LIF_comp/vout = 1                        |  LIF_comp/vout = 1                        
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: enable                                |Net: EN                                    
  En_clk_din/Enable = 1                    |  En_clk_din/enable = 1                    
  swmatrix_row_10/ShiftReg_row_10_2$1_0/EN |  swmatrix_row_10/enable = 24              
  ShiftReg_row_10_2$2/EN = 1               |  ShiftReg_row_10_2/EN = 1                 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vss                                   |Net: VSS                                   
  nfet_05v0/(1|3) = 40                     |  swmatrix_row_10/VSS = 24                 
  nfet_05v0/4 = 44                         |  nfet_06v0/4 = 44                         
  nfet_03v3/4 = 20                         |  nfet_03v3/4 = 20                         
  nfet_03v3/(1|3) = 15                     |  nfet_03v3/(1|3) = 15                     
  schmitt_trigger/vss = 2                  |  schmitt_trigger/vss = 2                  
  TG_bootstrapped/vss = 1                  |  TG_bootstrapped/vss = 1                  
  En_clk_din/vss = 1                       |  En_clk_din/VSS = 1                       
  swmatrix_row_10/VSUBS = 24               |  nfet_06v0/(1|3) = 40                     
  synapse/vss = 6                          |  synapse/vss = 6                          
  LIF_comp/vss = 1                         |  LIF_comp/vss = 1                         
  ShiftReg_row_10_2$2/VSS = 1              |  ShiftReg_row_10_2/VSS = 1                
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vdd                                   |Net: VDD                                   
  pfet_05v0/(1|3) = 44                     |  swmatrix_row_10/VDD = 24                 
  pfet_05v0/4 = 44                         |  pfet_06v0/4 = 44                         
  pfet_03v3/(1|3) = 10                     |  pfet_03v3/(1|3) = 10                     
  pfet_03v3/4 = 10                         |  pfet_03v3/4 = 10                         
  schmitt_trigger/vdd = 2                  |  schmitt_trigger/vdd = 2                  
  TG_bootstrapped/vdd = 1                  |  TG_bootstrapped/vdd = 1                  
  En_clk_din/vdd = 1                       |  En_clk_din/VDD = 1                       
  swmatrix_row_10/swmatrix_Tgate$1_9/VDD = |  pfet_06v0/(1|3) = 44                     
  synapse/vdd = 6                          |  synapse/vdd = 6                          
  LIF_comp/vdd = 1                         |  LIF_comp/vdd = 1                         
  ShiftReg_row_10_2$2/VDD = 1              |  ShiftReg_row_10_2/VDD = 1                
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: top                             |Circuit 2: top                             

---------------------------------------------------------------------------------------
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 2                                  |  pin = 2                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 2                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 2          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 2                                  |  pin = 2                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 2                                  |  pin = 2                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 2                                  |  pin = 2                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 2                                  |  pin = 2                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 2                                  |  pin = 2                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 5                                  |  pin = 5                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 5                                  |  pin = 5                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 5                                  |  pin = 5                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 5                                  |  pin = 5                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 5                                  |  pin = 2                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 2                                  |  pin = 2                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 1           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 1          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
                                           |                                           
Instance: swmatrix_24_by_10_0//swmatrix_ro |Instance: swmatrix_24_by_10_dchain:17/swma 
  pin = 2                                  |  pin = 5                                  
  BUS[1] = 24                              |  BUS[1] = 240                             
  BUS[2] = 24                              |  BUS[2] = 240                             
  BUS[3] = 24                              |  BUS[3] = 240                             
  BUS[4] = 24                              |  BUS[4] = 240                             
  BUS[5] = 24                              |  BUS[5] = 240                             
  BUS[6] = 24                              |  BUS[6] = 240                             
  BUS[7] = 24                              |  BUS[7] = 240                             
  BUS[8] = 24                              |  BUS[8] = 240                             
  BUS[9] = 24                              |  BUS[9] = 240                             
  BUS[10] = 24                             |  BUS[10] = 240                            
  d_out = 1                                |  D_out = 2                                
  ShiftReg_row_10_2$1_0/EN = 26            |  enable = 26                              
  ShiftReg_row_10_2$1_0/D_in = 2           |  D_in = 2                                 
  ShiftReg_row_10_2$1_0/PHI_2 = 29         |  PHI_2 = 29                               
  VSUBS = 155                              |  VSS = 155                                
  ShiftReg_row_10_2$1_0/PHI_1 = 5          |  PHI_1 = 29                               
  swmatrix_Tgate$1_9/VDD = 144             |  VDD = 144                                
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: top                             |Circuit 2: top                             
-------------------------------------------|-------------------------------------------
Q[6]                                       |(no pin, node is Q[2])                     
Q[5]                                       |(no pin, node is Q[3])                     
Q[2]                                       |(no pin, node is Q[4])                     
Q[1]                                       |(no pin, node is Q[5])                     
Q[4]                                       |(no pin, node is Q[6])                     
Q[3]                                       |(no pin, node is swmatrix_24_by_10_dchain: 
TG_in                                      |TG_out **Mismatch**                        
TG_out                                     |TG_in **Mismatch**                         
clk                                        |CLK                                        
d_in                                       |DATA **Mismatch**                          
vout_4                                     |PIN[24] **Mismatch**                       
vout_0                                     |PIN[22] **Mismatch**                       
vout_1                                     |PIN[20] **Mismatch**                       
vout_2                                     |PIN[18] **Mismatch**                       
vout_3                                     |PIN[16] **Mismatch**                       
VAH_bias                                   |VAH_bias                                   
i_in3                                      |PIN[15] **Mismatch**                       
i_in2                                      |PIN[17] **Mismatch**                       
i_in1                                      |PIN[19] **Mismatch**                       
i_in0                                      |PIN[21] **Mismatch**                       
i_in4                                      |PIN[23] **Mismatch**                       
Q[7]                                       |(no pin, node is Q[7])                     
vin_s1                                     |PIN[13] **Mismatch**                       
vin_s2                                     |PIN[11] **Mismatch**                       
vin_s3                                     |PIN[9] **Mismatch**                        
vin_s4                                     |PIN[7] **Mismatch**                        
vin_s5                                     |PIN[5] **Mismatch**                        
vin_s0                                     |PIN[3] **Mismatch**                        
vout_s5                                    |PIN[4] **Mismatch**                        
vout_s4                                    |PIN[6] **Mismatch**                        
vout_s3                                    |PIN[8] **Mismatch**                        
vout_s1                                    |PIN[10] **Mismatch**                       
vout_s2                                    |PIN[12] **Mismatch**                       
vout_s0                                    |PIN[14] **Mismatch**                       
vin_lif                                    |PIN[1] **Mismatch**                        
vout_lif                                   |PIN[2] **Mismatch**                        
TG_clk                                     |CLK_TG **Mismatch**                        
v_ex                                       |V_EX                                       
v_inh                                      |V_INH                                      
enable                                     |EN **Mismatch**                            
vss                                        |VSS                                        
vdd                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists for top and top altered to match.
Device classes top and top are equivalent.

Final result: Top level cell failed pin matching.
