Analysis & Synthesis report for ov7670_camera
Fri Nov 04 13:19:01 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_p4v3:auto_generated
 16. Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_1f61:auto_generated
 17. Parameter Settings for User Entity Instance: clocking:your_instance_name|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "RGB:Inst_RGB"
 23. Port Connectivity Checks: "frame_buffer:Inst_frame_buffer"
 24. Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
 25. Port Connectivity Checks: "VGA:Inst_VGA"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 04 13:19:01 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ov7670_camera                               ;
; Top-level Entity Name           ; top_level                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 211                                         ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,576,960                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; top_level          ; ov7670_camera      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                            ; Library ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/vga.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/vga.vhd                  ;         ;
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd            ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd            ;         ;
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/RGB.vhd                  ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/RGB.vhd                  ;         ;
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd    ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd    ;         ;
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd       ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd       ;         ;
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/debounce.vhd             ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/debounce.vhd             ;         ;
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd    ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd    ;         ;
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd ;         ;
; ../../../../../../Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd       ; yes             ; User VHDL File                                        ; C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd       ;         ;
; frame_buffer.vhd                                                                                                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/frame_buffer.vhd                                               ;         ;
; clocking.vhd                                                                                                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/clocking.vhd                                                   ;         ;
; altpll.tdf                                                                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                       ;         ;
; aglobal181.inc                                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                   ;         ;
; stratix_pll.inc                                                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                  ;         ;
; stratixii_pll.inc                                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                ;         ;
; cycloneii_pll.inc                                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                ;         ;
; db/clocking_altpll.v                                                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/clocking_altpll.v                                           ;         ;
; altsyncram.tdf                                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;         ;
; stratix_ram_block.inc                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;         ;
; lpm_mux.inc                                                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;         ;
; lpm_decode.inc                                                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;         ;
; a_rdenreg.inc                                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;         ;
; altrom.inc                                                                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;         ;
; altram.inc                                                                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                       ;         ;
; altdpram.inc                                                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;         ;
; db/altsyncram_p4v3.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/altsyncram_p4v3.tdf                                         ;         ;
; db/decode_tma.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/decode_tma.tdf                                              ;         ;
; db/mux_oib.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/mux_oib.tdf                                                 ;         ;
; db/altsyncram_1f61.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/altsyncram_1f61.tdf                                         ;         ;
; ov7670_camera.top_level0.rtl.mif                                                                                                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/ov7670_camera.top_level0.rtl.mif                            ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 217                                                                                                         ;
;                                             ;                                                                                                             ;
; Combinational ALUT usage for logic          ; 343                                                                                                         ;
;     -- 7 input functions                    ; 15                                                                                                          ;
;     -- 6 input functions                    ; 71                                                                                                          ;
;     -- 5 input functions                    ; 30                                                                                                          ;
;     -- 4 input functions                    ; 71                                                                                                          ;
;     -- <=3 input functions                  ; 156                                                                                                         ;
;                                             ;                                                                                                             ;
; Dedicated logic registers                   ; 211                                                                                                         ;
;                                             ;                                                                                                             ;
; I/O pins                                    ; 35                                                                                                          ;
; Total MLAB memory bits                      ; 0                                                                                                           ;
; Total block memory bits                     ; 1576960                                                                                                     ;
;                                             ;                                                                                                             ;
; Total DSP Blocks                            ; 0                                                                                                           ;
;                                             ;                                                                                                             ;
; Total PLLs                                  ; 2                                                                                                           ;
;     -- PLLs                                 ; 2                                                                                                           ;
;                                             ;                                                                                                             ;
; Maximum fan-out node                        ; clocking:your_instance_name|altpll:altpll_component|clocking_altpll:auto_generated|wire_generic_pll2_outclk ;
; Maximum fan-out                             ; 263                                                                                                         ;
; Total fan-out                               ; 7865                                                                                                        ;
; Average fan-out                             ; 9.42                                                                                                        ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Entity Name       ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |top_level                                     ; 343 (33)            ; 211 (0)                   ; 1576960           ; 0          ; 35   ; 0            ; |top_level                                                                                                                                      ; top_level         ; work         ;
;    |Address_Generator:Inst_Address_Generator|  ; 28 (28)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|Address_Generator:Inst_Address_Generator                                                                                             ; Address_Generator ; work         ;
;    |RGB:Inst_RGB|                              ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|RGB:Inst_RGB                                                                                                                         ; RGB               ; work         ;
;    |VGA:Inst_VGA|                              ; 41 (41)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|VGA:Inst_VGA                                                                                                                         ; VGA               ; work         ;
;    |clocking:your_instance_name|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|clocking:your_instance_name                                                                                                          ; clocking          ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|clocking:your_instance_name|altpll:altpll_component                                                                                  ; altpll            ; work         ;
;          |clocking_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|clocking:your_instance_name|altpll:altpll_component|clocking_altpll:auto_generated                                                   ; clocking_altpll   ; work         ;
;    |debounce:Inst_debounce|                    ; 29 (29)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|debounce:Inst_debounce                                                                                                               ; debounce          ; work         ;
;    |frame_buffer:Inst_frame_buffer|            ; 18 (0)              ; 8 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer                                                                                                       ; frame_buffer      ; work         ;
;       |altsyncram:altsyncram_component|        ; 18 (0)              ; 8 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component                                                                       ; altsyncram        ; work         ;
;          |altsyncram_p4v3:auto_generated|      ; 18 (0)              ; 8 (8)                     ; 1572864           ; 0          ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_p4v3:auto_generated                                        ; altsyncram_p4v3   ; work         ;
;             |decode_tma:decode2|               ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_p4v3:auto_generated|decode_tma:decode2                     ; decode_tma        ; work         ;
;    |ov7670_capture:Inst_ov7670_capture|        ; 30 (30)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|ov7670_capture:Inst_ov7670_capture                                                                                                   ; ov7670_capture    ; work         ;
;    |ov7670_controller:Inst_ov7670_controller|  ; 104 (1)             ; 81 (1)                    ; 4096              ; 0          ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller                                                                                             ; ov7670_controller ; work         ;
;       |i2c_sender:Inst_i2c_sender|             ; 91 (91)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender                                                                  ; i2c_sender        ; work         ;
;       |ov7670_registers:Inst_ov7670_registers| ; 12 (12)             ; 8 (8)                     ; 4096              ; 0          ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers                                                      ; ov7670_registers  ; work         ;
;          |altsyncram:Mux0_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                ; altsyncram        ; work         ;
;             |altsyncram_1f61:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_1f61:auto_generated ; altsyncram_1f61   ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+
; Name                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+
; frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_p4v3:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 131072       ; 12           ; 131072       ; 12           ; 1572864 ; None                             ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_1f61:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; ov7670_camera.top_level0.rtl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top_level|frame_buffer:Inst_frame_buffer ; frame_buffer.vhd ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |top_level|clocking:your_instance_name    ; clocking.vhd     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                                                         ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[0] ; Stuck at VCC due to stuck port data_in                                                     ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1] ; Merged with ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0] ;
; Total Number of Removed Registers = 2                                          ;                                                                                            ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 211   ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                              ;
+---------------------------------------------------------------------------------+---------+
; Inverted Register                                                               ; Fan out ;
+---------------------------------------------------------------------------------+---------+
; VGA:Inst_VGA|Vcnt[3]                                                            ; 6       ;
; VGA:Inst_VGA|Vcnt[9]                                                            ; 6       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; 2       ;
; Total number of inverted registers = 33                                         ;         ;
+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Register Name                                                                               ; Megafunction                                                                               ; Type ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg[0..15] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0 ; ROM  ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_level|ov7670_capture:Inst_ov7670_capture|href_last[2]                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |top_level|Address_Generator:Inst_Address_Generator|val[13]                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_level|VGA:Inst_VGA|activeArea                                                         ;
; 17:1               ; 12 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |top_level|RGB:Inst_RGB|G[4]                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_p4v3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_1f61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocking:your_instance_name|altpll:altpll_component ;
+-------------------------------+----------------------------+-------------------------------------+
; Parameter Name                ; Value                      ; Type                                ;
+-------------------------------+----------------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                             ;
; PLL_TYPE                      ; AUTO                       ; Untyped                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clocking ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                             ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                             ;
; LOCK_HIGH                     ; 1                          ; Untyped                             ;
; LOCK_LOW                      ; 1                          ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                             ;
; SKIP_VCO                      ; OFF                        ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                             ;
; BANDWIDTH                     ; 0                          ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                             ;
; DOWN_SPREAD                   ; 0                          ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                             ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer                      ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                             ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer                      ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                             ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                      ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                             ;
; DPA_DIVIDER                   ; 0                          ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                             ;
; VCO_MIN                       ; 0                          ; Untyped                             ;
; VCO_MAX                       ; 0                          ; Untyped                             ;
; VCO_CENTER                    ; 0                          ; Untyped                             ;
; PFD_MIN                       ; 0                          ; Untyped                             ;
; PFD_MAX                       ; 0                          ; Untyped                             ;
; M_INITIAL                     ; 0                          ; Untyped                             ;
; M                             ; 0                          ; Untyped                             ;
; N                             ; 1                          ; Untyped                             ;
; M2                            ; 1                          ; Untyped                             ;
; N2                            ; 1                          ; Untyped                             ;
; SS                            ; 1                          ; Untyped                             ;
; C0_HIGH                       ; 0                          ; Untyped                             ;
; C1_HIGH                       ; 0                          ; Untyped                             ;
; C2_HIGH                       ; 0                          ; Untyped                             ;
; C3_HIGH                       ; 0                          ; Untyped                             ;
; C4_HIGH                       ; 0                          ; Untyped                             ;
; C5_HIGH                       ; 0                          ; Untyped                             ;
; C6_HIGH                       ; 0                          ; Untyped                             ;
; C7_HIGH                       ; 0                          ; Untyped                             ;
; C8_HIGH                       ; 0                          ; Untyped                             ;
; C9_HIGH                       ; 0                          ; Untyped                             ;
; C0_LOW                        ; 0                          ; Untyped                             ;
; C1_LOW                        ; 0                          ; Untyped                             ;
; C2_LOW                        ; 0                          ; Untyped                             ;
; C3_LOW                        ; 0                          ; Untyped                             ;
; C4_LOW                        ; 0                          ; Untyped                             ;
; C5_LOW                        ; 0                          ; Untyped                             ;
; C6_LOW                        ; 0                          ; Untyped                             ;
; C7_LOW                        ; 0                          ; Untyped                             ;
; C8_LOW                        ; 0                          ; Untyped                             ;
; C9_LOW                        ; 0                          ; Untyped                             ;
; C0_INITIAL                    ; 0                          ; Untyped                             ;
; C1_INITIAL                    ; 0                          ; Untyped                             ;
; C2_INITIAL                    ; 0                          ; Untyped                             ;
; C3_INITIAL                    ; 0                          ; Untyped                             ;
; C4_INITIAL                    ; 0                          ; Untyped                             ;
; C5_INITIAL                    ; 0                          ; Untyped                             ;
; C6_INITIAL                    ; 0                          ; Untyped                             ;
; C7_INITIAL                    ; 0                          ; Untyped                             ;
; C8_INITIAL                    ; 0                          ; Untyped                             ;
; C9_INITIAL                    ; 0                          ; Untyped                             ;
; C0_MODE                       ; BYPASS                     ; Untyped                             ;
; C1_MODE                       ; BYPASS                     ; Untyped                             ;
; C2_MODE                       ; BYPASS                     ; Untyped                             ;
; C3_MODE                       ; BYPASS                     ; Untyped                             ;
; C4_MODE                       ; BYPASS                     ; Untyped                             ;
; C5_MODE                       ; BYPASS                     ; Untyped                             ;
; C6_MODE                       ; BYPASS                     ; Untyped                             ;
; C7_MODE                       ; BYPASS                     ; Untyped                             ;
; C8_MODE                       ; BYPASS                     ; Untyped                             ;
; C9_MODE                       ; BYPASS                     ; Untyped                             ;
; C0_PH                         ; 0                          ; Untyped                             ;
; C1_PH                         ; 0                          ; Untyped                             ;
; C2_PH                         ; 0                          ; Untyped                             ;
; C3_PH                         ; 0                          ; Untyped                             ;
; C4_PH                         ; 0                          ; Untyped                             ;
; C5_PH                         ; 0                          ; Untyped                             ;
; C6_PH                         ; 0                          ; Untyped                             ;
; C7_PH                         ; 0                          ; Untyped                             ;
; C8_PH                         ; 0                          ; Untyped                             ;
; C9_PH                         ; 0                          ; Untyped                             ;
; L0_HIGH                       ; 1                          ; Untyped                             ;
; L1_HIGH                       ; 1                          ; Untyped                             ;
; G0_HIGH                       ; 1                          ; Untyped                             ;
; G1_HIGH                       ; 1                          ; Untyped                             ;
; G2_HIGH                       ; 1                          ; Untyped                             ;
; G3_HIGH                       ; 1                          ; Untyped                             ;
; E0_HIGH                       ; 1                          ; Untyped                             ;
; E1_HIGH                       ; 1                          ; Untyped                             ;
; E2_HIGH                       ; 1                          ; Untyped                             ;
; E3_HIGH                       ; 1                          ; Untyped                             ;
; L0_LOW                        ; 1                          ; Untyped                             ;
; L1_LOW                        ; 1                          ; Untyped                             ;
; G0_LOW                        ; 1                          ; Untyped                             ;
; G1_LOW                        ; 1                          ; Untyped                             ;
; G2_LOW                        ; 1                          ; Untyped                             ;
; G3_LOW                        ; 1                          ; Untyped                             ;
; E0_LOW                        ; 1                          ; Untyped                             ;
; E1_LOW                        ; 1                          ; Untyped                             ;
; E2_LOW                        ; 1                          ; Untyped                             ;
; E3_LOW                        ; 1                          ; Untyped                             ;
; L0_INITIAL                    ; 1                          ; Untyped                             ;
; L1_INITIAL                    ; 1                          ; Untyped                             ;
; G0_INITIAL                    ; 1                          ; Untyped                             ;
; G1_INITIAL                    ; 1                          ; Untyped                             ;
; G2_INITIAL                    ; 1                          ; Untyped                             ;
; G3_INITIAL                    ; 1                          ; Untyped                             ;
; E0_INITIAL                    ; 1                          ; Untyped                             ;
; E1_INITIAL                    ; 1                          ; Untyped                             ;
; E2_INITIAL                    ; 1                          ; Untyped                             ;
; E3_INITIAL                    ; 1                          ; Untyped                             ;
; L0_MODE                       ; BYPASS                     ; Untyped                             ;
; L1_MODE                       ; BYPASS                     ; Untyped                             ;
; G0_MODE                       ; BYPASS                     ; Untyped                             ;
; G1_MODE                       ; BYPASS                     ; Untyped                             ;
; G2_MODE                       ; BYPASS                     ; Untyped                             ;
; G3_MODE                       ; BYPASS                     ; Untyped                             ;
; E0_MODE                       ; BYPASS                     ; Untyped                             ;
; E1_MODE                       ; BYPASS                     ; Untyped                             ;
; E2_MODE                       ; BYPASS                     ; Untyped                             ;
; E3_MODE                       ; BYPASS                     ; Untyped                             ;
; L0_PH                         ; 0                          ; Untyped                             ;
; L1_PH                         ; 0                          ; Untyped                             ;
; G0_PH                         ; 0                          ; Untyped                             ;
; G1_PH                         ; 0                          ; Untyped                             ;
; G2_PH                         ; 0                          ; Untyped                             ;
; G3_PH                         ; 0                          ; Untyped                             ;
; E0_PH                         ; 0                          ; Untyped                             ;
; E1_PH                         ; 0                          ; Untyped                             ;
; E2_PH                         ; 0                          ; Untyped                             ;
; E3_PH                         ; 0                          ; Untyped                             ;
; M_PH                          ; 0                          ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                             ;
; CLK0_COUNTER                  ; G0                         ; Untyped                             ;
; CLK1_COUNTER                  ; G0                         ; Untyped                             ;
; CLK2_COUNTER                  ; G0                         ; Untyped                             ;
; CLK3_COUNTER                  ; G0                         ; Untyped                             ;
; CLK4_COUNTER                  ; G0                         ; Untyped                             ;
; CLK5_COUNTER                  ; G0                         ; Untyped                             ;
; CLK6_COUNTER                  ; E0                         ; Untyped                             ;
; CLK7_COUNTER                  ; E1                         ; Untyped                             ;
; CLK8_COUNTER                  ; E2                         ; Untyped                             ;
; CLK9_COUNTER                  ; E3                         ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                             ;
; M_TIME_DELAY                  ; 0                          ; Untyped                             ;
; N_TIME_DELAY                  ; 0                          ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                             ;
; VCO_POST_SCALE                ; 0                          ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                             ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                             ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                             ;
; CBXI_PARAMETER                ; clocking_altpll            ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                             ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone V                  ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                      ;
+-------------------------------+----------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 12                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 131072               ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 12                   ; Signed Integer                                  ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 131072               ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_p4v3      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                           ;
+------------------------------------+----------------------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                                                        ;
; WIDTH_A                            ; 16                               ; Untyped                                                                        ;
; WIDTHAD_A                          ; 8                                ; Untyped                                                                        ;
; NUMWORDS_A                         ; 256                              ; Untyped                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                        ;
; WIDTH_B                            ; 1                                ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                        ;
; INIT_FILE                          ; ov7670_camera.top_level0.rtl.mif ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1f61                  ; Untyped                                                                        ;
+------------------------------------+----------------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 1                                                   ;
; Entity Instance               ; clocking:your_instance_name|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                  ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                     ;
; Entity Instance                           ; frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                             ;
;     -- WIDTH_A                            ; 12                                                                                                    ;
;     -- NUMWORDS_A                         ; 131072                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 12                                                                                                    ;
;     -- NUMWORDS_B                         ; 131072                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
; Entity Instance                           ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGB:Inst_RGB"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; r[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_buffer:Inst_frame_buffer"                     ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; wren ; Input ; Info     ; Connecting a non-array bit to a single-element array ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                                      ;
; id[7]    ; Input ; Info     ; Stuck at GND                                                      ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[0]    ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:Inst_VGA"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; nblank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clkout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nsync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 211                         ;
;     ENA               ; 64                          ;
;     ENA SCLR          ; 27                          ;
;     SCLR              ; 66                          ;
;     SLD               ; 1                           ;
;     plain             ; 53                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 345                         ;
;     arith             ; 98                          ;
;         1 data inputs ; 96                          ;
;         2 data inputs ; 2                           ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 232                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 25                          ;
;         4 data inputs ; 71                          ;
;         5 data inputs ; 30                          ;
;         6 data inputs ; 71                          ;
; boundary_port         ; 35                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 3.30                        ;
; Average LUT depth     ; 1.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 04 13:18:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov7670_camera -c ov7670_camera
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/vga.vhd
    Info (12022): Found design unit 1: VGA-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/vga.vhd Line: 21
    Info (12023): Found entity 1: VGA File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/vga.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd
    Info (12022): Found design unit 1: top_level-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 36
    Info (12023): Found entity 1: top_level File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/rgb.vhd
    Info (12022): Found design unit 1: RGB-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/RGB.vhd Line: 15
    Info (12023): Found entity 1: RGB File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/RGB.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd Line: 23
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd Line: 29
    Info (12023): Found entity 1: ov7670_capture File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/debounce.vhd Line: 17
    Info (12023): Found entity 1: debounce File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/debounce.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/address_generator.vhd
    Info (12022): Found design unit 1: Address_Generator-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd Line: 16
    Info (12023): Found entity 1: Address_Generator File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/address_Generator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd Line: 20
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/usuario/downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd Line: 22
    Info (12023): Found entity 1: i2c_sender File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/basys3_ov7670/i2c_sender.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file frame_buffer.vhd
    Info (12022): Found design unit 1: frame_buffer-SYN File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/frame_buffer.vhd Line: 56
    Info (12023): Found entity 1: frame_buffer File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/frame_buffer.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file clocking.vhd
    Info (12022): Found design unit 1: clocking-SYN File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/clocking.vhd Line: 52
    Info (12023): Found entity 1: clocking File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/clocking.vhd Line: 42
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(145): object "nBlank" assigned a value but never read File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(147): object "nSync" assigned a value but never read File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 147
Info (12128): Elaborating entity "clocking" for hierarchy "clocking:your_instance_name" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 168
Info (12128): Elaborating entity "altpll" for hierarchy "clocking:your_instance_name|altpll:altpll_component" File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/clocking.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "clocking:your_instance_name|altpll:altpll_component" File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/clocking.vhd Line: 141
Info (12133): Instantiated megafunction "clocking:your_instance_name|altpll:altpll_component" with the following parameter: File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/clocking.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clocking"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clocking_altpll.v
    Info (12023): Found entity 1: clocking_altpll File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/clocking_altpll.v Line: 29
Info (12128): Elaborating entity "clocking_altpll" for hierarchy "clocking:your_instance_name|altpll:altpll_component|clocking_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:Inst_VGA" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 178
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:Inst_debounce" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 190
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:Inst_ov7670_controller" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 196
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd Line: 58
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_controller.vhd Line: 73
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:Inst_frame_buffer" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 218
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component" File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/frame_buffer.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component" File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/frame_buffer.vhd Line: 63
Info (12133): Instantiated megafunction "frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/frame_buffer.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "numwords_b" = "131072"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p4v3.tdf
    Info (12023): Found entity 1: altsyncram_p4v3 File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/altsyncram_p4v3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_p4v3" for hierarchy "frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_p4v3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/decode_tma.tdf Line: 22
Info (12128): Elaborating entity "decode_tma" for hierarchy "frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_p4v3:auto_generated|decode_tma:decode2" File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/altsyncram_p4v3.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oib.tdf
    Info (12023): Found entity 1: mux_oib File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/mux_oib.tdf Line: 22
Info (12128): Elaborating entity "mux_oib" for hierarchy "frame_buffer:Inst_frame_buffer|altsyncram:altsyncram_component|altsyncram_p4v3:auto_generated|mux_oib:mux3" File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/altsyncram_p4v3.tdf Line: 45
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:Inst_ov7670_capture" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 229
Info (12128): Elaborating entity "RGB" for hierarchy "RGB:Inst_RGB" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 241
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:Inst_Address_Generator" File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 249
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to ov7670_camera.top_level0.rtl.mif
Info (12130): Elaborated megafunction instantiation "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "ov7670_camera.top_level0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1f61.tdf
    Info (12023): Found entity 1: altsyncram_1f61 File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/altsyncram_1f61.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 31
    Warning (13410): Pin "ov7670_reset" is stuck at VCC File: C:/Users/Usuario/Downloads/basys3_ov7670_v1/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/top_level.vhd Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance clocking:your_instance_name|altpll:altpll_component|clocking_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/clocking_altpll.v Line: 61
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance clocking:your_instance_name|altpll:altpll_component|clocking_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Usuario/Desktop/Nixon/hardware_dev/FPGA/proyectos/ov7670_camera/db/clocking_altpll.v Line: 75
    Info: Must be connected
Info (21057): Implemented 619 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 374 logic cells
    Info (21064): Implemented 208 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Fri Nov 04 13:19:01 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:24


