I 000047 55 1200          1507834725516 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834725517 2017.10.12 19:58:45)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 66616066333037706467253d326067603561636067)
	(_ent
		(_time 1507834725514)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1200          1507834756470 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834756471 2017.10.12 19:59:16)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4f404e4d4a191e594d4e0c141b494e491c484a494e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1200          1507834773355 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834773356 2017.10.12 19:59:33)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3a68393f386c6b2c383b79616e3c3b3c693d3f3c3b)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1200          1507834781086 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834781087 2017.10.12 19:59:41)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 70207171232621667271332b247671762377757671)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1200          1507834790821 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834790822 2017.10.12 19:59:50)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 77707076232126617576342c237176712470727176)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1200          1507834799667 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834799668 2017.10.12 19:59:59)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 02070a045354531400034159560403045105070403)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1200          1507834811468 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834811469 2017.10.12 20:00:11)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 27272123737176312526647c732126217420222126)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1433          1507834811516 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834811517 2017.10.12 20:00:11)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 56575555060002415355100d075152500051565152)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834829561 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834829562 2017.10.12 20:00:29)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c5929090939394d3c7c4869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1433          1507834829610 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834829611 2017.10.12 20:00:29)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 04525502565250130107425f550300025203040300)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834838829 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834838830 2017.10.12 20:00:38)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 06540500535057100407455d520007005501030007)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1433          1507834838876 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834838877 2017.10.12 20:00:38)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 35663330666361223036736e643231336332353231)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834866878 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834866879 2017.10.12 20:01:06)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9590c29ac3c3c4839794d6cec1939493c692909394)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1433          1507834866927 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834866928 2017.10.12 20:01:06)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code c4c09691969290d3c1c7829f95c3c0c292c3c4c3c0)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834882530 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834882531 2017.10.12 20:01:22)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code aeaffcf9a8f8ffb8acafedf5faa8afa8fda9aba8af)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1433          1507834882587 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834882588 2017.10.12 20:01:22)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code ececbbbfe9bab8fbe9efaab7bdebe8eabaebecebe8)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834893557 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834893558 2017.10.12 20:01:33)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c592c390939394d3c7c4869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1433          1507834893607 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834893608 2017.10.12 20:01:33)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f4a2f7a4a6a2a0e3f1f7b2afa5f3f0f2a2f3f4f3f0)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834899553 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834899554 2017.10.12 20:01:39)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 35616230636364233734766e613334336632303334)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507834899600 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507834899601 2017.10.12 20:01:39)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 64306664653364723137713e616230626162306230)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1433          1507834899642 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834899643 2017.10.12 20:01:39)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 93c6c19cc6c5c7849690d5c8c2949795c594939497)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834903247 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834903248 2017.10.12 20:01:43)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9dc8c8929acbcc8b9f9cdec6c99b9c9bce9a989b9c)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507834903291 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507834903292 2017.10.12 20:01:43)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code cb9ecb9e9c9ccbdd9e98de91cecd9fcdcecd9fcd9f)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1433          1507834903335 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834903336 2017.10.12 20:01:43)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code faaeaaaafdacaeedfff9bca1abfdfefcacfdfafdfe)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834905631 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834905632 2017.10.12 20:01:45)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code f3a1f4a3a3a5a2e5f1f2b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507834905676 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507834905677 2017.10.12 20:01:45)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 227071262575223477713778272476242724762476)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1433          1507834905717 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834905718 2017.10.12 20:01:45)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 41124243161715564442071a104645471746414645)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507834944286 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507834944287 2017.10.12 20:02:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code f3f3a6a3a3a5a2e5f1f2b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507834944329 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507834944330 2017.10.12 20:02:24)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 222223262575223477713778272476242724762476)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1433          1507834944372 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507834944373 2017.10.12 20:02:24)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 424313401614165547410419134546441445424546)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 20(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 21(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int alumem -1 0 15(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 16(_arch(_uni))))
		(_sig (_int memen -1 0 17(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1200          1507835098008 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507835098009 2017.10.12 20:04:58)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6a3f6d6a683c3b7c686b29313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507835098206 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507835098207 2017.10.12 20:04:58)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 35606630356235236066206f303361333033613361)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507835098248 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507835098249 2017.10.12 20:04:58)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 55015656060301425057130e045251530352555251)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1276          1507835651867 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507835651868 2017.10.12 20:14:11)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code eeebe6bde8b8bff8ece1adb5bae8efe8bde9ebe8ef)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507835651916 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507835651917 2017.10.12 20:14:11)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1c19191b4a4b1c0a494f0946191a481a191a481a48)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507835651960 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507835651961 2017.10.12 20:14:11)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 4b4f1e494f1d1f5c4e490d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1276          1507837711367 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837711368 2017.10.12 20:48:31)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code da8ddd88d88c8bccd8d599818edcdbdc89dddfdcdb)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837712101 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837712102 2017.10.12 20:48:32)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b8efe5ecb5efb8aeedebade2bdbeecbebdbeecbeec)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837712527 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837712528 2017.10.12 20:48:32)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 5e08085d5d080a495b5c18050f595a5808595e595a)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1023          1507837712533 sample
(_unit VHDL (mem 0 6(sample 1 12))
	(_version vd0)
	(_time 1507837712534 2017.10.12 20:48:32)
	(_source (\./../src/mem.vhd\(\./../src/IR.vhd\)))
	(_parameters tan)
	(_code 6d3a6b6d3c3a6d7b38687837686b396b686b396b39)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 2 1 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000047 55 1276          1507837722606 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837722607 2017.10.12 20:48:42)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code bceebfe8bceaedaabeb3ffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837722656 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837722657 2017.10.12 20:48:42)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code ebb9bdb8bcbcebfdbeb8feb1eeedbfedeeedbfedbf)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837722701 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837722702 2017.10.12 20:48:42)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 1a491d1d1d4c4e0d1f185c414b1d1e1c4c1d1a1d1e)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1023          1507837722706 sample
(_unit VHDL (mem 0 6(sample 1 12))
	(_version vd0)
	(_time 1507837722707 2017.10.12 20:48:42)
	(_source (\./../src/mem.vhd\(\./../src/IR.vhd\)))
	(_parameters tan)
	(_code 297b7e2d257e293f7c2c3c732c2f7d2f2c2f7d2f7d)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 2 1 13(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000047 55 2589          1507837722712 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837722713 2017.10.12 20:48:42)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 297a282d767e293e2a2d6f732c2e2b2f7f2f7d2e2b)
	(_ent
		(_time 1507837722710)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837788209 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837788210 2017.10.12 20:49:48)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0557070353535413070a465e510304035602000304)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837788254 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837788255 2017.10.12 20:49:48)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 34666331356334226167216e313260323132603260)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837788296 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837788297 2017.10.12 20:49:48)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 530054500605074456511508025457550554535457)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1126          1507837788301 sample
(_unit VHDL (mem 0 6(sample 1 12))
	(_version vd0)
	(_time 1507837788302 2017.10.12 20:49:48)
	(_source (\./../src/mem.vhd\(\./../src/IR.vhd\)))
	(_parameters tan)
	(_code 633134636534637536667639666537656665376537)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 2 1 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment (_trgt(7))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507837788342 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837788343 2017.10.12 20:49:48)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 82d1838cd6d582958186c4d887858084d484d68580)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837844132 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837844133 2017.10.12 20:50:44)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 77202276232126617578342c237176712470727176)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837844173 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837844174 2017.10.12 20:50:44)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code a6f1a6f1a5f1a6b0f3f5b3fca3a0f2a0a3a0f2a0f2)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837844211 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837844212 2017.10.12 20:50:44)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code c5939590969391d2c0c7839e94c2c1c393c2c5c2c1)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1126          1507837844217 sample
(_unit VHDL (mem 0 6(sample 1 12))
	(_version vd0)
	(_time 1507837844218 2017.10.12 20:50:44)
	(_source (\./../src/mem.vhd\(\./../src/IR.vhd\)))
	(_parameters tan)
	(_code c592c590c592c5d390c0d09fc0c391c3c0c391c391)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 2 1 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment (_trgt(7))(_sens(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507837844258 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837844259 2017.10.12 20:50:44)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code f4a2a2a4a6a3f4e3f7f0b2aef1f3f6f2a2f2a0f3f6)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837855689 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837855690 2017.10.12 20:50:55)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a2f0f2f5f3f4f3b4a0ade1f9f6a4a3a4f1a5a7a4a3)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837855733 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837855734 2017.10.12 20:50:55)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c193c494c596c1d79492d49bc4c795c7c4c795c795)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837855773 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837855774 2017.10.12 20:50:55)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f0a3a5a0a6a6a4e7f5f2b6aba1f7f4f6a6f7f0f7f4)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507837855781 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837855782 2017.10.12 20:50:55)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code f0a3a3a0a6a7f0e7f3f4b6aaf5f7f2f6a6f6a4f7f2)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837885862 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837885863 2017.10.12 20:51:25)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7e7d7f7f78282f687c713d252a787f782d797b787f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837885905 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837885906 2017.10.12 20:51:25)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 9d9ec992ccca9d8bc8ce88c7989bc99b989bc99bc9)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837885946 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837885947 2017.10.12 20:51:25)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code cccec899c99a98dbc9ce8a979dcbc8ca9acbcccbc8)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507837885954 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837885955 2017.10.12 20:51:25)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code dbd9d989df8cdbccd8df9d81dedcd9dd8ddd8fdcd9)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837908106 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837908107 2017.10.12 20:51:48)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 580f5e5b030e094e5a571b030c5e595e0b5f5d5e59)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837908148 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837908149 2017.10.12 20:51:48)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 87d0d48985d08791d2d492dd8281d3818281d381d3)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837908187 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837908188 2017.10.12 20:51:48)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code a6f0a5f1f6f0f2b1a3a4e0fdf7a1a2a0f0a1a6a1a2)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507837908195 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837908196 2017.10.12 20:51:48)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b6e0b3e2e6e1b6a1b5b2f0ecb3b1b4b0e0b0e2b1b4)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837921830 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837921831 2017.10.12 20:52:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code feacacaef8a8afe8fcf1bda5aaf8fff8adf9fbf8ff)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837921871 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837921872 2017.10.12 20:52:01)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1e4c1e194e491e084b4d0b441b184a181b184a184a)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837921910 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837921911 2017.10.12 20:52:01)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 4c1f1c4e491a185b494e0a171d4b484a1a4b4c4b48)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507837921918 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837921919 2017.10.12 20:52:01)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 4c1f1a4e491b4c5b4f480a16494b4e4a1a4a184b4e)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837933108 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837933109 2017.10.12 20:52:13)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0006080653565116020f435b540601065307050601)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837933151 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837933152 2017.10.12 20:52:13)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2f29722b7c782f397a7c3a752a297b292a297b297b)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837933190 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837933191 2017.10.12 20:52:13)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 5e59535d5d080a495b5c18050f595a5808595e595a)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507837933198 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837933199 2017.10.12 20:52:13)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 5e59555d5d095e495d5a18045b595c5808580a595c)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837939186 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837939187 2017.10.12 20:52:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code bebabfeab8e8efa8bcb1fde5eab8bfb8edb9bbb8bf)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837939227 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837939228 2017.10.12 20:52:19)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code ede9b9bebcbaedfbb8bef8b7e8ebb9ebe8ebb9ebb9)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837939393 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837939394 2017.10.12 20:52:19)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 999c9c96c6cfcd8e9c9bdfc2c89e9d9fcf9e999e9d)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507837939417 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837939418 2017.10.12 20:52:19)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code a8adabfff6ffa8bfabaceef2adafaaaefeaefcafaa)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507837983728 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507837983729 2017.10.12 20:53:03)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c1949594939790d7c3ce829a95c7c0c792c6c4c7c0)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507837983771 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507837983772 2017.10.12 20:53:03)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code f0a5f1a0f5a7f0e6a5a3e5aaf5f6a4f6f5f6a4f6a4)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507837983810 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507837983811 2017.10.12 20:53:03)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 0f5b5d090f595b180a0d49545e080b0959080f080b)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507837983817 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507837983818 2017.10.12 20:53:03)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 1f4b4b181f481f081c1b59451a181d1949194b181d)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838027181 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838027182 2017.10.12 20:53:47)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7e7f777f78282f687c713d252a787f782d797b787f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838027236 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838027237 2017.10.12 20:53:47)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code bdbce1e9eceabdabe8eea8e7b8bbe9bbb8bbe9bbe9)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838027275 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838027276 2017.10.12 20:53:47)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code dcdcd08ed98a88cbd9de9a878ddbd8da8adbdcdbd8)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507838027283 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838027284 2017.10.12 20:53:47)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code ebebe1b8efbcebfce8efadb1eeece9edbdedbfece9)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838028566 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838028567 2017.10.12 20:53:48)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code edecb8beeabbbcfbefe2aeb6b9ebecebbeeae8ebec)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838028608 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838028609 2017.10.12 20:53:48)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 0c0d0d0a5a5b0c1a595f1956090a580a090a580a58)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838028645 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838028646 2017.10.12 20:53:48)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 3b3b6a3e3f6d6f2c3e397d606a3c3f3d6d3c3b3c3f)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507838028653 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838028654 2017.10.12 20:53:48)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 3b3b6c3e3f6c3b2c383f7d613e3c393d6d3d6f3c39)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838042763 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838042764 2017.10.12 20:54:02)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 580c5c5b030e094e5a571b030c5e595e0b5f5d5e59)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838042808 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838042809 2017.10.12 20:54:02)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 87d3d68985d08791d2d492dd8281d3818281d381d3)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838042847 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838042848 2017.10.12 20:54:02)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code b6e3b7e2e6e0e2a1b3b4f0ede7b1b2b0e0b1b6b1b2)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507838042855 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838042856 2017.10.12 20:54:02)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b6e3b1e2e6e1b6a1b5b2f0ecb3b1b4b0e0b0e2b1b4)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838048941 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838048942 2017.10.12 20:54:08)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 84d1d18ad3d2d592868bc7dfd0828582d783818285)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838048982 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838048983 2017.10.12 20:54:08)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code a3f6a3f4a5f4a3b5f6f0b6f9a6a5f7a5a6a5f7a5f7)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838049024 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838049025 2017.10.12 20:54:09)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d2868280868486c5d7d0948983d5d6d484d5d2d5d6)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507838049032 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838049033 2017.10.12 20:54:09)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d28684808685d2c5d1d69488d7d5d0d484d486d5d0)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838060465 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838060466 2017.10.12 20:54:20)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7f2f2f7e7a292e697d703c242b797e792c787a797e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838060507 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838060508 2017.10.12 20:54:20)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code aefeabf9fef9aeb8fbfdbbf4aba8faa8aba8faa8fa)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838060546 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838060547 2017.10.12 20:54:20)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code cd9c9898cf9b99dac8cf8b969ccac9cb9bcacdcac9)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 537           1507838060552 sample
(_unit VHDL (ir 0 6(sample 0 9))
	(_version vd0)
	(_time 1507838060553 2017.10.12 20:54:20)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code dd8d858e8b8a80cadf88c4868edbd4dadfdbd4dadf)
	(_ent
		(_time 1507838060550)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 0 0 10(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000047 55 2589          1507838060558 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838060559 2017.10.12 20:54:20)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code dd8c8e8fdf8addcaded99b87d8dadfdb8bdb89dadf)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838069521 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838069522 2017.10.12 20:54:29)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e6e1b3b5b3b0b7f0e4e9a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838069563 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838069564 2017.10.12 20:54:29)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 05020403055205135056105f000351030003510351)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838069601 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838069602 2017.10.12 20:54:29)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 34326531666260233136726f653330326233343330)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 538           1507838069607 sample
(_unit VHDL (ir 0 6(sample 0 10))
	(_version vd0)
	(_time 1507838069608 2017.10.12 20:54:29)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 343368303263692336612d6f67323d3336323d3336)
	(_ent
		(_time 1507838060549)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 0 0 11(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000047 55 2589          1507838069613 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838069614 2017.10.12 20:54:29)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 44421346161344534740021e414346421242104346)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838119429 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838119430 2017.10.12 20:55:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d88bd98a838e89cedad79b838cded9de8bdfddded9)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838119472 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838119473 2017.10.12 20:55:19)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 07545201055007115254125d020153010201530153)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838119511 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838119512 2017.10.12 20:55:19)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 26742322767072312324607d772122207021262122)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 662           1507838119517 sample
(_unit VHDL (ir 0 6(sample 0 10))
	(_version vd0)
	(_time 1507838119518 2017.10.12 20:55:19)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 26752e2322717b3124743f7d75202f2124202f2124)
	(_ent
		(_time 1507838119515)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 1 0 11(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000047 55 2589          1507838119523 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838119524 2017.10.12 20:55:19)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 36643533666136213532706c333134306030623134)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838168778 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838168779 2017.10.12 20:56:08)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 98cf9897c3cec98e9a97dbc3cc9e999ecb9f9d9e99)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838168957 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838168958 2017.10.12 20:56:08)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 530405505504534506004609565507555655075507)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838169014 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838169015 2017.10.12 20:56:09)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 82d4848cd6d4d6958780c4d9d3858684d485828586)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 662           1507838169019 sample
(_unit VHDL (ir 0 6(sample 0 10))
	(_version vd0)
	(_time 1507838169020 2017.10.12 20:56:09)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 92c5999c92c5cf8590c08bc9c1949b9590949b9590)
	(_ent
		(_time 1507838119514)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 1 0 11(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000047 55 2589          1507838169025 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838169026 2017.10.12 20:56:09)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 92c4929dc6c592859196d4c897959094c494c69590)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838177469 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838177470 2017.10.12 20:56:17)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 97c29598c3c1c6819598d4ccc3919691c490929196)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838177511 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838177512 2017.10.12 20:56:17)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b6e3e1e2b5e1b6a0e3e5a3ecb3b0e2b0b3b0e2b0e2)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838177551 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838177552 2017.10.12 20:56:17)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code e5b1e2b6b6b3b1f2e0e7a3beb4e2e1e3b3e2e5e2e1)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 912           1507838177557 sample
(_unit VHDL (ir 0 6(sample 0 10))
	(_version vd0)
	(_time 1507838177558 2017.10.12 20:56:17)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code e5b0efb7e2b2b8f2e7b7fcbeb6e3ece2e7e3ece2e7)
	(_ent
		(_time 1507838177555)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 3 0 11(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000047 55 2589          1507838177563 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838177564 2017.10.12 20:56:17)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e5b1e4b6b6b2e5f2e6e1a3bfe0e2e7e3b3e3b1e2e7)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838278179 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838278180 2017.10.12 20:57:58)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code f6f4a4a6a3a0a7e0f4f9b5ada2f0f7f0a5f1f3f0f7)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838278221 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838278222 2017.10.12 20:57:58)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 25272521257225337076307f202371232023712371)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838278393 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838278394 2017.10.12 20:57:58)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d1d28183868785c6d4d3978a80d6d5d787d6d1d6d5)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 952           1507838278399 sample
(_unit VHDL (ir 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838278400 2017.10.12 20:57:58)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code d1d38c82d2868cc6d382c88a82d7d8d6d3d7d8d6d3)
	(_ent
		(_time 1507838278397)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 3 0 12(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
)
I 000047 55 2589          1507838278405 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838278406 2017.10.12 20:57:58)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d1d287838686d1c6d2d5978bd4d6d3d787d785d6d3)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838460551 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838460552 2017.10.12 21:01:00)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5d5a595e5a0b0c4b5f521e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838460598 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838460599 2017.10.12 21:01:00)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 8c8bdd82dadb8c9ad9df99d6898ad88a898ad88ad8)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838460636 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838460637 2017.10.12 21:01:00)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code abadaafcaffdffbcaea9edf0faacafadfdacabacaf)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1251          1507838460642 sample
(_unit VHDL (ir 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838460643 2017.10.12 21:01:00)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code bbbcb7eeebece6acb9e8a2e0e8bdb2bcb9bdb2bcb9)
	(_ent
		(_time 1507838278396)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 3 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(4))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507838460680 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838460681 2017.10.12 21:01:00)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code dadcdd88dd8ddacdd9de9c80dfddd8dc8cdc8eddd8)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838480414 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838480415 2017.10.12 21:01:20)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code f0f0f3a0a3a6a1e6f2ffb3aba4f6f1f6a3f7f5f6f1)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838480456 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838480457 2017.10.12 21:01:20)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1f1f48184c481f094a4c0a451a194b191a194b194b)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838480495 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838480496 2017.10.12 21:01:20)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 3f3e383a3f696b283a3d79646e383b3969383f383b)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1270          1507838480501 sample
(_unit VHDL (ir 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838480502 2017.10.12 21:01:20)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 3f3f353b6b6862283d6c26646c3936383d3936383d)
	(_ent
		(_time 1507838278396)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 3 0 12(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(4))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507838480538 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838480539 2017.10.12 21:01:20)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 6d6c6c6d6f3a6d7a6e692b37686a6f6b3b6b396a6f)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838486141 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838486142 2017.10.12 21:01:26)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 57565f54030106415558140c035156510450525156)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838486186 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838486187 2017.10.12 21:01:26)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 76772b77752176602325632c737022707370227022)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838486227 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838486228 2017.10.12 21:01:26)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code a5a5a8f2f6f3f1b2a0a7e3fef4a2a1a3f3a2a5a2a1)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1270          1507838486233 sample
(_unit VHDL (ir 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838486234 2017.10.12 21:01:26)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a5a4a5f3a2f2f8b2a7f6bcfef6a3aca2a7a3aca2a7)
	(_ent
		(_time 1507838278396)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 3 0 12(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(4))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507838486273 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838486274 2017.10.12 21:01:26)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d4d4df868683d4c3d7d0928ed1d3d6d282d280d3d6)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507838492327 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507838492328 2017.10.12 21:01:32)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 737c737223252265717c3028277572752074767572)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507838492368 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507838492369 2017.10.12 21:01:32)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code a2adf7f5a5f5a2b4f7f1b7f8a7a4f6a4a7a4f6a4f6)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507838492409 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507838492410 2017.10.12 21:01:32)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d0ded582868684c7d5d2968b81d7d4d686d7d0d7d4)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1270          1507838492415 sample
(_unit VHDL (ir 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838492416 2017.10.12 21:01:32)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code d0dfd883d2878dc7d283c98b83d6d9d7d2d6d9d7d2)
	(_ent
		(_time 1507838278396)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 3 0 12(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment (_trgt(4))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507838492453 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507838492454 2017.10.12 21:01:32)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code f0fef3a0a6a7f0e7f3f4b6aaf5f7f2f6a6f6a4f7f2)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839353711 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839353712 2017.10.12 21:15:53)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4115464313171057434e021a154740471246444740)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839353758 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839353759 2017.10.12 21:15:53)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 70242271752770662523652a757624767576247624)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839353801 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839353802 2017.10.12 21:15:53)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 9fca9d909fc9cb889a9dd9c4ce989b99c9989f989b)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839353810 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839353811 2017.10.12 21:15:53)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9fca9b909fc89f889c9bd9c59a989d99c999cb989d)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839365181 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839365182 2017.10.12 21:16:05)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0e5d0c0808585f180c014d555a080f085d090b080f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839365222 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839365223 2017.10.12 21:16:05)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 3d6e6a386c6a3d2b686e2867383b693b383b693b69)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839365261 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839365262 2017.10.12 21:16:05)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 5c0e5b5f590a084b595e1a070d5b585a0a5b5c5b58)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839365269 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839365270 2017.10.12 21:16:05)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 6c3e6d6c693b6c7b6f682a36696b6e6a3a6a386b6e)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839370558 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839370559 2017.10.12 21:16:10)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0d5d040b0a5b5c1b0f024e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839370599 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839370600 2017.10.12 21:16:10)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 3c6c60396a6b3c2a696f2966393a683a393a683a68)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839370638 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839370639 2017.10.12 21:16:10)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 5b0a57585f0d0f4c5e591d000a5c5f5d0d5c5b5c5f)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839370647 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839370648 2017.10.12 21:16:10)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 6b3a616b6f3c6b7c686f2d316e6c696d3d6d3f6c69)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839417902 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839417903 2017.10.12 21:16:57)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code fda9fcadfaabacebfff2bea6a9fbfcfbaefaf8fbfc)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839417944 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839417945 2017.10.12 21:16:57)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2c7879287a7b2c3a797f3976292a782a292a782a78)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839417983 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839417984 2017.10.12 21:16:57)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 4b1e4e494f1d1f5c4e490d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839417993 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839417994 2017.10.12 21:16:57)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 5b0e58585f0c5b4c585f1d015e5c595d0d5d0f5c59)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839419327 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839419328 2017.10.12 21:16:59)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8bdf8c858addda9d8984c8d0df8d8a8dd88c8e8d8a)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839419370 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839419371 2017.10.12 21:16:59)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code baeee8eeeeedbaacefe9afe0bfbceebcbfbceebcee)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839419409 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839419410 2017.10.12 21:16:59)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code e8bdeabbb6bebcffedeaaeb3b9efeceebeefe8efec)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839419418 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839419419 2017.10.12 21:16:59)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e8bdecbbb6bfe8ffebecaeb2edefeaeebeeebcefea)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839479896 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839479897 2017.10.12 21:17:59)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2d7a2f292a7b7c3b2f226e76792b2c2b7e2a282b2c)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839479938 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839479939 2017.10.12 21:17:59)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 5c0b0b5f0a0b5c4a090f4906595a085a595a085a08)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839479979 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839479980 2017.10.12 21:17:59)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 7b2d7c7a7f2d2f6c7e793d202a7c7f7d2d7c7b7c7f)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839480070 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839480071 2017.10.12 21:18:00)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d98fd88b868ed9cedadd9f83dcdedbdf8fdf8ddedb)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839500749 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839500750 2017.10.12 21:18:20)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 99c99c96c3cfc88f9b96dac2cd9f989fca9e9c9f98)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839500790 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839500791 2017.10.12 21:18:20)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c7979792c590c7d19294d29dc2c193c1c2c193c193)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839500830 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839500831 2017.10.12 21:18:20)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f6a7f6a6a6a0a2e1f3f4b0ada7f1f2f0a0f1f6f1f2)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839500839 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839500840 2017.10.12 21:18:20)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code f6a7f0a6a6a1f6e1f5f2b0acf3f1f4f0a0f0a2f1f4)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839502375 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839502376 2017.10.12 21:18:22)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code f2a2a2a2a3a4a3e4f0fdb1a9a6f4f3f4a1f5f7f4f3)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839502415 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839502416 2017.10.12 21:18:22)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 20702624257720367573357a252674262526742674)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839502453 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839502454 2017.10.12 21:18:22)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 40111642161614574542061b114744461647404744)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839502462 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839502463 2017.10.12 21:18:22)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 4f1e1f4d4f184f584c4b09154a484d4919491b484d)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839537904 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839537905 2017.10.12 21:18:57)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code bdb3b9e9baebecabbfb2fee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839538585 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839538586 2017.10.12 21:18:58)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 6c62306c3a3b6c7a393f7936696a386a696a386a38)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839538648 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839538649 2017.10.12 21:18:58)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code aba4a7fcaffdffbcaea9edf0faacafadfdacabacaf)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 2589          1507839538657 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839538658 2017.10.12 21:18:58)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code bab5b0eebdedbaadb9befce0bfbdb8bcecbceebdb8)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839546512 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839546513 2017.10.12 21:19:06)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5e09585d58080f485c511d050a585f580d595b585f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839546552 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839546553 2017.10.12 21:19:06)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 8ddade83dcda8d9bd8de98d7888bd98b888bd98bd9)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839546591 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839546592 2017.10.12 21:19:06)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code acfaaffba9faf8bba9aeeaf7fdaba8aafaabacaba8)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1283          1507839546597 sample
(_unit VHDL (ir 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839546598 2017.10.12 21:19:06)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code bcebb2e9edebe1abbfbca5e7efbab5bbbebab5bbbe)
	(_ent
		(_time 1507838278396)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 3 0 12(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(4))(_sens(3))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507839546636 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839546637 2017.10.12 21:19:06)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code db8dde89df8cdbccd8df9d81dedcd9dd8ddd8fdcd9)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839691111 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839691112 2017.10.12 21:21:31)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4012124213161156424f031b144641461347454641)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839691169 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839691170 2017.10.12 21:21:31)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 6e3c696e3e396e783b3d7b346b683a686b683a683a)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839691242 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839691243 2017.10.12 21:21:31)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code bdeeeae9bfebe9aab8bffbe6ecbab9bbebbabdbab9)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1333          1507839691330 sample
(_unit VHDL (ir 0 6(sample 0 12))
	(_version vd0)
	(_time 1507839691331 2017.10.12 21:21:31)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 1a48471c494d470d194f0341491c131d181c131d18)
	(_ent
		(_time 1507839691246)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 3 0 13(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_simple)(_trgt(5))(_sens(3))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507839691409 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839691410 2017.10.12 21:21:31)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 683b3e68363f687f6b6c2e326d6f6a6e3e6e3c6f6a)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839813198 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839813199 2017.10.12 21:23:33)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1e4a161918484f081c115d454a181f184d191b181f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839813241 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839813242 2017.10.12 21:23:33)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 4d19104f1c1a4d5b181e5817484b194b484b194b19)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839813280 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839813281 2017.10.12 21:23:33)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 6c39616c693a387b696e2a373d6b686a3a6b6c6b68)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1503          1507839813286 sample
(_unit VHDL (ir 0 6(sample 0 15))
	(_version vd0)
	(_time 1507839813287 2017.10.12 21:23:33)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 7b2f7b7b2b2c266c782b6220287d727c797d727c79)
	(_ent
		(_time 1507839813284)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 16(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(7))(_sens(3))(_mon)(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507839813325 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839813326 2017.10.12 21:23:33)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9bce90949fcc9b8c989fddc19e9c999dcd9dcf9c99)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839816203 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839816204 2017.10.12 21:23:36)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e5b0e0b6b3b3b4f3e7eaa6beb1e3e4e3b6e2e0e3e4)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839816245 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839816246 2017.10.12 21:23:36)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 05505403055205135056105f000351030003510351)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839816284 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839816285 2017.10.12 21:23:36)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 336732366665672436317568623437356534333437)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1503          1507839816290 sample
(_unit VHDL (ir 0 6(sample 0 15))
	(_version vd0)
	(_time 1507839816291 2017.10.12 21:23:36)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 33663f3732646e2430632a6860353a3431353a3431)
	(_ent
		(_time 1507839813283)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 16(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(7))(_sens(3))(_mon)(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507839816328 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839816329 2017.10.12 21:23:36)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 530754500604534450571509565451550555075451)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507839817449 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507839817450 2017.10.12 21:23:37)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code b8edb0ece3eee9aebab7fbe3ecbeb9beebbfbdbeb9)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507839817488 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507839817489 2017.10.12 21:23:37)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code e7b2bab4e5b0e7f1b2b4f2bde2e1b3e1e2e1b3e1b3)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1381          1507839817526 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507839817527 2017.10.12 21:23:37)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 06525300565052110304405d570102005001060102)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 19(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(output3))
			((clk)(clk))
		)
	)
	(_inst g2 0 20(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(output3))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int output3 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int clk -1 0 15(_arch(_uni))))
		(_sig (_int memen -1 0 16(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1503          1507839817532 sample
(_unit VHDL (ir 0 6(sample 0 15))
	(_version vd0)
	(_time 1507839817533 2017.10.12 21:23:37)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 06535e0102515b1105561f5d55000f0104000f0104)
	(_ent
		(_time 1507839813283)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 16(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(7))(_sens(3))(_mon)(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507839817571 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507839817572 2017.10.12 21:23:37)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 35616630666235223631736f303237336333613237)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507840115220 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507840115221 2017.10.12 21:28:35)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code edeee8beeabbbcfbefe2aeb6b9ebecebbeeae8ebec)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507840115272 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840115273 2017.10.12 21:28:35)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1c1f4d1b4a4b1c0a494f0946191a481a191a481a48)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2589          1507840115327 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507840115328 2017.10.12 21:28:35)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 4b494c494f1c4b5c484f0d114e4c494d1d4d1f4c49)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507840519773 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507840519774 2017.10.12 21:35:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 303e303563666126323f736b643631366337353631)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507840519822 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840519823 2017.10.12 21:35:19)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 5f510a5c0c085f490a0c4a055a590b595a590b590b)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2589          1507840519871 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507840519872 2017.10.12 21:35:19)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8e818d808dd98e998d8ac8d48b898c88d888da898c)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507840524482 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507840524483 2017.10.12 21:35:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8f808d818ad9de998d80ccd4db898e89dc888a898e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507840524526 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840524527 2017.10.12 21:35:24)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code beb1e9eaeee9bea8ebedabe4bbb8eab8bbb8eab8ea)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1941          1507840524564 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507840524565 2017.10.12 21:35:24)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code ede3eabeefbbb9faebe3abb6bceae9ebbbeaedeae9)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 39(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(input))
			((clk)(clk))
		)
	)
	(_inst g2 0 40(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int input 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int reg_a 1 0 15(_arch(_uni))))
		(_sig (_int reg_b 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 17(_arch(_uni))))
		(_sig (_int reg_sb 3 0 18(_arch(_uni))))
		(_sig (_int clk -1 0 19(_arch(_uni))))
		(_sig (_int memen -1 0 20(_arch(_uni))))
		(_sig (_int alu_a 1 0 21(_arch(_uni))))
		(_sig (_int alu_b 1 0 22(_arch(_uni))))
		(_sig (_int alu_c 1 0 23(_arch(_uni))))
		(_sig (_int mem_r -1 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507840524608 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507840524609 2017.10.12 21:35:24)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 0c020a0a095b0c1b0f084a56090b0e0a5a0a580b0e)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507840531385 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507840531386 2017.10.12 21:35:31)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 89dedd87d3dfd89f8b86cad2dd8f888fda8e8c8f88)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507840531427 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840531428 2017.10.12 21:35:31)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b8efb9ecb5efb8aeedebade2bdbeecbebdbeecbeec)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1941          1507840531466 sample
(_unit VHDL (top 0 4(sample 0 7))
	(_version vd0)
	(_time 1507840531467 2017.10.12 21:35:31)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d7818685868183c0d1d9918c86d0d3d181d0d7d0d3)
	(_ent
		(_time 1507834726222)
	)
	(_inst g1 0 39(_ent . alu sample)
		(_port
			((a)(output1))
			((b)(output2))
			((opcode)(opcode))
			((result)(input))
			((clk)(clk))
		)
	)
	(_inst g2 0 40(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 8(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 8(_arch(_uni))))
		(_sig (_int addr2 0 0 9(_arch(_uni))))
		(_sig (_int addr3 0 0 10(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 11(_arch(_uni))))
		(_sig (_int output2 1 0 12(_arch(_uni))))
		(_sig (_int input 1 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 14(_arch(_uni))))
		(_sig (_int reg_a 1 0 15(_arch(_uni))))
		(_sig (_int reg_b 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 17(_arch(_uni))))
		(_sig (_int reg_sb 3 0 18(_arch(_uni))))
		(_sig (_int clk -1 0 19(_arch(_uni))))
		(_sig (_int memen -1 0 20(_arch(_uni))))
		(_sig (_int alu_a 1 0 21(_arch(_uni))))
		(_sig (_int alu_b 1 0 22(_arch(_uni))))
		(_sig (_int alu_c 1 0 23(_arch(_uni))))
		(_sig (_int mem_r -1 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . sample 1 -1)
)
I 000047 55 1868          1507840531506 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840531507 2017.10.12 21:35:31)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 0651590102515b1106031f5d55000f0104000f0104)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507840531547 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507840531548 2017.10.12 21:35:31)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 25737121767225322621637f202227237323712227)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507840970759 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507840970760 2017.10.12 21:42:50)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d8d8db8a838e89cedad79b838cded9de8bdfddded9)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507840970806 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840970807 2017.10.12 21:42:50)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 07075001055007115254125d020153010201530153)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507840970852 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840970853 2017.10.12 21:42:50)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 36363c3232616b2136332f6d65303f3134303f3134)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507840970892 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507840970893 2017.10.12 21:42:50)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 65646465363265726661233f606267633363316267)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507840989467 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507840989468 2017.10.12 21:43:09)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e7b0b4b4b3b1b6f1e5e8a4bcb3e1e6e1b4e0e2e1e6)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507840989509 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840989510 2017.10.12 21:43:09)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 16411111154116004345034c131042101310421042)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507840989553 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507840989554 2017.10.12 21:43:09)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 45121f464212185245405c1e16434c4247434c4247)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507840989594 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507840989595 2017.10.12 21:43:09)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 64323564363364736760223e616366623262306366)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841005881 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841005882 2017.10.12 21:43:25)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0d5e5f0b0a5b5c1b0f024e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841005922 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841005923 2017.10.12 21:43:25)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2c7f2b287a7b2c3a797f3976292a782a292a782a78)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841005967 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841005968 2017.10.12 21:43:25)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 5b0801590b0c064c5b5e4200085d525c595d525c59)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841006008 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841006009 2017.10.12 21:43:26)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8ad8db848ddd8a9d898eccd08f8d888cdc8cde8d88)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841017907 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841017908 2017.10.12 21:43:37)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0c0b5f0a0c5a5d1a0e034f57580a0d0a5f0b090a0d)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841017950 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841017951 2017.10.12 21:43:37)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2c2b2a287a7b2c3a797f3976292a782a292a782a78)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841017996 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841017997 2017.10.12 21:43:37)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 5b5c00590b0c064c5b5e4200085d525c595d525c59)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841018035 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841018036 2017.10.12 21:43:38)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 898fd987d6de899e8a8dcfd38c8e8b8fdf8fdd8e8b)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841050044 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841050045 2017.10.12 21:44:10)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 89868087d3dfd89f8b86cad2dd8f888fda8e8c8f88)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841050087 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841050088 2017.10.12 21:44:10)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b8b7e4ecb5efb8aeedebade2bdbeecbebdbeecbeec)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841050133 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841050134 2017.10.12 21:44:10)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code e7e8e6b5e2b0baf0e7e2febcb4e1eee0e5e1eee0e5)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841050173 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841050174 2017.10.12 21:44:10)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 16181d11464116011512504c131114104010421114)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841062067 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841062068 2017.10.12 21:44:22)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 89dc8f87d3dfd89f8b86cad2dd8f888fda8e8c8f88)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841062111 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841062112 2017.10.12 21:44:22)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b8edebecb5efb8aeedebade2bdbeecbebdbeecbeec)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841062157 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841062158 2017.10.12 21:44:22)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code e6b3e8b4e2b1bbf1e6e3ffbdb5e0efe1e4e0efe1e4)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(8)(1)(5)(6)(7))(_sens(3))(_mon)(_read(8)(2(d_31_16))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841062196 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841062197 2017.10.12 21:44:22)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 06520c00565106110502405c030104005000520104)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841074233 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841074234 2017.10.12 21:44:34)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0555030353535413070a465e510304035602000304)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841074274 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841074275 2017.10.12 21:44:34)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 34646731356334226167216e313260323132603260)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841074319 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841074320 2017.10.12 21:44:34)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 63336d6262343e7463667a3830656a6461656a6461)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841074358 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841074359 2017.10.12 21:44:34)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 82d3878cd6d582958186c4d887858084d484d68580)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841084053 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841084054 2017.10.12 21:44:44)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 696e3c69333f387f6b662a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841084094 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841084095 2017.10.12 21:44:44)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 888f888685df889edddb9dd28d8edc8e8d8edc8edc)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841084138 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841084139 2017.10.12 21:44:44)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code b7b0eae2b2e0eaa0b7b2aeece4b1beb0b5b1beb0b5)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841084179 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841084180 2017.10.12 21:44:44)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e6e0b0b5b6b1e6f1e5e2a0bce3e1e4e0b0e0b2e1e4)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841111803 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841111804 2017.10.12 21:45:11)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code cfc1c79aca999ed9cdc08c949bc9cec99cc8cac9ce)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841111845 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841111846 2017.10.12 21:45:11)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code fef0a3aeaea9fee8abadeba4fbf8aaf8fbf8aaf8aa)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841111884 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841111885 2017.10.12 21:45:11)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 1d12481a1f4b490a1b4e5b464c1a191b4b1a1d1a19)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841111922 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841111923 2017.10.12 21:45:11)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 4c42144f1d1b115b4c4955171f4a454b4e4a454b4e)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841111963 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841111964 2017.10.12 21:45:11)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 6b64386b6f3c6b7c686f2d316e6c696d3d6d3f6c69)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841138297 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841138298 2017.10.12 21:45:38)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5303535003050245515c1008075552550054565552)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841138337 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841138338 2017.10.12 21:45:38)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 722227737525726427216728777426747774267426)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841138376 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841138377 2017.10.12 21:45:38)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code a1f0a4f6f6f7f5b6a7f2e7faf0a6a5a7f7a6a1a6a5)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841138416 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841138417 2017.10.12 21:45:38)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code c090c894c2979dd7c0c5d99b93c6c9c7c2c6c9c7c2)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841138457 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841138458 2017.10.12 21:45:38)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code efbeecbcefb8eff8eceba9b5eae8ede9b9e9bbe8ed)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841158405 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841158406 2017.10.12 21:45:58)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d1d48683838780c7d3de928a85d7d0d782d6d4d7d0)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841158447 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841158448 2017.10.12 21:45:58)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 00025406055700165553155a050654060506540654)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841158486 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841158487 2017.10.12 21:45:58)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 2f2c2b2b2f797b38297c69747e282b2979282f282b)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841158527 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841158528 2017.10.12 21:45:58)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 4e4c474d191913594e4b57151d4847494c4847494c)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841158568 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841158569 2017.10.12 21:45:58)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 7d7e7f7c7f2a7d6a7e793b27787a7f7b2b7b297a7f)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841161087 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841161088 2017.10.12 21:46:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5052005303060146525f130b045651560357555651)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841161129 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841161130 2017.10.12 21:46:01)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 7f7d7a7e2c287f692a2c6a257a792b797a792b792b)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841161167 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841161168 2017.10.12 21:46:01)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 9e9dcb919dc8ca8998cdd8c5cf999a98c8999e999a)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841161207 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841161208 2017.10.12 21:46:01)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code cdcf95999b9a90dacdc8d4969ecbc4cacfcbc4cacf)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841161248 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841161249 2017.10.12 21:46:01)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code edeebebeefbaedfaeee9abb7e8eaefebbbebb9eaef)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841162262 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841162263 2017.10.12 21:46:02)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e4e6b0b7b3b2b5f2e6eba7bfb0e2e5e2b7e3e1e2e5)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841162303 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841162304 2017.10.12 21:46:02)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 131111141544130546400649161547151615471547)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841162341 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841162342 2017.10.12 21:46:02)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 323160376664662534617469633536346435323536)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841162380 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841162381 2017.10.12 21:46:02)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 61633e6062363c766164783a326768666367686663)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841162420 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841162421 2017.10.12 21:46:02)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8083d48ed6d780978384c6da85878286d686d48782)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841163351 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841163352 2017.10.12 21:46:03)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2a29282e287c7b3c282569717e2c2b2c792d2f2c2b)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841163394 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841163395 2017.10.12 21:46:03)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 595a0e5a550e594f0c0a4c035c5f0d5f5c5f0d5f0d)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841163432 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841163433 2017.10.12 21:46:03)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 787a7f79262e2c6f7e2b3e23297f7c7e2e7f787f7c)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841163474 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841163475 2017.10.12 21:46:03)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a7a4adf1a2f0fab0a7a2befcf4a1aea0a5a1aea0a5)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841163514 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841163515 2017.10.12 21:46:03)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code c6c4c7939691c6d1c5c2809cc3c1c4c090c092c1c4)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841164117 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841164118 2017.10.12 21:46:04)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 282b2f2c737e793e2a276b737c2e292e7b2f2d2e29)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841164159 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841164160 2017.10.12 21:46:04)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 56550455550156400305430c535002505350025002)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841164199 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841164200 2017.10.12 21:46:04)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 76747477262022617025302d277172702071767172)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841164239 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841164240 2017.10.12 21:46:04)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a5a6aaf3a2f2f8b2a5a0bcfef6a3aca2a7a3aca2a7)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841164278 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841164279 2017.10.12 21:46:04)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code c4c6c0919693c4d3c7c0829ec1c3c6c292c290c3c6)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841165407 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841165408 2017.10.12 21:46:05)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 383b6b3d636e692e3a377b636c3e393e6b3f3d3e39)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841165449 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841165450 2017.10.12 21:46:05)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 585b5e5b550f584e0d0b4d025d5e0c5e5d5e0c5e0c)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841165486 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841165487 2017.10.12 21:46:05)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 8785d189d6d1d39081d4c1dcd6808381d180878083)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841165526 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841165527 2017.10.12 21:46:05)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a6a5fdf0a2f1fbb1a6a3bffdf5a0afa1a4a0afa1a4)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841165565 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841165566 2017.10.12 21:46:05)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d5d785878682d5c2d6d1938fd0d2d7d383d381d2d7)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841166605 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841166606 2017.10.12 21:46:06)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code dcdf8b8edc8a8dcaded39f8788daddda8fdbd9dadd)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841166646 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841166647 2017.10.12 21:46:06)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 0b0b5f0d5c5c0b1d5e581e510e0d5f0d0e0d5f0d5f)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841166685 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841166686 2017.10.12 21:46:06)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 2a2b2e2e2d7c7e3d2c796c717b2d2e2c7c2d2a2d2e)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841166726 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841166727 2017.10.12 21:46:06)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 5959505b520e044e595c40020a5f505e5b5f505e5b)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841166767 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841166768 2017.10.12 21:46:06)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 88898a86d6df889f8b8cced28d8f8a8ede8edc8f8a)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841167857 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841167858 2017.10.12 21:46:07)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code bebebbeab8e8efa8bcb1fde5eab8bfb8edb9bbb8bf)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841167898 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841167899 2017.10.12 21:46:07)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code ededbdbebcbaedfbb8bef8b7e8ebb9ebe8ebb9ebb9)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841167937 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841167938 2017.10.12 21:46:07)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 1c1d1d1b194a480b1a4f5a474d1b181a4a1b1c1b18)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841167977 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841167978 2017.10.12 21:46:07)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 3b3b373f6b6c662c3b3e2260683d323c393d323c39)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841168017 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841168018 2017.10.12 21:46:08)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 6a6b6d6a6d3d6a7d696e2c306f6d686c3c6c3e6d68)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841168509 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841168510 2017.10.12 21:46:08)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4e4e484c48181f584c410d151a484f481d494b484f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841168552 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841168553 2017.10.12 21:46:08)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 7d7d2e7c2c2a7d6b282e6827787b297b787b297b29)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841168592 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841168593 2017.10.12 21:46:08)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 9c9d9f9399cac88b9acfdac7cd9b989aca9b9c9b98)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841168632 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841168633 2017.10.12 21:46:08)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code cbcbc59f9b9c96dccbced29098cdc2ccc9cdc2ccc9)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841168672 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841168673 2017.10.12 21:46:08)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code fafbffaafdadfaedf9febca0fffdf8fcacfcaefdf8)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841169281 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841169282 2017.10.12 21:46:09)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4c4c1c4e4c1a1d5a4e430f17184a4d4a1f4b494a4d)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841169321 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841169322 2017.10.12 21:46:09)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 7b7b7e7a2c2c7b6d2e286e217e7d2f7d7e7d2f7d2f)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841169359 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841169360 2017.10.12 21:46:09)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 9a9bcf959dccce8d9cc9dcc1cb9d9e9ccc9d9a9d9e)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841169398 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841169399 2017.10.12 21:46:09)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code c9c9919dc29e94dec9ccd0929acfc0cecbcfc0cecb)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841169438 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841169439 2017.10.12 21:46:09)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e8e9bbbbb6bfe8ffebecaeb2edefeaeebeeebcefea)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841177523 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841177524 2017.10.12 21:46:17)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8688d688d3d0d7908489c5ddd2808780d581838087)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841177564 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841177565 2017.10.12 21:46:17)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b5bbb0e1b5e2b5a3e0e6a0efb0b3e1b3b0b3e1b3e1)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841177603 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841177604 2017.10.12 21:46:17)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d4db8186868280c3d287928f85d3d0d282d3d4d3d0)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841177643 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841177644 2017.10.12 21:46:17)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 030d580402545e1403061a5850050a0401050a0401)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841177685 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841177686 2017.10.12 21:46:17)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 222d72267675223521266478272520247424762520)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841178711 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841178712 2017.10.12 21:46:18)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 29277e2d737f783f2b266a727d2f282f7a2e2c2f28)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841178753 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841178754 2017.10.12 21:46:18)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 58565a5b550f584e0d0b4d025d5e0c5e5d5e0c5e0c)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841178792 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841178793 2017.10.12 21:46:18)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 77782576262123607124312c267073712170777073)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841178831 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841178832 2017.10.12 21:46:18)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a6a8f9f0a2f1fbb1a6a3bffdf5a0afa1a4a0afa1a4)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841178871 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841178872 2017.10.12 21:46:18)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code c6c992939691c6d1c5c2809cc3c1c4c090c092c1c4)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841179780 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841179781 2017.10.12 21:46:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 505f525303060146525f130b045651560357555651)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841179822 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841179823 2017.10.12 21:46:19)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 7f70287e2c287f692a2c6a257a792b797a792b792b)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841179861 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841179862 2017.10.12 21:46:19)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code aea0a9f9adf8fab9a8fde8f5ffa9aaa8f8a9aea9aa)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841179905 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841179906 2017.10.12 21:46:19)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code cdc2c7999b9a90dacdc8d4969ecbc4cacfcbc4cacf)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841179945 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841179946 2017.10.12 21:46:19)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code fcf2fdacf9abfcebfff8baa6f9fbfefaaafaa8fbfe)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841180726 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841180727 2017.10.12 21:46:20)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 09060f0f535f581f0b064a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841180767 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841180768 2017.10.12 21:46:20)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 38376b3d356f382e6d6b2d623d3e6c3e3d3e6c3e6c)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841180805 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841180806 2017.10.12 21:46:20)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 57595454060103405104110c065053510150575053)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841180844 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841180845 2017.10.12 21:46:20)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 8689888982d1db9186839fddd5808f8184808f8184)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841180885 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841180886 2017.10.12 21:46:20)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code a5aba0f2f6f2a5b2a6a1e3ffa0a2a7a3f3a3f1a2a7)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841181394 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841181395 2017.10.12 21:46:21)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a9a6a1fef3fff8bfaba6eaf2fdafa8affaaeacafa8)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841181435 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841181436 2017.10.12 21:46:21)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c8c7959dc59fc8de9d9bdd92cdce9ccecdce9cce9c)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841181474 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841181475 2017.10.12 21:46:21)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f7f9faa7a6a1a3e0f1a4b1aca6f0f3f1a1f0f7f0f3)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841181513 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841181514 2017.10.12 21:46:21)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 16194e1012414b0116130f4d45101f1114101f1114)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841181552 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841181553 2017.10.12 21:46:21)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 454b1647161245524641031f404247431343114247)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841182092 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841182093 2017.10.12 21:46:22)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 58570a5b030e094e5a571b030c5e595e0b5f5d5e59)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841182133 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841182134 2017.10.12 21:46:22)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 8788808985d08791d2d492dd8281d3818281d381d3)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2487          1507841182172 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841182173 2017.10.12 21:46:22)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code b6b8e1e2e6e0e2a1b0e5f0ede7b1b2b0e0b1b6b1b2)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 45(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 46(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 0 0 9(_arch(_uni))))
		(_sig (_int addr2 0 0 10(_arch(_uni))))
		(_sig (_int addr3 0 0 11(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 12(_arch(_uni))))
		(_sig (_int output2 1 0 13(_arch(_uni))))
		(_sig (_int input 1 0 14(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 15(_arch(_uni))))
		(_sig (_int reg_a 1 0 16(_arch(_uni))))
		(_sig (_int reg_b 1 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int clk -1 0 20(_arch(_uni))))
		(_sig (_int memen -1 0 21(_arch(_uni))))
		(_sig (_int alu_a 1 0 22(_arch(_uni))))
		(_sig (_int alu_b 1 0 23(_arch(_uni))))
		(_sig (_int alu_c 1 0 24(_arch(_uni))))
		(_sig (_int mem_r -1 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 27(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 28(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs (_simple)(_trgt(13)(14))(_sens(11))(_read(3)(4)(7)(8)(16)))))
			(line__44(_arch 1 0 44(_assignment (_trgt(18(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841182212 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841182213 2017.10.12 21:46:22)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code d5da8f86d28288c2d5d0cc8e86d3dcd2d7d3dcd2d7)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841182255 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841182256 2017.10.12 21:46:22)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 040a5202565304130700425e010306025202500306)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841491796 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841491797 2017.10.12 21:51:31)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2f2c282b2a797e392d206c747b292e297c282a292e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841492511 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841492512 2017.10.12 21:51:32)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code eeedb2bdbeb9eef8bbbdfbb4ebe8bae8ebe8bae8ba)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2880          1507841492582 sample
(_unit VHDL (top 0 5(sample 0 8))
	(_version vd0)
	(_time 1507841492583 2017.10.12 21:51:32)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 3c3e3139396a682b3b387a676d3b383a6a3b3c3b38)
	(_ent
		(_time 1507841062148)
	)
	(_inst g1 0 47(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 48(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 49(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
		)
	)
	(_inst g4 0 50(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 9(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 9(_arch(_uni))))
		(_sig (_int addr1 0 0 10(_arch(_uni))))
		(_sig (_int addr2 0 0 11(_arch(_uni))))
		(_sig (_int addr3 0 0 12(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 13(_arch(_uni))))
		(_sig (_int output2 1 0 14(_arch(_uni))))
		(_sig (_int input 1 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 16(_arch(_uni))))
		(_sig (_int reg_a 1 0 17(_arch(_uni))))
		(_sig (_int reg_b 1 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 19(_arch(_uni))))
		(_sig (_int reg_sb 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int memen -1 0 22(_arch(_uni))))
		(_sig (_int alu_a 1 0 23(_arch(_uni))))
		(_sig (_int alu_b 1 0 24(_arch(_uni))))
		(_sig (_int alu_c 1 0 25(_arch(_uni))))
		(_sig (_int ins 1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int processcounter 4 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 29(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 30(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(14)(15))(_sens(12))(_read(4)(5)(8)(9)(18)))))
			(line__46(_arch 1 0 46(_assignment (_trgt(20(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507841492629 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841492630 2017.10.12 21:51:32)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 6b686b6a3b3c367c6b687230386d626c696d626c69)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841492675 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841492676 2017.10.12 21:51:32)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9a9891959dcd9a8d999edcc09f9d989ccc9cce9d98)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841933629 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841933630 2017.10.12 21:58:53)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1314161443454205111c5048471512154014161512)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841933673 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841933674 2017.10.12 21:58:53)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 424512404515425417115718474416444744164416)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841933715 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841933716 2017.10.12 21:58:53)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 61666c6062363c766162783a326768666367686663)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841933756 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841933757 2017.10.12 21:58:53)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9096969fc6c790879394d6ca95979296c696c49792)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841947055 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841947056 2017.10.12 21:59:07)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8183888fd3d7d097838ec2dad5878087d286848780)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841947097 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841947098 2017.10.12 21:59:07)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b0b2ece4b5e7b0a6e5e3a5eab5b6e4b6b5b6e4b6e4)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841947142 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841947143 2017.10.12 21:59:07)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code dfddde8c8b8882c8dfdcc6848cd9d6d8ddd9d6d8dd)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841947182 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841947183 2017.10.12 21:59:07)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code fefdf4aefda9fee9fdfab8a4fbf9fcf8a8f8aaf9fc)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507841957724 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507841957725 2017.10.12 21:59:17)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3130323463676027333e726a653730376236343730)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507841957766 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841957767 2017.10.12 21:59:17)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 60613660653760763533753a656634666566346634)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507841957911 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507841957912 2017.10.12 21:59:17)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code ecede7bebdbbb1fbeceff5b7bfeae5ebeeeae5ebee)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507841957982 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507841957983 2017.10.12 21:59:17)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 2b2b2a2f2f7c2b3c282f6d712e2c292d7d2d7f2c29)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842010623 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842010624 2017.10.12 22:00:10)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code cccecd99cc9a9ddacec38f9798cacdca9fcbc9cacd)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842010670 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842010671 2017.10.12 22:00:10)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code faf8aeaaaeadfaecafa9efa0fffcaefcfffcaefcae)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507842010715 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842010716 2017.10.12 22:00:10)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 292b212c227e743e292a30727a2f202e2b2f202e2b)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507842010758 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507842010759 2017.10.12 22:00:10)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 585b5b5b060f584f5b5c1e025d5f5a5e0e5e0c5f5a)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842018613 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842018614 2017.10.12 22:00:18)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0c0c0d0a0c5a5d1a0e034f57580a0d0a5f0b090a0d)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842018653 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842018654 2017.10.12 22:00:18)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2b2b7f2f7c7c2b3d7e783e712e2d7f2d2e2d7f2d7f)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507842018695 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842018696 2017.10.12 22:00:18)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 5a5a5358090d074d5a594301095c535d585c535d58)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507842018735 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507842018736 2017.10.12 22:00:18)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 79787b78262e796e7a7d3f237c7e7b7f2f7f2d7e7b)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842025422 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842025423 2017.10.12 22:00:25)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9899c897c3cec98e9a97dbc3cc9e999ecb9f9d9e99)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842025464 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842025465 2017.10.12 22:00:25)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c7c6c292c590c7d19294d29dc2c193c1c2c193c193)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507842025510 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842025511 2017.10.12 22:00:25)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code f6f7aea7f2a1abe1f6f5efada5f0fff1f4f0fff1f4)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507842025550 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507842025551 2017.10.12 22:00:25)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 25257521767225322621637f202227237323712227)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842054593 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842054594 2017.10.12 22:00:54)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8cdfde828cdadd9a8e83cfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842054634 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842054635 2017.10.12 22:00:54)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code bbe8bcefececbbadeee8aee1bebdefbdbebdefbdef)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507842054683 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842054684 2017.10.12 22:00:54)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code eab9b0b8b9bdb7fdeae9f3b1b9ece3ede8ece3ede8)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507842054722 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507842054723 2017.10.12 22:00:54)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 194b4f1e464e190e1a1d5f431c1e1b1f4f1f4d1e1b)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842069323 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842069324 2017.10.12 22:01:09)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1b1f1c1c1a4d4a0d191458404f1d1a1d481c1e1d1a)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842069364 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842069365 2017.10.12 22:01:09)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 4a4e18481e1d4a5c1f195f104f4c1e4c4f4c1e4c1e)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507842069409 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842069410 2017.10.12 22:01:09)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 787c7778722f256f787b61232b7e717f7a7e717f7a)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507842069450 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507842069451 2017.10.12 22:01:09)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 989d9c97c6cf988f9b9cdec29d9f9a9ece9ecc9f9a)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842085892 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842085893 2017.10.12 22:01:25)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code ddddda8fda8b8ccbdfd29e8689dbdcdb8edad8dbdc)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842085935 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842085936 2017.10.12 22:01:25)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code fcfcaeacaaabfceaa9afe9a6f9faa8faf9faa8faa8)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3280          1507842085974 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507842085975 2017.10.12 22:01:25)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 2b2a282f2f7d7f3c2b2b6d707a2c2f2d7d2c2b2c2f)
	(_ent
		(_time 1507842085972)
	)
	(_inst g1 0 67(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 68(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 69(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
		)
	)
	(_inst g4 0 70(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__66(_arch 1 0 66(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1868          1507842086125 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842086126 2017.10.12 22:01:26)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code c7c7c993c2909ad0c7c4de9c94c1cec0c5c1cec0c5)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507842086220 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507842086221 2017.10.12 22:01:26)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 25242f21767225322621637f202227237323712227)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842260206 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842260207 2017.10.12 22:04:20)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c5c39290939394d3c7ca869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842260249 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842260250 2017.10.12 22:04:20)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code e5e3e7b6e5b2e5f3b0b6f0bfe0e3b1e3e0e3b1e3b1)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 1868          1507842260392 sample
(_unit VHDL (ir 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842260393 2017.10.12 22:04:20)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 8186888e82d6dc96818298dad28788868387888683)
	(_ent
		(_time 1507840115320)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 17(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1)(5)(6)(7)(8))(_sens(3))(_mon)(_read(2(d_31_16))(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842355230 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842355231 2017.10.12 22:05:55)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code ede3eebeeabbbcfbefe2aeb6b9ebecebbeeae8ebec)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842355273 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842355274 2017.10.12 22:05:55)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1c124b1b4a4b1c0a494f0946191a481a191a481a48)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2041          1507842355319 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507842355320 2017.10.12 22:05:55)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 4b4541481b1c165c4b1f5210184d424c494d424c49)
	(_ent
		(_time 1507842355317)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842378649 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842378650 2017.10.12 22:06:18)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6b393f6b6a3d3a7d696428303f6d6a6d386c6e6d6a)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842378690 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842378691 2017.10.12 22:06:18)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 9ac89b95cecd9a8ccfc98fc09f9cce9c9f9cce9cce)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3343          1507842378730 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507842378731 2017.10.12 22:06:18)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code b9eae8ede6efedaeb9b9ffe2e8bebdbfefbeb9bebd)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 67(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 68(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 69(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 70(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__66(_arch 1 0 66(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2041          1507842378771 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507842378772 2017.10.12 22:06:18)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code e8bab4bae2bfb5ffe8bcf1b3bbeee1efeaeee1efea)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 1276          1507842439207 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507842439208 2017.10.12 22:07:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code fda8adadfaabacebfff2bea6a9fbfcfbaefaf8fbfc)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507842439249 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507842439250 2017.10.12 22:07:19)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1d481b1a4c4a1d0b484e0847181b491b181b491b49)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3343          1507842439290 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507842439291 2017.10.12 22:07:19)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 4b1f1d494f1d1f5c4b4b0d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 67(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 68(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 69(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 70(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__66(_arch 1 0 66(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2041          1507842439331 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507842439332 2017.10.12 22:07:19)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 7a2f217a292d276d7a2e6321297c737d787c737d78)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507842439516 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507842439517 2017.10.12 22:07:19)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 36626733666136213532706c333134306030623134)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000110101000101101"\))((_string \"00000001000000000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1507842728733 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507842728734 2017.10.12 22:12:08)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e9edeebab6bee9feeaedafb3eceeebefbfefbdeeeb)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507843086467 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507843086468 2017.10.12 22:18:06)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4f181c4d4a191e594d400c141b494e491c484a494e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507843086612 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507843086613 2017.10.12 22:18:06)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code ecbbeabfbabbecfab9bff9b6e9eab8eae9eab8eab8)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3343          1507843086661 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507843086662 2017.10.12 22:18:06)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 1a4c4d1d1d4c4e0d1a1a5c414b1d1e1c4c1d1a1d1e)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 67(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 68(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 69(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 70(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__66(_arch 1 0 66(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2044          1507843086705 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507843086706 2017.10.12 22:18:06)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 491e134a421e145e491c50121a4f404e4b4f404e4b)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507843086745 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507843086746 2017.10.12 22:18:06)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 693f3869363e697e6a6d2f336c6e6b6f3f6f3d6e6b)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507843234350 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507843234351 2017.10.12 22:20:34)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0251570453545314000d4159560403045105070403)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507843234394 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507843234395 2017.10.12 22:20:34)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 31623134356631276462246b343765373437653765)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3343          1507843234436 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507843234437 2017.10.12 22:20:34)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 50020053060604475050160b015754560657505754)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 67(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 68(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 69(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 70(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__66(_arch 1 0 66(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2120          1507843234478 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507843234479 2017.10.12 22:20:34)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 7f2c227f2b2822687f2f66242c7976787d7976787d)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507843234522 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507843234523 2017.10.12 22:20:34)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code aefcf8f9adf9aeb9adaae8f4aba9aca8f8a8faa9ac)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507843370851 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507843370852 2017.10.12 22:22:50)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 36303533636067203439756d623037306531333037)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507843371661 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507843371662 2017.10.12 22:22:51)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 626433626535627437317738676436646764366436)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3419          1507843371718 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507843371719 2017.10.12 22:22:51)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 9196909ec6c7c586919fd7cac0969597c796919695)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 69(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 70(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 71(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 72(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni)(_event))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2120          1507843371765 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507843371766 2017.10.12 22:22:51)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code c0c6cc94c2979dd7c090d99b93c6c9c7c2c6c9c7c2)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507843371810 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507843371811 2017.10.12 22:22:51)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code efe8e8bcefb8eff8eceba9b5eae8ede9b9e9bbe8ed)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507843470548 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507843470549 2017.10.12 22:24:30)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code ada3abfaaafbfcbbafa2eef6f9abacabfeaaa8abac)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507843470590 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507843470591 2017.10.12 22:24:30)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code ccc29f999a9bccda999fd996c9ca98cac9ca98ca98)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3419          1507843470630 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507843470631 2017.10.12 22:24:30)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code fbf4f8abffadafecfbf5bda0aafcfffdadfcfbfcff)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 69(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 70(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 71(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 72(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni)(_event))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 1920          1507843470673 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507843470674 2017.10.12 22:24:30)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 2a242b2f797d773d2a7a3371792c232d282c232d28)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10))(_sens(3))(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507843470715 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507843470716 2017.10.12 22:24:30)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 4946434b161e495e4a4d0f134c4e4b4f1f4f1d4e4b)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507843647348 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507843647349 2017.10.12 22:27:27)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4a4f1a48481c1b5c484509111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507843647414 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507843647415 2017.10.12 22:27:27)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 888d8d8685df889edddb9dd28d8edc8e8d8edc8edc)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3419          1507843647457 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507843647458 2017.10.12 22:27:27)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code b7b3e2e3e6e1e3a0b7b9f1ece6b0b3b1e1b0b7b0b3)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 69(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 70(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 71(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 72(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni)(_event))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__68(_arch 1 0 68(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2120          1507843647506 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507843647507 2017.10.12 22:27:27)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code e6e3beb4e2b1bbf1e6b6ffbdb5e0efe1e4e0efe1e4)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507843647548 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507843647549 2017.10.12 22:27:27)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 15114512464215021611534f101217134313411217)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507844008945 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507844008946 2017.10.12 22:33:28)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c4909091939295d2c6cb879f90c2c5c297c3c1c2c5)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507844008990 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507844008991 2017.10.12 22:33:28)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code f3a7f2a3f5a4f3e5a6a0e6a9f6f5a7f5f6f5a7f5a7)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3407          1507844009031 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507844009032 2017.10.12 22:33:29)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 124740154644460512115449431516144415121516)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 66(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 67(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 68(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 69(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni)(_event))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2120          1507844009071 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507844009072 2017.10.12 22:33:29)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 41151e4242161c564111581a124748464347484643)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507844009113 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507844009114 2017.10.12 22:33:29)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 70252471262770677374362a757772762676247772)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507844187140 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507844187141 2017.10.12 22:36:27)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code cfcec89aca999ed9cdc08c949bc9cec99cc8cac9ce)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507844187184 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507844187185 2017.10.12 22:36:27)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code feffacaeaea9fee8abadeba4fbf8aaf8fbf8aaf8aa)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3331          1507844187224 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507844187225 2017.10.12 22:36:27)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 2d2d2e292f7b793a2d2f6b767c2a292b7b2a2d2a29)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 65(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 66(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 67(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 68(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__64(_arch 1 0 64(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2120          1507844187265 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507844187266 2017.10.12 22:36:27)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 4c4d424f1d1b115b4c1c55171f4a454b4e4a454b4e)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507844187307 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507844187308 2017.10.12 22:36:27)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 7b7b7e7a7f2c7b6c787f3d217e7c797d2d7d2f7c79)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507844208372 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507844208373 2017.10.12 22:36:48)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c297ca97939493d4c0cd819996c4c3c491c5c7c4c3)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507844208413 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507844208414 2017.10.12 22:36:48)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code f0a5ada0f5a7f0e6a5a3e5aaf5f6a4f6f5f6a4f6a4)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3319          1507844208457 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507844208458 2017.10.12 22:36:48)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 1f4b4a181f494b081f1a59444e181b1949181f181b)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 64(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 65(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 66(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 67(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__63(_arch 1 0 63(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2120          1507844208495 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507844208496 2017.10.12 22:36:48)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 3f6a673b6b6862283f6f26646c3936383d3936383d)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507844208536 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507844208537 2017.10.12 22:36:48)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 6d393e6d6f3a6d7a6e692b37686a6f6b3b6b396a6f)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507844396105 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507844396106 2017.10.12 22:39:56)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 184f1e1f434e490e1a175b434c1e191e4b1f1d1e19)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507844396162 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507844396163 2017.10.12 22:39:56)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 56010555550156400305430c535002505350025002)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3343          1507844396208 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507844396209 2017.10.12 22:39:56)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 85d3868bd6d3d192858ac3ded4828183d382858281)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 70(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 71(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 72(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 73(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__69(_arch 1 0 69(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2120          1507844396256 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507844396257 2017.10.12 22:39:56)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code b4e3bae1b2e3e9a3b4e4adefe7b2bdb3b6b2bdb3b6)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507844396303 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507844396304 2017.10.12 22:39:56)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e3b5e6b0b6b4e3f4e0e7a5b9e6e4e1e5b5e5b7e4e1)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000110101000101101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507844472499 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507844472500 2017.10.12 22:41:12)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7f2d7f7e7a292e697d703c242b797e792c787a797e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507844472541 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507844472542 2017.10.12 22:41:12)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code adfff8fafcfaadbbf8feb8f7a8abf9aba8abf9abf9)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3343          1507844472583 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507844472584 2017.10.12 22:41:12)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code dc8fd98ed98a88cbdcd39a878ddbd8da8adbdcdbd8)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 70(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 71(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 72(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 73(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__69(_arch 1 0 69(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2120          1507844472626 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507844472627 2017.10.12 22:41:12)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 0b59000c5b5c561c0b5b1250580d020c090d020c09)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507844472668 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507844472669 2017.10.12 22:41:12)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 2a792a2e2d7d2a3d292e6c702f2d282c7c2c7e2d28)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507844573082 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507844573083 2017.10.12 22:42:53)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7073207123262166727f332b247671762377757671)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507844573135 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507844573136 2017.10.12 22:42:53)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 9f9c9a90ccc89f89cacc8ac59a99cb999a99cb99cb)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3343          1507844573185 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507844573186 2017.10.12 22:42:53)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code cecc9b9bcd989ad9cec188959fc9cac898c9cec9ca)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 70(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 71(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 72(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 73(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__69(_arch 1 0 69(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2123          1507844573226 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507844573227 2017.10.12 22:42:53)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code fdfea5acabaaa0eafcfae4a6aefbf4fafffbf4faff)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507844573268 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507844573269 2017.10.12 22:42:53)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 2c2e7c28297b2c3b2f286a76292b2e2a7a2a782b2e)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507844625168 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507844625169 2017.10.12 22:43:45)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code dedada8cd8888fc8dcd19d858ad8dfd88dd9dbd8df)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2990          1507844625213 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507844625214 2017.10.12 22:43:45)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 0d095f0b5c5a0d1b585e1857080b590b080b590b59)
	(_ent
		(_time 1507834726219)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(7))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(7))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(7))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3343          1507844625253 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507844625254 2017.10.12 22:43:45)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 3c393e39396a682b3c337a676d3b383a6a3b3c3b38)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 70(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 71(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
		)
	)
	(_inst g3 0 72(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 73(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__69(_arch 1 0 69(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2123          1507844625470 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507844625471 2017.10.12 22:43:45)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 1713191112404a0016100e4c44111e1015111e1015)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507844625519 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507844625520 2017.10.12 22:43:45)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 46434344161146514542001c434144401040124144)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507845014471 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507845014472 2017.10.12 22:50:14)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9f9898909ac9ce899d90dcc4cb999e99cc989a999e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1507845014530 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507845014531 2017.10.12 22:50:14)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code cec99c9b9e99ced89b9ddb94cbc89ac8cbc89ac89a)
	(_ent
		(_time 1507845014528)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(8)(0))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(8)(1))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2123          1507845014606 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507845014607 2017.10.12 22:50:14)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 1c1b121a4d4b410b1d1b05474f1a151b1e1a151b1e)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507845014646 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507845014647 2017.10.12 22:50:14)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 4b4d4e494f1c4b5c484f0d114e4c494d1d4d1f4c49)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507845024557 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507845024558 2017.10.12 22:50:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code fdf8a8adfaabacebfff2bea6a9fbfcfbaefaf8fbfc)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1507845024597 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507845024598 2017.10.12 22:50:24)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2c292d287a7b2c3a797f3976292a782a292a782a78)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3361          1507845024638 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507845024639 2017.10.12 22:50:24)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 4b4f1a494f1d1f5c4b440d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 70(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 71(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk2))
		)
	)
	(_inst g3 0 72(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 73(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__69(_arch 1 0 69(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2123          1507845024678 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507845024679 2017.10.12 22:50:24)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 7a7f267a292d276d7b7d6321297c737d787c737d78)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507845024719 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507845024720 2017.10.12 22:50:24)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 999dce96c6ce998e9a9ddfc39c9e9b9fcf9fcd9e9b)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507845087347 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507845087348 2017.10.12 22:51:27)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4a4f4848481c1b5c484509111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1507845087391 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507845087392 2017.10.12 22:51:27)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 797c2e78752e796f2c2a6c237c7f2d7f7c7f2d7f2d)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3360          1507845087431 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507845087432 2017.10.12 22:51:27)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 989c9f97c6cecc8f9897dec3c99f9c9ece9f989f9c)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 70(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk2))
		)
	)
	(_inst g2 0 71(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 72(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 73(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__69(_arch 1 0 69(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2123          1507845087489 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507845087490 2017.10.12 22:51:27)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code d7d2dd84d2808ac0d6d0ce8c84d1ded0d5d1ded0d5)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507845087534 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507845087535 2017.10.12 22:51:27)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 05010303565205120601435f000207035303510207)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507845114313 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507845114314 2017.10.12 22:51:54)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a3acf1f4f3f5f2b5a1ace0f8f7a5a2a5f0a4a6a5a2)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1507845114354 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507845114355 2017.10.12 22:51:54)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c2cdc597c595c2d49791d798c7c496c4c7c496c496)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3359          1507845114393 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507845114394 2017.10.12 22:51:54)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f1ffa6a1a6a7a5e6f1feb7aaa0f6f5f7a7f6f1f6f5)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 70(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 71(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 72(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 73(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(20)(21)))))
			(line__69(_arch 1 0 69(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2123          1507845114434 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507845114435 2017.10.12 22:51:54)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 101f4d1612474d071117094b431619171216191712)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507845114475 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507845114476 2017.10.12 22:51:54)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 3f31693a3f683f283c3b79653a383d3969396b383d)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1507845313464 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1507845313465 2017.10.12 22:55:13)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 87d08089d3d1d6918588c4dcd3818681d480828186)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1507845314182 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1507845314183 2017.10.12 22:55:14)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 56010b55550156400305430c535002505350025002)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3366          1507845314236 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1507845314237 2017.10.12 22:55:14)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 95c3989ac6c3c18295c2d3cec4929193c392959291)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 71(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 72(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 73(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 74(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_sig (_int reg_a 1 0 18(_arch(_uni))))
		(_sig (_int reg_b 1 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int clk -1 0 22(_arch(_uni))))
		(_sig (_int clk1 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 24(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 25(_arch(_uni))))
		(_sig (_int alu_a 1 0 26(_arch(_uni))))
		(_sig (_int alu_b 1 0 27(_arch(_uni))))
		(_sig (_int alu_c 1 0 28(_arch(_uni))))
		(_sig (_int ins 1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 1 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(6)(13)(14)(16)(17)(21))(_sens(12))(_mon)(_read(4)(5)(8)(9)(18)(20)(21)))))
			(line__70(_arch 1 0 70(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2123          1507845314385 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1507845314386 2017.10.12 22:55:14)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 2176792422767c362026387a722728262327282623)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1507845314432 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1507845314433 2017.10.12 22:55:14)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 50060353060750475354160a555752560656045752)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191370201 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191370202 2017.10.16 23:02:50)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a6a0f2f1f3f0f7b0a4a9e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191371250 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191371251 2017.10.16 23:02:51)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code bdbaebe9eceabdabe8eea8e7b8bbe9bbb8bbe9bbe9)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2589          1508191371362 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191371363 2017.10.16 23:02:51)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 2a2c2b2e2d7d2a3d292e6c702f2d282c7c2c7e2d28)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191573788 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191573789 2017.10.16 23:06:13)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code efebe7bceab9bef9ede0acb4bbe9eee9bce8eae9ee)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191573835 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191573836 2017.10.16 23:06:13)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1e1a1b194e491e084b4d0b441b184a181b184a184a)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2589          1508191574005 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191574006 2017.10.16 23:06:14)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code cacf999fcd9dcaddc9ce8c90cfcdc8cc9ccc9ecdc8)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191605507 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191605508 2017.10.16 23:06:45)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d681d284838087c0d4d9958d82d0d7d085d1d3d0d7)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191605552 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191605553 2017.10.16 23:06:45)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 05525703055205135056105f000351030003510351)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2589          1508191605601 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191605602 2017.10.16 23:06:45)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 34623031666334233730726e313336326232603336)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191636196 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191636197 2017.10.16 23:07:16)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code b6b1e3e2e3e0e7a0b4b9f5ede2b0b7b0e5b1b3b0b7)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191636227 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191636228 2017.10.16 23:07:16)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code d5d2d587d582d5c38086c08fd0d381d3d0d381d381)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2589          1508191636278 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191636279 2017.10.16 23:07:16)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 04025302565304130700425e010306025202500306)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191670228 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191670229 2017.10.16 23:07:50)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a5f2a6f2f3f3f4b3a7aae6fef1a3a4a3f6a2a0a3a4)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191670259 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191670260 2017.10.16 23:07:50)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c4939291c593c4d29197d19ec1c290c2c1c290c290)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3372          1508191670306 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508191670307 2017.10.16 23:07:50)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f3a5f5a3a6a5a7e4f2fcb5a8a2f4f7f5a5f4f3f4f7)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 86(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 87(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 88(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 89(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20))(_sens(11))(_mon)(_read(4)(5)(8)(9)(17)(19)(20)(21(3))(21(2))(21(1))))))
			(line__85(_arch 1 0 85(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508191670339 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191670340 2017.10.16 23:07:50)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 124413154645120511165448171510144414461510)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191697584 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191697585 2017.10.16 23:08:17)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8482d18ad3d2d592868bc7dfd0828582d783818285)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191697631 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191697632 2017.10.16 23:08:17)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b3b5b3e7b5e4b3a5e6e0a6e9b6b5e7b5b6b5e7b5e7)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3372          1508191697662 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508191697663 2017.10.16 23:08:17)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d2d58280868486c5d3dd948983d5d6d484d5d2d5d6)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 86(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 87(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 88(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 89(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20))(_sens(11))(_mon)(_read(4)(5)(8)(9)(17)(19)(20)(21(3))(21(2))(21(1))))))
			(line__85(_arch 1 0 85(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2204          1508191697709 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1508191697710 2017.10.16 23:08:17)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 01075d0602565c160000185a520708060307080603)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_6_5))(2(d_11_10))(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508191697849 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191697850 2017.10.16 23:08:17)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8e89d9808dd98e998d8ac8d48b898c88d888da898c)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191741908 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191741909 2017.10.16 23:09:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code acf8fcfbacfafdbaaea3eff7f8aaadaaffaba9aaad)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191741955 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191741956 2017.10.16 23:09:01)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code db8fde898c8cdbcd8e88ce81dedd8fdddedd8fdd8f)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2204          1508191742002 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1508191742003 2017.10.16 23:09:01)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 0a5e510d595d571d0b0b1351590c030d080c030d08)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_6_5))(2(d_11_10))(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508191742033 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191742034 2017.10.16 23:09:02)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 297c792d767e293e2a2d6f732c2e2b2f7f2f7d2e2b)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191761127 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191761128 2017.10.16 23:09:21)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code bfb9bbebbae9eea9bdb0fce4ebb9beb9ecb8bab9be)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191761174 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191761175 2017.10.16 23:09:21)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code eee8bfbdbeb9eef8bbbdfbb4ebe8bae8ebe8bae8ba)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2204          1508191761221 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1508191761222 2017.10.16 23:09:21)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 1d1b121b4b4a400a1c1c04464e1b141a1f1b141a1f)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_6_5))(2(d_11_10))(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508191761252 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191761253 2017.10.16 23:09:21)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 3c3b3839396b3c2b3f387a66393b3e3a6a3a683b3e)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191764174 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191764175 2017.10.16 23:09:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a6a1a6f1f3f0f7b0a4a9e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191764221 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191764222 2017.10.16 23:09:24)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code d5d28087d582d5c38086c08fd0d381d3d0d381d381)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3397          1508191764252 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508191764253 2017.10.16 23:09:24)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f4f2f1a4a6a2a0e3f6f0b2afa5f3f0f2a2f3f4f3f0)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 95(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 96(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 97(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 98(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(17)(19)(20)(21(3))(21(2))(21(1))))))
			(line__94(_arch 1 0 94(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2204          1508191764299 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1508191764300 2017.10.16 23:09:24)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 2324282622747e3422223a7870252a2421252a2421)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_6_5))(2(d_11_10))(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508191764330 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191764331 2017.10.16 23:09:24)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 424442401615425541460418474540441444164540)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191884156 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191884157 2017.10.16 23:11:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 47144045131116514548041c134146411440424146)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191884203 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191884204 2017.10.16 23:11:24)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 76252477752176602325632c737022707370227022)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3407          1508191884234 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508191884235 2017.10.16 23:11:24)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 95c7979ac6c3c182979ad3cec4929193c392959291)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 102(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 103(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 104(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 105(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(3))(21(2))(21(1))))))
			(line__101(_arch 1 0 101(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2204          1508191884281 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1508191884282 2017.10.16 23:11:24)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code c497cb90c29399d3c5c5dd9f97c2cdc3c6c2cdc3c6)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_6_5))(2(d_11_10))(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508191884312 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191884313 2017.10.16 23:11:24)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e3b1e7b0b6b4e3f4e0e7a5b9e6e4e1e5b5e5b7e4e1)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191887531 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191887532 2017.10.16 23:11:27)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 76267477232027607479352d227077702571737077)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191887578 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191887579 2017.10.16 23:11:27)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code a5f5f2f2a5f2a5b3f0f6b0ffa0a3f1a3a0a3f1a3f1)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3407          1508191887609 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508191887610 2017.10.16 23:11:27)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code c495c391969290d3c6cb829f95c3c0c292c3c4c3c0)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 102(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 103(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 104(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 105(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(3))(21(2))(21(1))))))
			(line__101(_arch 1 0 101(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2204          1508191887656 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1508191887657 2017.10.16 23:11:27)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code f3a3f9a2f2a4aee4f2f2eaa8a0f5faf4f1f5faf4f1)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_6_5))(2(d_11_10))(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508191887687 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191887688 2017.10.16 23:11:27)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 124314154645120511165448171510144414461510)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191888828 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191888829 2017.10.16 23:11:28)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 87d78e89d3d1d6918588c4dcd3818681d480828186)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191888875 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191888876 2017.10.16 23:11:28)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b6e6eae2b5e1b6a0e3e5a3ecb3b0e2b0b3b0e2b0e2)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3407          1508191888906 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508191888907 2017.10.16 23:11:28)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d584d987868381c2d7da938e84d2d1d383d2d5d2d1)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 102(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 103(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 104(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 105(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(3))(21(2))(21(1))))))
			(line__101(_arch 1 0 101(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2204          1508191888953 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1508191888954 2017.10.16 23:11:28)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 045404030253591305051d5f57020d0306020d0306)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_6_5))(2(d_11_10))(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508191888984 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191888985 2017.10.16 23:11:28)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 237228277674233420276579262421257525772421)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508191979433 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508191979434 2017.10.16 23:12:59)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 787b2879232e296e7a773b232c7e797e2b7f7d7e79)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508191979464 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508191979465 2017.10.16 23:12:59)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 9794929895c09781c2c482cd9291c3919291c391c3)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3407          1508191979511 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508191979512 2017.10.16 23:12:59)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code c6c49393969092d1c4c9809d97c1c2c090c1c6c1c2)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 102(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 103(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 104(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 105(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(3))(21(2))(21(1))))))
			(line__101(_arch 1 0 101(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2204          1508191979556 sample
(_unit VHDL (ir 0 6(sample 0 19))
	(_version vd0)
	(_time 1508191979557 2017.10.16 23:12:59)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code f5f6ada4f2a2a8e2f4f4ecaea6f3fcf2f7f3fcf2f7)
	(_ent
		(_time 1507842355316)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int mem_r -1 0 12(_ent(_out))))
		(_port (_int addr1 0 0 13(_ent(_out))))
		(_port (_int addr2 0 0 14(_ent(_out))))
		(_port (_int addr3 0 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 20(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(3))(_mon)(_read(2(d_6_5))(2(d_11_10))(2(d_4_0))(2(d_9_5))(2(d_14_10))(2(d_31_16))(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(770)
		(514)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508191979605 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508191979606 2017.10.16 23:12:59)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 24267420767324332720627e212326227222702326)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192221205 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192221206 2017.10.16 23:17:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code edebbdbeeabbbcfbefe2aeb6b9ebecebbeeae8ebec)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192221252 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192221253 2017.10.16 23:17:01)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1c1a1a1b4a4b1c0a494f0946191a481a191a481a48)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2589          1508192221408 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192221409 2017.10.16 23:17:01)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b8bfe8ece6efb8afbbbcfee2bdbfbabeeebeecbfba)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192243627 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192243628 2017.10.16 23:17:23)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8383808dd3d5d295818cc0d8d7858285d084868582)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192243674 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192243675 2017.10.16 23:17:23)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code b2b2e4e6b5e5b2a4e7e1a7e8b7b4e6b4b7b4e6b4e6)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3445          1508192243705 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192243706 2017.10.16 23:17:23)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d1d0d783868785c6d385978a80d6d5d787d6d1d6d5)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 104(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 105(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 106(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 107(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(3))(21(2))(21(1))))))
			(line__103(_arch 1 0 103(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2200          1508192243752 sample
(_unit VHDL (ir 0 6(sample 0 20))
	(_version vd0)
	(_time 1508192243753 2017.10.16 23:17:23)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 00000a0702575d170153195b530609070206090702)
	(_ent
		(_time 1508192221390)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 21(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12))(_sens(3))(_mon)(_read(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508192243784 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192243785 2017.10.16 23:17:23)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 1f1e1e181f481f081c1b59451a181d1949194b181d)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192337931 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192337932 2017.10.16 23:18:57)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code dc8edf8edc8a8dcaded39f8788daddda8fdbd9dadd)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192337978 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192337979 2017.10.16 23:18:57)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 0b595c0d5c5c0b1d5e581e510e0d5f0d0e0d5f0d5f)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192338009 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192338010 2017.10.16 23:18:58)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 2a792d2e2d7c7e3d287a6c717b2d2e2c7c2d2a2d2e)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2200          1508192338056 sample
(_unit VHDL (ir 0 6(sample 0 20))
	(_version vd0)
	(_time 1508192338057 2017.10.16 23:18:58)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 590b535b520e044e580a40020a5f505e5b5f505e5b)
	(_ent
		(_time 1508192221390)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 21(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 21(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12))(_sens(3))(_mon)(_read(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508192338087 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192338088 2017.10.16 23:18:58)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 782b7979262f786f7b7c3e227d7f7a7e2e7e2c7f7a)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000010000001000110101000101101"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192768919 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192768920 2017.10.16 23:26:08)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6464636433323572666b273f306265623763616265)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192768962 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192768963 2017.10.16 23:26:08)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 9393c19c95c49385c6c086c99695c7959695c795c7)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192768997 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192768998 2017.10.16 23:26:08)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code b3b2b1e7e6e5e7a4b1e3f5e8e2b4b7b5e5b4b3b4b7)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508192769044 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192769045 2017.10.16 23:26:09)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e1e0e5b2b6b6e1f6e2e5a7bbe4e6e3e7b7e7b5e6e3)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192777231 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192777232 2017.10.16 23:26:17)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code ddd3da8fda8b8ccbdfd29e8689dbdcdb8edad8dbdc)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192777262 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192777263 2017.10.16 23:26:17)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code fcf2aeacaaabfceaa9afe9a6f9faa8faf9faa8faa8)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192777309 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192777310 2017.10.16 23:26:17)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 2b24282f2f7d7f3c297b6d707a2c2f2d7d2c2b2c2f)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508192777356 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192777357 2017.10.16 23:26:17)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 5a555f595d0d5a4d595e1c005f5d585c0c5c0e5d58)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192803763 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192803764 2017.10.16 23:26:43)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 80d3d48ed3d6d196828fc3dbd4868186d387858681)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192803810 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192803811 2017.10.16 23:26:43)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code affcaef8fcf8afb9fafcbaf5aaa9fba9aaa9fba9fb)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192803841 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192803842 2017.10.16 23:26:43)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code ce9c9f9bcd989ad9cc9e88959fc9cac898c9cec9ca)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508192803890 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192803891 2017.10.16 23:26:43)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code fdafaaadffaafdeafef9bba7f8fafffbabfba9faff)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192819822 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192819823 2017.10.16 23:26:59)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3f3b6a3a3a696e293d307c646b393e396c383a393e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192819857 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192819858 2017.10.16 23:26:59)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 5e5a5e5d0e095e480b0d4b045b580a585b580a580a)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192819888 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192819889 2017.10.16 23:26:59)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 7d782d7c7f2b296a7f2d3b262c7a797b2b7a7d7a79)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508192819937 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192819938 2017.10.16 23:26:59)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code aca9fafba9fbacbbafa8eaf6a9abaeaafaaaf8abae)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192839037 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192839038 2017.10.16 23:27:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5150585203070047535e120a055750570256545750)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192839070 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192839071 2017.10.16 23:27:19)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 71702d70752671672422642b747725777477257725)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192839115 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192839116 2017.10.16 23:27:19)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code a0a0acf7f6f6f4b7a2f0e6fbf1a7a4a6f6a7a0a7a4)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508192839150 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192839151 2017.10.16 23:27:19)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code bfbfb5ebbfe8bfa8bcbbf9e5bab8bdb9e9b9ebb8bd)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192856508 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192856509 2017.10.16 23:27:36)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8edadc8088d8df988c81cdd5da888f88dd898b888f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192856648 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192856649 2017.10.16 23:27:36)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1b4f1b1c4c4c1b0d4e480e411e1d4f1d1e1d4f1d4f)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192856726 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192856727 2017.10.16 23:27:36)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 693c3969363f3d7e6b392f32386e6d6f3f6e696e6d)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508192856789 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192856790 2017.10.16 23:27:36)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code a7f2f1f0f6f0a7b0a4a3e1fda2a0a5a1f1a1f3a0a5)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192880939 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192880940 2017.10.16 23:28:00)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code f4f3a7a4a3a2a5e2f6fbb7afa0f2f5f2a7f3f1f2f5)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192880970 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192880971 2017.10.16 23:28:00)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 131414141544130546400649161547151615471547)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192881017 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192881018 2017.10.16 23:28:01)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 424415401614165540120419134546441445424546)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2512          1508192881048 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508192881049 2017.10.16 23:28:01)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 61663b6062363c766760783a326768666367686663)
	(_ent
		(_time 1508192777338)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance1 2 0 17(_ent(_out))))
		(_port (_int instance2 2 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(14))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_14_10))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508192881095 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192881096 2017.10.16 23:28:01)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9096c19fc6c790879394d6ca95979296c696c49792)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192892283 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192892284 2017.10.16 23:28:12)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 44464d4613121552464b071f104245421743414245)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192892328 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192892329 2017.10.16 23:28:12)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 73712f727524736526206629767527757675277527)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3452          1508192892361 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192892362 2017.10.16 23:28:12)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 92919e9dc6c4c68590c2d4c9c3959694c495929596)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 108(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 109(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 110(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
		)
	)
	(_inst g4 0 111(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int mem_r -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 30(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 30(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 31(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 32(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(20)(21(3))(21(2))(21(1))(21(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21(0))(21(3))(21(2))(21(1))))))
			(line__107(_arch 1 0 107(_assignment (_trgt(21(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2535          1508192892408 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508192892409 2017.10.16 23:28:12)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code c1c3c095c2969cd6c7c0d89a92c7c8c6c3c7c8c6c3)
	(_ent
		(_time 1508192777338)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance1 2 0 17(_ent(_out))))
		(_port (_int instance2 2 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13(d_31_5))(13(d_4_0))(14))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_14_10))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508192892439 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192892440 2017.10.16 23:28:12)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e0e3eab3b6b7e0f7e3e4a6bae5e7e2e6b6e6b4e7e2)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192934033 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192934034 2017.10.16 23:28:54)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 693a3a69333f387f6b662a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192934065 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192934066 2017.10.16 23:28:54)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 89da8f8785de899fdcda9cd38c8fdd8f8c8fdd8fdd)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3588          1508192934111 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192934112 2017.10.16 23:28:54)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code b8eaeeece6eeecafbbbffee3e9bfbcbeeebfb8bfbc)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 110(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 111(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 112(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance1)(inst1))
			((instance2)(inst2))
		)
	)
	(_inst g4 0 113(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst1 1 0 29(_arch(_uni))))
		(_sig (_int inst2 1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__109(_arch 1 0 109(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2535          1508192934143 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508192934144 2017.10.16 23:28:54)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code d7848c84d2808ac0d1d6ce8c84d1ded0d5d1ded0d5)
	(_ent
		(_time 1508192777338)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance1 2 0 17(_ent(_out))))
		(_port (_int instance2 2 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13(d_31_5))(13(d_4_0))(14))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_14_10))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508192934190 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192934191 2017.10.16 23:28:54)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 06545700565106110502405c030104005000520104)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192973300 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192973301 2017.10.16 23:29:33)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code cbc5ce9eca9d9addc9c488909fcdcacd98cccecdca)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192973331 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192973332 2017.10.16 23:29:33)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code eae4bab9bebdeafcbfb9ffb0efecbeecefecbeecbe)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3588          1508192973378 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192973379 2017.10.16 23:29:33)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 1916181e464f4d0e1a1e5f42481e1d1f4f1e191e1d)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 110(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 111(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 112(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance1)(inst1))
			((instance2)(inst2))
		)
	)
	(_inst g4 0 113(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst1 1 0 29(_arch(_uni))))
		(_sig (_int inst2 1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__109(_arch 1 0 109(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508192973456 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192973457 2017.10.16 23:29:33)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 67686067363067706463213d626065613161336065)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508192991331 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508192991332 2017.10.16 23:29:51)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3a6f693f386c6b2c383579616e3c3b3c693d3f3c3b)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508192991378 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508192991379 2017.10.16 23:29:51)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 693c6f69653e697f3c3a7c336c6f3d6f6c6f3d6f3d)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3588          1508192991409 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508192991410 2017.10.16 23:29:51)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 88dcde86d6dedc9f8b8fced3d98f8c8ede8f888f8c)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 110(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 111(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 112(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance1)(inst1))
			((instance2)(inst2))
		)
	)
	(_inst g4 0 113(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst1 1 0 29(_arch(_uni))))
		(_sig (_int inst2 1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__109(_arch 1 0 109(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508192991456 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508192991457 2017.10.16 23:29:51)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b7e3e7e3e6e0b7a0b4b3f1edb2b0b5b1e1b1e3b0b5)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193002316 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193002317 2017.10.16 23:30:02)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2373242773757235212c6078772522257024262522)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193002363 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193002364 2017.10.16 23:30:02)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 520200515505524407014708575406545754065406)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3588          1508193002394 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508193002395 2017.10.16 23:30:02)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 71207370262725667276372a207675772776717675)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 110(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 111(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 112(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance1)(inst1))
			((instance2)(inst2))
		)
	)
	(_inst g4 0 113(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst1 1 0 29(_arch(_uni))))
		(_sig (_int inst2 1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__109(_arch 1 0 109(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2583          1508193002441 sample
(_unit VHDL (ir 0 6(sample 0 23))
	(_version vd0)
	(_time 1508193002442 2017.10.16 23:30:02)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a0f0aff6a2f7fdb7a6f7b9fbf3a6a9a7a2a6a9a7a2)
	(_ent
		(_time 1508193002439)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance1 2 0 17(_ent(_out))))
		(_port (_int instance2 2 0 18(_ent(_out))))
		(_port (_int ins_s -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 24(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13(d_31_5))(13(d_4_0))(14)(15))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_14_10))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508193002472 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193002473 2017.10.16 23:30:02)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code bfeebbebbfe8bfa8bcbbf9e5bab8bdb9e9b9ebb8bd)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193073442 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193073443 2017.10.16 23:31:13)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code f8feaba8a3aea9eefaf7bba3acfef9feabfffdfef9)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193073489 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193073490 2017.10.16 23:31:13)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 27212023257027317274327d222173212221732173)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2583          1508193073598 sample
(_unit VHDL (ir 0 6(sample 0 23))
	(_version vd0)
	(_time 1508193073599 2017.10.16 23:31:13)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 9492ce9a92c3c98392c38dcfc7929d9396929d9396)
	(_ent
		(_time 1508193002438)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance1 2 0 17(_ent(_out))))
		(_port (_int instance2 2 0 18(_ent(_out))))
		(_port (_int ins_s -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 24(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13(d_31_5))(13(d_4_0))(14)(15))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_14_10))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508193073661 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193073662 2017.10.16 23:31:13)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d2d583808685d2c5d1d69488d7d5d0d484d486d5d0)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193095505 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193095506 2017.10.16 23:31:35)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 26262522737077302429657d722027207521232027)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193095550 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193095551 2017.10.16 23:31:35)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 55550356550255430006400f505301535053015301)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3636          1508193095583 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508193095584 2017.10.16 23:31:35)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 74757275262220637777322f257370722273747370)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 114(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 115(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 116(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance1)(inst1))
			((instance2)(inst2))
		)
	)
	(_inst g4 0 117(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst1 1 0 29(_arch(_uni))))
		(_sig (_int inst2 1 0 30(_arch(_uni))))
		(_sig (_int ins_s -1 0 31(_arch(_uni))))
		(_sig (_int mem_r -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 33(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 33(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 34(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 34(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 35(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(23)(24(3))(24(2))(24(1))(24(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(21)(22)(23)(24(0))(24(3))(24(2))(24(1))))))
			(line__113(_arch 1 0 113(_assignment (_trgt(24(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2583          1508193095628 sample
(_unit VHDL (ir 0 6(sample 0 23))
	(_version vd0)
	(_time 1508193095629 2017.10.16 23:31:35)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a3a3a8f5a2f4feb4a5f4baf8f0a5aaa4a1a5aaa4a1)
	(_ent
		(_time 1508193002438)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance1 2 0 17(_ent(_out))))
		(_port (_int instance2 2 0 18(_ent(_out))))
		(_port (_int ins_s -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 24(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13(d_31_5))(13(d_4_0))(14)(15))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_14_10))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508193095661 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193095662 2017.10.16 23:31:35)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code c2c3c2979695c2d5c1c68498c7c5c0c494c496c5c0)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193273815 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193273816 2017.10.16 23:34:33)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code afa8fff8aaf9feb9ada0ecf4fba9aea9fca8aaa9ae)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193274596 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193274597 2017.10.16 23:34:34)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code bcbbbce8eaebbcaae9efa9e6b9bae8bab9bae8bae8)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2434          1508193274658 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508193274659 2017.10.16 23:34:34)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code fafda7aba9ada7edfcf5e3a1a9fcf3fdf8fcf3fdf8)
	(_ent
		(_time 1508193274645)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508193274692 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193274693 2017.10.16 23:34:34)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 1a1c4d1d1d4d1a0d191e5c401f1d181c4c1c4e1d18)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193295551 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193295552 2017.10.16 23:34:55)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9595c29ac3c3c483979ad6cec1939493c692909394)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193295598 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193295599 2017.10.16 23:34:55)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c4c4c691c593c4d29197d19ec1c290c2c1c290c290)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3569          1508193295642 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508193295643 2017.10.16 23:34:55)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f3f2a1a3a6a5a7e4f0f2b5a8a2f4f7f5a5f4f3f4f7)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2434          1508193295676 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508193295677 2017.10.16 23:34:55)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 12131b1412454f05141d0b4941141b1510141b1510)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50463234 514)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508193295848 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193295849 2017.10.16 23:34:55)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code bebebceabde9bea9bdbaf8e4bbb9bcb8e8b8eab9bc)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193421369 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193421370 2017.10.16 23:37:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0a09590c085c5b1c080549515e0c0b0c590d0f0c0b)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193421416 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193421417 2017.10.16 23:37:01)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 383b3e3d356f382e6d6b2d623d3e6c3e3d3e6c3e6c)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3569          1508193421447 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508193421448 2017.10.16 23:37:01)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 585a0e5b060e0c4f5b591e03095f5c5e0e5f585f5c)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508193421494 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193421495 2017.10.16 23:37:01)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8785d789d6d087908483c1dd82808581d181d38085)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193432931 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193432932 2017.10.16 23:37:12)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 343a3d3163626522363b776f603235326733313235)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193432978 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193432979 2017.10.16 23:37:12)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 636d3f636534637536307639666537656665376537)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3569          1508193433009 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508193433010 2017.10.16 23:37:13)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 828d8e8cd6d4d6958183c4d9d3858684d485828586)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2434          1508193433056 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508193433057 2017.10.16 23:37:13)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code b1bfb0e4b2e6eca6b7e5a8eae2b7b8b6b3b7b8b6b3)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508193433101 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193433102 2017.10.16 23:37:13)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e0efeab3b6b7e0f7e3e4a6bae5e7e2e6b6e6b4e7e2)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193475133 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193475134 2017.10.16 23:37:55)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0f0b5a090a595e190d004c545b090e095c080a090e)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193475166 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193475167 2017.10.16 23:37:55)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2e2a2e2a7e792e387b7d3b742b287a282b287a287a)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3569          1508193475211 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508193475212 2017.10.16 23:37:55)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 5d580d5e5f0b094a5e5c1b060c5a595b0b5a5d5a59)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2434          1508193475244 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508193475245 2017.10.16 23:37:55)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 7d79207d2b2a206a7b2864262e7b747a7f7b747a7f)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_9_5))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508193475291 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193475292 2017.10.16 23:37:55)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code abaefdfcaffcabbca8afedf1aeaca9adfdadffaca9)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508193508528 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508193508529 2017.10.16 23:38:28)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7e29297f78282f687c713d252a787f782d797b787f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508193508559 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508193508560 2017.10.16 23:38:28)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 9dca9f92ccca9d8bc8ce88c7989bc99b989bc99bc9)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3569          1508193508606 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508193508607 2017.10.16 23:38:28)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code cc9a9e99c99a98dbcfcd8a979dcbc8ca9acbcccbc8)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2234          1508193508651 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508193508652 2017.10.16 23:38:28)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code fbaca4aaabaca6ecfdaee2a0a8fdf2fcf9fdf2fcf9)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13))(_sens(3))(_read(2(d_9_5))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508193508699 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508193508700 2017.10.16 23:38:28)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 2a7f282e2d7d2a3d292e6c702f2d282c7c2c7e2d28)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508194128599 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508194128600 2017.10.16 23:48:48)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code aca8a8fbacfafdbaaea3eff7f8aaadaaffaba9aaad)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508194128646 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508194128647 2017.10.16 23:48:48)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code dbdf8a898c8cdbcd8e88ce81dedd8fdddedd8fdd8f)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3590          1508194128692 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508194128693 2017.10.16 23:48:48)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 0a0f080c0d5c5e1d090b4c515b0d0e0c5c0d0a0d0e)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2234          1508194128737 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508194128738 2017.10.16 23:48:48)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 393d363d326e642e3f6c20626a3f303e3b3f303e3b)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13))(_sens(3))(_read(2(d_9_5))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508194128771 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508194128772 2017.10.16 23:48:48)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 585d5c5b060f584f5b5c1e025d5f5a5e0e5e0c5f5a)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508194378252 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508194378264 2017.10.16 23:52:58)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e4b4e1b7b3b2b5f2e6eba7bfb0e2e5e2b7e3e1e2e5)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508194378299 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508194378300 2017.10.16 23:52:58)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 035352050554031556501659060557050605570557)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3590          1508194378344 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508194378345 2017.10.16 23:52:58)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 326333376664662531337469633536346435323536)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2234          1508194378377 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508194378378 2017.10.16 23:52:58)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 52025e5052050f4554074b0901545b5550545b5550)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13))(_sens(3))(_read(2(d_9_5))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508194378424 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508194378425 2017.10.16 23:52:58)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 80d1878ed6d780978384c6da85878286d686d48782)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508194595646 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508194595647 2017.10.16 23:56:35)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1311141443454205111c5048471512154014161512)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508194595677 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508194595678 2017.10.16 23:56:35)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 323060373565322467612768373466343734663466)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3590          1508194595724 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508194595725 2017.10.16 23:56:35)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 61626361363735766260273a306665673766616665)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2243          1508194595755 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508194595756 2017.10.16 23:56:35)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 80828f8f82d7dd9786d599dbd38689878286898782)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(12(d_31_5))(12(d_4_0))(13))(_sens(3))(_read(2(d_6_5))(2(d_9_5))(2(d_1_0))(2(d_11_10))(2(d_31_16))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 33751554 33686018 33686274)
		(33686018 33751554 50463234 50528770)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(50528770 770)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508194595802 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508194595803 2017.10.16 23:56:35)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code afacabf8aff8afb8acabe9f5aaa8ada9f9a9fba8ad)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508195285607 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508195285608 2017.10.17 00:08:05)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3461613163626522363b776f603235326733313235)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508195286310 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508195286311 2017.10.17 00:08:06)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code f3a6f1a3f5a4f3e5a6a0e6a9f6f5a7f5f6f5a7f5a7)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3590          1508195286357 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508195286358 2017.10.17 00:08:06)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 227126267674763521236479732526247425222526)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2589          1508195286406 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508195286407 2017.10.17 00:08:06)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 51025352060651465255170b545653570757055653)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508195517440 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508195517441 2017.10.17 00:11:57)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d8dbdf8a838e89cedad79b838cded9de8bdfddded9)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508195517471 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508195517472 2017.10.17 00:11:57)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code f7f4a5a7f5a0f7e1a2a4e2adf2f1a3f1f2f1a3f1a3)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3590          1508195517518 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508195517519 2017.10.17 00:11:57)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 26242522767072312527607d772122207021262122)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2232          1508195517549 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508195517550 2017.10.17 00:11:57)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 45464b464212185243155c1e16434c4247434c4247)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13))(_sens(3))(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508195517596 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508195517597 2017.10.17 00:11:57)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 74767175262374637770322e717376722272207376)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508195529522 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508195529523 2017.10.17 00:12:09)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 06080100535057100409455d520007005501030007)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508195529569 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508195529570 2017.10.17 00:12:09)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 353b6730356235236066206f303361333033613361)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3590          1508195529600 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508195529601 2017.10.17 00:12:09)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 545b5657060200435755120f055350520253545350)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2432          1508195529647 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508195529648 2017.10.17 00:12:09)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 838d8c8c82d4de9485d39ad8d0858a8481858a8481)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508195529694 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508195529695 2017.10.17 00:12:09)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b2bdb6e6e6e5b2a5b1b6f4e8b7b5b0b4e4b4e6b5b0)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508195988287 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508195988288 2017.10.17 00:19:48)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 131d141443454205111c5048471512154014161512)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508195988320 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508195988321 2017.10.17 00:19:48)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 333d61363564332566602669363567353635673567)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3590          1508195988367 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508195988368 2017.10.17 00:19:48)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 626d60623634367561632439336566643465626566)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2432          1508195988399 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508195988400 2017.10.17 00:19:48)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 818f8e8e82d6dc96868698dad28788868387888683)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508195988445 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508195988446 2017.10.17 00:19:48)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b0bfb4e4e6e7b0a7b3b4f6eab5b7b2b6e6b6e4b7b2)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508196107873 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508196107874 2017.10.17 00:21:47)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2e2d262a28787f382c216d757a282f287d292b282f)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508196107918 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508196107919 2017.10.17 00:21:47)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 5c5f015f0a0b5c4a090f4906595a085a595a085a08)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3590          1508196107951 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508196107952 2017.10.17 00:21:47)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 7c7e717d792a286b7f7d3a272d7b787a2a7b7c7b78)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 116(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 117(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 118(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 119(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int clk2 -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 24(_arch(_uni))))
		(_sig (_int alu_a 1 0 25(_arch(_uni))))
		(_sig (_int alu_b 1 0 26(_arch(_uni))))
		(_sig (_int alu_c 1 0 27(_arch(_uni))))
		(_sig (_int ins 1 0 28(_arch(_uni))))
		(_sig (_int inst 1 0 29(_arch(_uni))))
		(_sig (_int ins_s -1 0 30(_arch(_uni))))
		(_sig (_int mem_r -1 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 33(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(6)(12)(13)(15)(16)(22)(23(3))(23(2))(23(1))(23(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(14)(17)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__115(_arch 1 0 115(_assignment (_trgt(23(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2448          1508196107998 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508196107999 2017.10.17 00:21:47)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code aba8abfdfbfcf6bcacacb2f0f8ada2aca9ada2aca9)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508196108029 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508196108030 2017.10.17 00:21:48)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code cac8c19fcd9dcaddc9ce8c90cfcdc8cc9ccc9ecdc8)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000000000010000000010"\))((_string \"00000010000001000011110001011101"\))((_string \"00000010000001000001011010000000"\))((_string \"00000010000001000000001101110110"\))((_string \"00000010000001000111100011110010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2589          1508196326595 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508196326596 2017.10.17 00:25:26)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8cdad88289db8c9b8f88cad6898b8e8ada8ad88b8e)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508196907508 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508196907509 2017.10.17 00:35:07)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c6c89493939097d0c4c9859d92c0c7c095c1c3c0c7)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508196907555 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508196907556 2017.10.17 00:35:07)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code f5fbf2a5f5a2f5e3a0a6e0aff0f3a1f3f0f3a1f3a1)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3500          1508196907602 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508196907603 2017.10.17 00:35:07)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 242b742076727033272a627f752320227223242320)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 23(_arch(_uni))))
		(_sig (_int alu_a 1 0 24(_arch(_uni))))
		(_sig (_int alu_b 1 0 25(_arch(_uni))))
		(_sig (_int alu_c 1 0 26(_arch(_uni))))
		(_sig (_int ins 1 0 27(_arch(_uni))))
		(_sig (_int inst 1 0 28(_arch(_uni))))
		(_sig (_int ins_s -1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2448          1508196907678 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508196907679 2017.10.17 00:35:07)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 727c2f7272252f6575756b2921747b7570747b7570)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508196907758 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508196907759 2017.10.17 00:35:07)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code c0cf96959697c0d7c3c4869ac5c7c2c696c694c7c2)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508197736598 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508197736599 2017.10.17 00:48:56)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6c696e6c6c3a3d7a6e632f37386a6d6a3f6b696a6d)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508197737258 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508197737259 2017.10.17 00:48:57)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code fcf9adacaaabfceaa9afe9a6f9faa8faf9faa8faa8)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3500          1508197737320 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508197737321 2017.10.17 00:48:57)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 3b3f393e3f6d6f2c38357d606a3c3f3d6d3c3b3c3f)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 23(_arch(_uni))))
		(_sig (_int alu_a 1 0 24(_arch(_uni))))
		(_sig (_int alu_b 1 0 25(_arch(_uni))))
		(_sig (_int alu_c 1 0 26(_arch(_uni))))
		(_sig (_int ins 1 0 27(_arch(_uni))))
		(_sig (_int inst 1 0 28(_arch(_uni))))
		(_sig (_int ins_s -1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2466          1508197737367 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508197737368 2017.10.17 00:48:57)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 6a6f656b393d377d6d6a7331396c636d686c636d68)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508197737414 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508197737415 2017.10.17 00:48:57)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 989c9c97c6cf988f9b9cdec29d9f9a9ece9ecc9f9a)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508197741522 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508197741523 2017.10.17 00:49:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a6a4a1f1f3f0f7b0a4a9e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1507834725513)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3041          1508197741555 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508197741556 2017.10.17 00:49:01)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c5c79790c592c5d39096d09fc0c391c3c0c391c391)
	(_ent
		(_time 1507845014527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in))))
		(_port (_int clk -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__24(_arch 1 0 24(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__25(_arch 2 0 25(_prcs (_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3500          1508197741602 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508197741603 2017.10.17 00:49:01)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f4f7f6a4a6a2a0e3f7fab2afa5f3f0f2a2f3f4f3f0)
	(_ent
		(_time 1507842085971)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr 0 0 10(_arch(_uni))))
		(_sig (_int addr1 0 0 11(_arch(_uni))))
		(_sig (_int addr2 0 0 12(_arch(_uni))))
		(_sig (_int addr3 0 0 13(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 14(_arch(_uni))))
		(_sig (_int output2 1 0 15(_arch(_uni))))
		(_sig (_int input 1 0 16(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 17(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 18(_arch(_uni))))
		(_sig (_int reg_sb 3 0 19(_arch(_uni))))
		(_sig (_int reg_sc 3 0 20(_arch(_uni))))
		(_sig (_int clk -1 0 21(_arch(_uni))))
		(_sig (_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int memen -1 0 23(_arch(_uni))))
		(_sig (_int alu_a 1 0 24(_arch(_uni))))
		(_sig (_int alu_b 1 0 25(_arch(_uni))))
		(_sig (_int alu_c 1 0 26(_arch(_uni))))
		(_sig (_int ins 1 0 27(_arch(_uni))))
		(_sig (_int inst 1 0 28(_arch(_uni))))
		(_sig (_int ins_s -1 0 29(_arch(_uni))))
		(_sig (_int mem_r -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs (_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2466          1508197741647 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508197741648 2017.10.17 00:49:01)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 23212d2622747e3424233a7870252a2421252a2421)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508197741680 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508197741681 2017.10.17 00:49:01)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 424147401615425541460418474540441444164540)
	(_ent
		(_time 1507837722709)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2466          1508197741727 sample
(_unit VHDL (ir 0 6(sample 0 22))
	(_version vd0)
	(_time 1508197741728 2017.10.17 00:49:01)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 71737f7172262c667671682a227778767377787673)
	(_ent
		(_time 1508193274644)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int ins 2 0 8(_ent(_in))))
		(_port (_int clk -1 0 8(_ent(_in)(_event))))
		(_port (_int memen -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 10(_ent(_out))))
		(_port (_int reg_b 3 0 11(_ent(_out))))
		(_port (_int reg_c 3 0 12(_ent(_out))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_port (_int addr1 0 0 14(_ent(_out))))
		(_port (_int addr2 0 0 15(_ent(_out))))
		(_port (_int addr3 0 0 16(_ent(_out))))
		(_port (_int instance 2 0 17(_ent(_out))))
		(_port (_int ins_s -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 1251          1508405432905 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508405432907 2017.10.19 10:30:32)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code de8ddc8cd8888fc8dcd19d858ad8dfd88dd9dbd8df)
	(_ent
		(_time 1508405432887)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3450          1508405433125 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508405433126 2017.10.19 10:30:33)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b9ebb9ede6efedaebab7ffe2e8bebdbfefbeb9bebd)
	(_ent
		(_time 1508405433106)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2427          1508405433207 sample
(_unit VHDL(ir 0 6(sample 0 22))
	(_version vd7)
	(_time 1508405433208 2017.10.19 10:30:33)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 07540b0002505a1000071e5c54010e0005010e0005)
	(_ent
		(_time 1508405433190)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508405433286 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508405433287 2017.10.19 10:30:33)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 55075256060255425651130f505257530353015257)
	(_ent
		(_time 1508405433269)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508405450246 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508405450247 2017.10.19 10:30:50)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8e8a888088d8df988c81cdd5da888f88dd898b888f)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3450          1508405450387 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508405450388 2017.10.19 10:30:50)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 1b1e171c1f4d4f0c18155d404a1c1f1d4d1c1b1c1f)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2427          1508405450458 sample
(_unit VHDL(ir 0 6(sample 0 22))
	(_version vd7)
	(_time 1508405450459 2017.10.19 10:30:50)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 696d6868623e347e6e6970323a6f606e6b6f606e6b)
	(_ent
		(_time 1508405433189)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508405450530 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508405450531 2017.10.19 10:30:50)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code a8ada2fff6ffa8bfabaceef2adafaaaefeaefcafaa)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508405459737 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508405459738 2017.10.19 10:30:59)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code aaa8f8fda8fcfbbca8a5e9f1feacabacf9adafacab)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508405459820 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508405459821 2017.10.19 10:30:59)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code f9fbfea9f5aef9efafffeca3fcffadfffcffadffad)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3450          1508405459888 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508405459889 2017.10.19 10:30:59)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 37346732666163203439716c663033316130373033)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2427          1508405459959 sample
(_unit VHDL(ir 0 6(sample 0 22))
	(_version vd7)
	(_time 1508405459960 2017.10.19 10:30:59)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 8587d88a82d2d89282859cded6838c8287838c8287)
	(_ent
		(_time 1508405433189)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508405460033 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508405460034 2017.10.19 10:31:00)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d3d085818684d3c4d0d79589d6d4d1d585d587d4d1)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508405468560 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508405468561 2017.10.19 10:31:08)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 27277023737176312528647c732126217420222126)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3450          1508405468713 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508405468714 2017.10.19 10:31:08)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b3b2e1e7e6e5e7a4b0bdf5e8e2b4b7b5e5b4b3b4b7)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2427          1508405468788 sample
(_unit VHDL(ir 0 6(sample 0 22))
	(_version vd7)
	(_time 1508405468789 2017.10.19 10:31:08)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 0100080602565c160601185a520708060307080603)
	(_ent
		(_time 1508405433189)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508405468856 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508405468857 2017.10.19 10:31:08)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 40404242161740574344061a454742461646144742)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508405490360 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508405490361 2017.10.19 10:31:30)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4b1e4e494a1d1a5d494408101f4d4a4d184c4e4d4a)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3450          1508405490525 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508405490526 2017.10.19 10:31:30)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code e8bce8bbb6bebcffebe6aeb3b9efeceebeefe8efec)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2427          1508405490598 sample
(_unit VHDL(ir 0 6(sample 0 22))
	(_version vd7)
	(_time 1508405490599 2017.10.19 10:31:30)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 36633a3232616b2131362f6d65303f3134303f3134)
	(_ent
		(_time 1508405433189)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508405490680 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508405490681 2017.10.19 10:31:30)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 84d0838ad6d384938780c2de81838682d282d08386)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508405500942 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508405500943 2017.10.19 10:31:40)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9ecdcb9198c8cf889c91ddc5ca989f98cd999b989f)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508405501016 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508405501017 2017.10.19 10:31:41)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code ecbfecbfbabbecfabaeaf9b6e9eab8eae9eab8eab8)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3450          1508405501087 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508405501088 2017.10.19 10:31:41)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 2a787b2e2d7c7e3d29246c717b2d2e2c7c2d2a2d2e)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 117(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 118(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 119(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
		)
	)
	(_inst g4 0 120(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0)))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__116(_arch 1 0 116(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2427          1508405501152 sample
(_unit VHDL(ir 0 6(sample 0 22))
	(_version vd7)
	(_time 1508405501153 2017.10.19 10:31:41)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 782b2478722f256f7f7861232b7e717f7a7e717f7a)
	(_ent
		(_time 1508405433189)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 23(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 23(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508405501224 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508405501225 2017.10.19 10:31:41)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b7e5e0e3e6e0b7a0b4b3f1edb2b0b5b1e1b1e3b0b5)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508407041557 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508407041577 2017.10.19 10:57:21)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1c1d1d1b1c4a4d0a1e135f47481a1d1a4f1b191a1d)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508407041645 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508407041646 2017.10.19 10:57:21)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 5a5b0e590e0d5a4c0c5c4f005f5c0e5c5f5c0e5c0e)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508407041851 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508407041852 2017.10.19 10:57:21)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 26262522767126312522607c232124207020722124)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508407074560 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508407074561 2017.10.19 10:57:54)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code f4a4f5a4a3a2a5e2f6fbb7afa0f2f5f2a7f3f1f2f5)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508407074649 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508407074650 2017.10.19 10:57:54)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 421217404515425414445718474416444744164416)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508407074838 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508407074839 2017.10.19 10:57:54)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code feaffdaefda9fee9fdfab8a4fbf9fcf8a8f8aaf9fc)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508407103135 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508407103136 2017.10.19 10:58:23)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 96969799c3c0c7809499d5cdc2909790c591939097)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508407103205 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508407103206 2017.10.19 10:58:23)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code d5d58187d582d5c383d3c08fd0d381d3d0d381d381)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508407103381 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508407103382 2017.10.19 10:58:23)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8180828fd6d681968285c7db84868387d787d58683)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508407319686 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508407319687 2017.10.19 11:01:59)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 89dedd87d3dfd89f8b86cad2dd8f888fda8e8c8f88)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508407319763 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508407319764 2017.10.19 11:01:59)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code d780d685d580d7c181d1c28dd2d183d1d2d183d183)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508407319848 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508407319849 2017.10.19 11:01:59)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 25737721767371322923637e742221237322252221)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_output))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_output -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 1 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508407320017 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508407320018 2017.10.19 11:02:00)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d18785838686d1c6d2d5978bd4d6d3d787d785d6d3)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508407497714 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508407497715 2017.10.19 11:04:57)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code f8f8fca8a3aea9eefaf7bba3acfef9feabfffdfef9)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508407497797 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508407497798 2017.10.19 11:04:57)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 46461444451146501040531c434012404340124012)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2642          1508407497927 sample
(_unit VHDL(ir 0 6(sample 0 24))
	(_version vd7)
	(_time 1508407497928 2017.10.19 11:04:57)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code d3d3dc80d2848ec4d6d2ca8880d5dad4d1d5dad4d1)
	(_ent
		(_time 1508407497912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_out -1 0 19(_ent(_out))))
		(_port(_int pc_in 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 25(_arch(_uni(_string \"00000"\)))))
		(_sig(_int pc_out_sel -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14)(16)(17))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508407498003 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508407498004 2017.10.19 11:04:58)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 21202425767621362225677b242623277727752623)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508407522585 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508407522586 2017.10.19 11:05:22)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2376252773757235212c6078772522257024262522)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508407522655 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508407522656 2017.10.19 11:05:22)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 623731626535627434647738676436646764366436)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508407522720 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508407522721 2017.10.19 11:05:22)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b0e4b3e4e6e6e4a7bcb6f6ebe1b7b4b6e6b7b0b7b4)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_output))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_output -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2642          1508407522785 sample
(_unit VHDL(ir 0 6(sample 0 24))
	(_version vd7)
	(_time 1508407522786 2017.10.19 11:05:22)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code eebbe0bcb9b9b3f9ebeff7b5bde8e7e9ece8e7e9ec)
	(_ent
		(_time 1508407497911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_out -1 0 19(_ent(_out))))
		(_port(_int pc_in 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 25(_arch(_uni(_string \"00000"\)))))
		(_sig(_int pc_out_sel -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14)(16)(17))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508407522859 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508407522860 2017.10.19 11:05:22)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 2d7927292f7a2d3a2e296b77282a2f2b7b2b792a2f)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508407562820 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508407562821 2017.10.19 11:06:02)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4e4e4b4c48181f584c410d151a484f481d494b484f)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508407562907 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508407562908 2017.10.19 11:06:02)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code ababfbfcfcfcabbdfdadbef1aeadffadaeadffadff)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508407562976 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508407562977 2017.10.19 11:06:02)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code eaebeab9edbcbefde6ecacb1bbedeeecbcedeaedee)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_output))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_output -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2642          1508407563042 sample
(_unit VHDL(ir 0 6(sample 0 24))
	(_version vd7)
	(_time 1508407563043 2017.10.19 11:06:03)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 2828242d227f753f2d2931737b2e212f2a2e212f2a)
	(_ent
		(_time 1508407497911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_out -1 0 19(_ent(_out))))
		(_port(_int pc_in 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 25(_arch(_uni(_string \"00000"\)))))
		(_sig(_int pc_out_sel -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14)(16)(17))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508407563119 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508407563120 2017.10.19 11:06:03)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 76777177262176617572302c737174702070227174)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508407790875 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508407790876 2017.10.19 11:09:50)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3c6e6b393c6a6d2a3e337f67683a3d3a6f3b393a3d)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508407790948 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508407790949 2017.10.19 11:09:50)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 7a28787b2e2d7a6c2c7c6f207f7c2e7c7f7c2e7c2e)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508407791012 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508407791013 2017.10.19 11:09:51)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b9eaebede6efedaeb5bfffe2e8bebdbfefbeb9bebd)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_output))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_output -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2986          1508407791079 sample
(_unit VHDL(ir 0 6(sample 0 24))
	(_version vd7)
	(_time 1508407791080 2017.10.19 11:09:51)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 07540e0002505a1002531e5c54010e0005010e0005)
	(_ent
		(_time 1508407497911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_out -1 0 19(_ent(_out))))
		(_port(_int pc_in 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 25(_arch(_uni(_string \"00000"\)))))
		(_sig(_int pc_out_sel -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((memen)(_string \"0"\)))(_trgt(4)))))
			(line__29(_arch 1 0 29(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(8)))))
			(line__30(_arch 2 0 30(_assignment(_alias((pc_out)(_string \"0"\)))(_trgt(14)))))
			(line__31(_arch 3 0 31(_assignment(_alias((pc_out_sel)(_string \"0"\)))(_trgt(17)))))
			(line__32(_arch 4 0 32(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14)(16)(17))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
	)
	(_model . sample 5 -1)
)
I 000047 55 2570          1508407791143 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508407791144 2017.10.19 11:09:51)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 45174747161245524641031f404247431343114247)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508408245675 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508408245676 2017.10.19 11:17:25)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d88d8f8a838e89cedad79b838cded9de8bdfddded9)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508408245751 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508408245752 2017.10.19 11:17:25)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 26747222257126307020337c232072202320722072)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508408245814 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508408245815 2017.10.19 11:17:25)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 65366165363331726963233e346261633362656261)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_output))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_output -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2986          1508408245883 sample
(_unit VHDL(ir 0 6(sample 0 24))
	(_version vd7)
	(_time 1508408245884 2017.10.19 11:17:25)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code b3e1bae6b2e4eea4b6e7aae8e0b5bab4b1b5bab4b1)
	(_ent
		(_time 1508407497911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_out -1 0 19(_ent(_out))))
		(_port(_int pc_in 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 25(_arch(_uni(_string \"00000"\)))))
		(_sig(_int pc_out_sel -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((memen)(_string \"0"\)))(_trgt(4)))))
			(line__29(_arch 1 0 29(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(8)))))
			(line__30(_arch 2 0 30(_assignment(_alias((pc_out)(_string \"0"\)))(_trgt(14)))))
			(line__31(_arch 3 0 31(_assignment(_alias((pc_out_sel)(_string \"0"\)))(_trgt(17)))))
			(line__32(_arch 4 0 32(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14)(16)(17))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
	)
	(_model . sample 5 -1)
)
I 000047 55 2570          1508408245949 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508408245950 2017.10.19 11:17:25)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code f1a2f3a1a6a6f1e6f2f5b7abf4f6f3f7a7f7a5f6f3)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508408265590 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508408265591 2017.10.19 11:17:45)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code aaadfffda8fcfbbca8a5e9f1feacabacf9adafacab)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508408265669 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508408265670 2017.10.19 11:17:45)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code f8fff8a8f5aff8eeaefeeda2fdfeacfefdfeacfeac)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508408265733 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508408265734 2017.10.19 11:17:45)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 37316632666163203b31716c663033316130373033)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_output))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_output -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2986          1508408265795 sample
(_unit VHDL(ir 0 6(sample 0 24))
	(_version vd7)
	(_time 1508408265796 2017.10.19 11:17:45)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 757229757222286270216c2e26737c7277737c7277)
	(_ent
		(_time 1508407497911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_out -1 0 19(_ent(_out))))
		(_port(_int pc_in 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 25(_arch(_uni(_string \"00000"\)))))
		(_sig(_int pc_out_sel -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((memen)(_string \"0"\)))(_trgt(4)))))
			(line__29(_arch 1 0 29(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(8)))))
			(line__30(_arch 2 0 30(_assignment(_alias((pc_out)(_string \"0"\)))(_trgt(14)))))
			(line__31(_arch 3 0 31(_assignment(_alias((pc_out_sel)(_string \"0"\)))(_trgt(17)))))
			(line__32(_arch 4 0 32(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14)(16)(17))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
	)
	(_model . sample 5 -1)
)
I 000047 55 2570          1508408265856 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508408265857 2017.10.19 11:17:45)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b4b2e3e0e6e3b4a3b7b0f2eeb1b3b6b2e2b2e0b3b6)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508408640893 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508408640894 2017.10.19 11:24:00)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code ca98cc9fc89c9bdcc8c589919ecccbcc99cdcfcccb)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508408640967 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508408640968 2017.10.19 11:24:00)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 184a441f154f180e4e1e0d421d1e4c1e1d1e4c1e4c)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508408641059 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508408641060 2017.10.19 11:24:01)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 76257a77262022617a70302d277172702071767172)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_select))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_select -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2986          1508408641128 sample
(_unit VHDL(ir 0 6(sample 0 24))
	(_version vd7)
	(_time 1508408641129 2017.10.19 11:24:01)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code b5e7b4e0b2e2e8a2b0e1aceee6b3bcb2b7b3bcb2b7)
	(_ent
		(_time 1508407497911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_out -1 0 19(_ent(_out))))
		(_port(_int pc_in 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 25(_arch(_uni(_string \"00000"\)))))
		(_sig(_int pc_out_sel -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((memen)(_string \"0"\)))(_trgt(4)))))
			(line__29(_arch 1 0 29(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(8)))))
			(line__30(_arch 2 0 30(_assignment(_alias((pc_out)(_string \"0"\)))(_trgt(14)))))
			(line__31(_arch 3 0 31(_assignment(_alias((pc_out_sel)(_string \"0"\)))(_trgt(17)))))
			(line__32(_arch 4 0 32(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14)(16)(17))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(15)(16)(17)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
	)
	(_model . sample 5 -1)
)
I 000047 55 2570          1508408641207 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508408641208 2017.10.19 11:24:01)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 035008055654031400074559060401055505570401)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 2986          1508409035908 sample
(_unit VHDL(ir 0 6(sample 0 24))
	(_version vd7)
	(_time 1508409035909 2017.10.19 11:30:35)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code e1b3bdb3e2b6bcf6e5b3f8bab2e7e8e6e3e7e8e6e3)
	(_ent
		(_time 1508407497911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_out -1 0 19(_ent(_out))))
		(_port(_int pc_in 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 25(_arch(_uni(_string \"00000"\)))))
		(_sig(_int pc_out_sel -1 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((memen)(_string \"0"\)))(_trgt(4)))))
			(line__29(_arch 1 0 29(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(8)))))
			(line__30(_arch 2 0 30(_assignment(_alias((pc_out)(_string \"0"\)))(_trgt(14)))))
			(line__31(_arch 3 0 31(_assignment(_alias((pc_out_sel)(_string \"0"\)))(_trgt(17)))))
			(line__32(_arch 4 0 32(_prcs(_simple)(_trgt(16)(17)(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(14))(_sens(3))(_mon)(_read(16)(17)(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
	)
	(_model . sample 5 -1)
)
I 000047 55 1251          1508409752835 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508409752836 2017.10.19 11:42:32)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9acfcd9598cccb8c9895d9c1ce9c9b9cc99d9f9c9b)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508409752914 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508409752915 2017.10.19 11:42:32)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code d88dda8ad58fd8ce8edecd82ddde8cdeddde8cde8c)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508409752972 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508409752973 2017.10.19 11:42:32)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 17441310464143001b11514c461013114110171013)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_select))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_select -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508409753097 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508409753098 2017.10.19 11:42:33)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 94c7969bc6c394839790d2ce91939692c292c09396)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508409789899 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508409789900 2017.10.19 11:43:09)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6060616033363176626f233b346661663367656661)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508409789977 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508409789978 2017.10.19 11:43:09)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code aeaefaf9fef9aeb8f8a8bbf4aba8faa8aba8faa8fa)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508409790052 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508409790053 2017.10.19 11:43:10)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code fdfcf9adffaba9eaf1fbbba6acfaf9fbabfafdfaf9)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_select))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_select -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508409790275 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508409790276 2017.10.19 11:43:10)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d7d6d4858680d7c0d4d3918dd2d0d5d181d183d0d5)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508409804691 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508409804692 2017.10.19 11:43:24)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1e114e1918484f081c115d454a181f184d191b181f)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508409804755 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508409804756 2017.10.19 11:43:24)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 6c63696c3a3b6c7a3a6a7936696a386a696a386a38)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508409804816 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508409804817 2017.10.19 11:43:24)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9b95ce949fcdcf8c979dddc0ca9c9f9dcd9c9b9c9f)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_select))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_select -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508409804991 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508409804992 2017.10.19 11:43:24)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 56580655060156415552100c535154500050025154)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508409833002 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508409833003 2017.10.19 11:43:53)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b6b0bfe2e3e0e7a0b4b9f5ede2b0b7b0e5b1b3b0b7)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508409833088 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508409833089 2017.10.19 11:43:53)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 14124913154314024212014e111240121112401240)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508409833154 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508409833155 2017.10.19 11:43:53)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 52555f51060406455e541409035556540455525556)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_select))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_select -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508409833301 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508409833302 2017.10.19 11:43:53)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code efe8e4bcefb8eff8eceba9b5eae8ede9b9e9bbe8ed)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508409851910 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508409851911 2017.10.19 11:44:11)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code a0a3a3f7f3f6f1b6a2afe3fbf4a6a1a6f3a7a5a6a1)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508409851980 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508409851981 2017.10.19 11:44:11)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code dedd888c8e89dec888d8cb84dbd88ad8dbd88ad88a)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508409852054 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508409852055 2017.10.19 11:44:12)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 2d2f2a292f7b793a212b6b767c2a292b7b2a2d2a29)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_select))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_select -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508409852284 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508409852285 2017.10.19 11:44:12)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 17151110464017001413514d121015114111431015)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508409860188 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508409860189 2017.10.19 11:44:20)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code eaebe9b9e8bcbbfce8e5a9b1beecebecb9edefeceb)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508409860255 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508409860256 2017.10.19 11:44:20)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 38396f3d356f382e6e3e2d623d3e6c3e3d3e6c3e6c)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3588          1508409860314 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508409860315 2017.10.19 11:44:20)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 76767177262022617a70302d277172702071767172)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 125(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 126(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 127(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_out)(pc_select))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 128(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_sig(_int pc_select -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 32(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 33(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 34(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(6)(12)(14)(15)(22)(23(3))(23(2))(23(1))(23(0))(24))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22)(23(0))(23(3))(23(2))(23(1))))))
			(line__124(_arch 1 0 124(_assignment(_trgt(23(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508409860435 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508409860436 2017.10.19 11:44:20)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e4e4e5b7b6b3e4f3e7e0a2bee1e3e6e2b2e2b0e3e6)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508410010897 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508410010900 2017.10.19 11:46:50)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b8ecefece3eee9aebab7fbe3ecbeb9beebbfbdbeb9)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508410011046 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508410011047 2017.10.19 11:46:51)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 45101147451245531343501f404311434043114311)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508410011238 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508410011239 2017.10.19 11:46:51)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 00540306565700170304465a050702065606540702)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508410044734 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508410044735 2017.10.19 11:47:24)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code dcdede8edc8a8dcaded39f8788daddda8fdbd9dadd)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508410044799 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508410044800 2017.10.19 11:47:24)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1b194b1c4c4c1b0d4d1d0e411e1d4f1d1e1d4f1d4f)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508410044983 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508410044984 2017.10.19 11:47:24)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d6d5d0848681d6c1d5d2908cd3d1d4d080d082d1d4)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508410086546 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508410086547 2017.10.19 11:48:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3162373463676027333e726a653730376236343730)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508410086614 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508410086615 2017.10.19 11:48:06)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 7f2c2c7e2c287f6929796a257a792b797a792b792b)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508410086678 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508410086679 2017.10.19 11:48:06)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code bdefbee9bfebe9aabeeafbe6ecbab9bbebbabdbab9)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508410086794 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508410086795 2017.10.19 11:48:06)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 2b79212f2f7c2b3c282f6d712e2c292d7d2d7f2c29)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508410110794 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508410110795 2017.10.19 11:48:30)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code ebe9efb8eabdbafde9e4a8b0bfedeaedb8eceeedea)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508410110862 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508410110863 2017.10.19 11:48:30)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 393b6b3c356e392f6f3f2c633c3f6d3f3c3f6d3f6d)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508410110939 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508410110940 2017.10.19 11:48:30)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 77747576262123607420312c267073712170777073)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508410111081 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508410111082 2017.10.19 11:48:31)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 131016144644130410175549161411154515471411)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508410116361 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508410116362 2017.10.19 11:48:36)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b5b6e6e1e3e3e4a3b7baf6eee1b3b4b3e6b2b0b3b4)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508410116430 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508410116431 2017.10.19 11:48:36)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code f3f0f5a3f5a4f3e5a5f5e6a9f6f5a7f5f6f5a7f5a7)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508410116484 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508410116485 2017.10.19 11:48:36)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 222075267674763521756479732526247425222526)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508410116591 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508410116592 2017.10.19 11:48:36)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8f8dde818fd88f988c8bc9d58a888d89d989db888d)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508410176560 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508410176561 2017.10.19 11:49:36)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d0d2d782838681c6d2df938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508410176635 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508410176636 2017.10.19 11:49:36)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1e1c4d194e491e0848180b441b184a181b184a184a)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508410176702 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508410176703 2017.10.19 11:49:36)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6c6f6f6c693a387b6f3b2a373d6b686a3a6b6c6b68)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508410176838 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508410176839 2017.10.19 11:49:36)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e9eaecbab6bee9feeaedafb3eceeebefbfefbdeeeb)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508425420025 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508425420026 2017.10.19 16:03:40)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7a7d797b782c2b6c787539212e7c7b7c297d7f7c7b)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508425420127 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508425420128 2017.10.19 16:03:40)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code e8efbebbe5bfe8febeeefdb2edeebceeedeebceebc)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508425420188 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508425420189 2017.10.19 16:03:40)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 26202122767072312571607d772122207021262122)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508425420329 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508425420330 2017.10.19 16:03:40)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b3b5b2e7e6e4b3a4b0b7f5e9b6b4b1b5e5b5e7b4b1)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508425506086 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508425506087 2017.10.19 16:05:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code a9a9aafef3fff8bfaba6eaf2fdafa8affaaeacafa8)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508425506160 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508425506161 2017.10.19 16:05:06)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code f7f7a1a7f5a0f7e1a1f1e2adf2f1a3f1f2f1a3f1a3)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508425506228 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508425506229 2017.10.19 16:05:06)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 35343230666361223662736e643231336332353231)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508425506386 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508425506387 2017.10.19 16:05:06)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d2d3d3808685d2c5d1d69488d7d5d0d484d486d5d0)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508425554178 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508425554179 2017.10.19 16:05:54)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8780d389d3d1d6918588c4dcd3818681d480828186)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508425554248 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508425554249 2017.10.19 16:05:54)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code d5d2d487d582d5c383d3c08fd0d381d3d0d381d381)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508425554310 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508425554311 2017.10.19 16:05:54)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 131541144645470410445548421417154514131417)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508425554443 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508425554444 2017.10.19 16:05:54)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9096c49fc6c790879394d6ca95979296c696c49792)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508425563762 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508425563763 2017.10.19 16:06:03)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0002050653565116020f435b540601065307050601)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508425563832 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508425563833 2017.10.19 16:06:03)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 3f3d6f3a6c683f2969392a653a396b393a396b396b)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508425563895 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508425563896 2017.10.19 16:06:03)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 7d7e7d7c7f2b296a7e2a3b262c7a797b2b7a7d7a79)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2738          1508425563963 sample
(_unit VHDL(ir 0 6(sample 0 23))
	(_version vd7)
	(_time 1508425563964 2017.10.19 16:06:03)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code bcbeb1e9edebe1abb8bfa5e7efbab5bbbebab5bbbe)
	(_ent
		(_time 1508410044903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 24(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_alias((memen)(_string \"0"\)))(_trgt(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(8)))))
			(line__28(_arch 2 0 28(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508425564033 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508425564034 2017.10.19 16:06:04)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 0a090d0c0d5d0a1d090e4c500f0d080c5c0c5e0d08)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508425972959 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508425972961 2017.10.19 16:12:52)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 737d707223252265717c3028277572752074767572)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508425973041 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508425973042 2017.10.19 16:12:53)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code c2cc9497c595c2d494c4d798c7c496c4c7c496c496)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508425973111 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508425973112 2017.10.19 16:12:53)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 000f0706565654170357465b510704065607000704)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2738          1508425973196 sample
(_unit VHDL(ir 0 6(sample 0 25))
	(_version vd7)
	(_time 1508425973197 2017.10.19 16:12:53)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 5e50545c090903495a5e47050d5857595c5857595c)
	(_ent
		(_time 1508410044903)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int ins 2 0 8(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int memen -1 0 9(_ent(_out((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 10(_ent(_out))))
		(_port(_int reg_b 3 0 11(_ent(_out))))
		(_port(_int reg_c 3 0 12(_ent(_out))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_port(_int addr1 0 0 14(_ent(_out))))
		(_port(_int addr2 0 0 15(_ent(_out))))
		(_port(_int addr3 0 0 16(_ent(_out))))
		(_port(_int instance 2 0 17(_ent(_out))))
		(_port(_int ins_s -1 0 18(_ent(_out))))
		(_port(_int pc_in 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 26(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((memen)(_string \"0"\)))(_trgt(4)))))
			(line__29(_arch 1 0 29(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(8)))))
			(line__30(_arch 2 0 30(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508425973286 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508425973287 2017.10.19 16:12:53)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code aca3adfba9fbacbbafa8eaf6a9abaeaafaaaf8abae)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426416196 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426416214 2017.10.19 16:20:16)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e5e7e1b6b3b3b4f3e7eaa6beb1e3e4e3b6e2e0e3e4)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426416312 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426416313 2017.10.19 16:20:16)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 434111414514435515455619464517454645174517)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3511          1508426416378 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508426416379 2017.10.19 16:20:16)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9192939ec6c7c58692c6d7cac0969597c796919695)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(memen))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((addr)(addr))
			((opcode)(opcode))
			((ins)(ins))
			((clk)(clk1))
			((memen)(memen))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((mem_r)(mem_r))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance)(inst))
			((ins_s)(ins_s))
			((pc_in)(pc))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(addr))
			((output)(ins))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 10(_array -1((_dto i 4 i 0)))))
		(_sig(_int addr 0 0 10(_arch(_uni))))
		(_sig(_int addr1 0 0 11(_arch(_uni))))
		(_sig(_int addr2 0 0 12(_arch(_uni))))
		(_sig(_int addr3 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 14(_arch(_uni))))
		(_sig(_int output2 1 0 15(_arch(_uni))))
		(_sig(_int input 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 18(_arch(_uni))))
		(_sig(_int reg_sb 3 0 19(_arch(_uni))))
		(_sig(_int reg_sc 3 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int clk1 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int memen -1 0 23(_arch(_uni))))
		(_sig(_int alu_a 1 0 24(_arch(_uni))))
		(_sig(_int alu_b 1 0 25(_arch(_uni))))
		(_sig(_int alu_c 1 0 26(_arch(_uni))))
		(_sig(_int ins 1 0 27(_arch(_uni))))
		(_sig(_int inst 1 0 28(_arch(_uni))))
		(_sig(_int ins_s -1 0 29(_arch(_uni))))
		(_sig(_int mem_r -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(12)(14)(15)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(11))(_mon)(_read(4)(5)(8)(9)(10)(13)(16)(18)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2570          1508426416524 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426416525 2017.10.19 16:20:16)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 1e1d1b191d491e091d1a58441b191c1848184a191c)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426424665 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426424666 2017.10.19 16:20:24)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code ebebecb8eabdbafde9e4a8b0bfedeaedb8eceeedea)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426424730 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426424731 2017.10.19 16:20:24)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 29297a2d257e293f7f2f3c732c2f7d2f2c2f7d2f7d)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508426424915 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426424916 2017.10.19 16:20:24)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e5e4e0b6b6b2e5f2e6e1a3bfe0e2e7e3b3e3b1e2e7)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426449915 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426449919 2017.10.19 16:20:49)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8dd885838adbdc9b8f82ced6d98b8c8bde8a888b8c)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426450079 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426450080 2017.10.19 16:20:50)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 386d3d3d356f382e6e3e2d623d3e6c3e3d3e6c3e6c)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508426450359 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426450360 2017.10.19 16:20:50)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 421612401615425541460418474540441444164540)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426481414 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426481415 2017.10.19 16:21:21)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 999b9c96c3cfc88f9b96dac2cd9f989fca9e9c9f98)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426481486 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426481487 2017.10.19 16:21:21)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code e7e5b7b4e5b0e7f1b1e1f2bde2e1b3e1e2e1b3e1b3)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508426481681 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426481682 2017.10.19 16:21:21)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code a2a1a5f5f6f5a2b5a1a6e4f8a7a5a0a4f4a4f6a5a0)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426490998 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426490999 2017.10.19 16:21:30)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0303530553555215010c4058570502055004060502)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426491118 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426491119 2017.10.19 16:21:31)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 8080858e85d78096d68695da8586d4868586d486d4)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508426491393 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426491394 2017.10.19 16:21:31)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9998c996c6ce998e9a9ddfc39c9e9b9fcf9fcd9e9b)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426519039 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426519040 2017.10.19 16:21:59)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 92c0949dc3c4c384909dd1c9c6949394c195979493)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426519109 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426519110 2017.10.19 16:21:59)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code d0828382d587d0c686d6c58ad5d684d6d5d684d684)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508426519302 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426519303 2017.10.19 16:21:59)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9bc891949fcc9b8c989fddc19e9c999dcd9dcf9c99)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426561708 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426561709 2017.10.19 16:22:41)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4140154313171057434e021a154740471246444740)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426561771 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426561772 2017.10.19 16:22:41)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 8081818e85d78096d68695da8586d4868586d486d4)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508426561933 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426561934 2017.10.19 16:22:41)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 1c1c481b194b1c0b1f185a46191b1e1a4a1a481b1e)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426625563 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426625564 2017.10.19 16:23:45)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b5b4b3e1e3e3e4a3b7baf6eee1b3b4b3e6b2b0b3b4)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426625632 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426625633 2017.10.19 16:23:45)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code f3f2a0a3f5a4f3e5a5f5e6a9f6f5a7f5f6f5a7f5a7)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508426625809 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426625810 2017.10.19 16:23:45)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9f9f95909fc89f889c9bd9c59a989d99c999cb989d)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426642294 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426642295 2017.10.19 16:24:02)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 13471b1443454205111c5048471512154014161512)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426642366 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426642367 2017.10.19 16:24:02)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 52060f515505524404544708575406545754065406)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2570          1508426642577 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426642578 2017.10.19 16:24:02)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 1d484e1a1f4a1d0a1e195b47181a1f1b4b1b491a1f)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426661311 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426661312 2017.10.19 16:24:21)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5b5d59585a0d0a4d595418000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426661380 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426661381 2017.10.19 16:24:21)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 999fce9695ce998fcf9f8cc39c9fcd9f9c9fcd9fcd)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426661494 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426661495 2017.10.19 16:24:21)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 07010a0002505a1003081e5c54010e0005010e0005)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426661562 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426661563 2017.10.19 16:24:21)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 55525356060255425651130f505257530353015257)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426782344 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426782345 2017.10.19 16:26:22)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2270702673747334202d6179762423247125272423)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426782422 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426782423 2017.10.19 16:26:22)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 70227771752770662676652a757624767576247624)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426782546 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426782547 2017.10.19 16:26:22)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code edbfb7bfbbbab0fae9e2f4b6beebe4eaefebe4eaef)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426782607 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426782608 2017.10.19 16:26:22)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 2c7f7a28297b2c3b2f286a76292b2e2a7a2a782b2e)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426808313 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426808314 2017.10.19 16:26:48)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9391939cc3c5c285919cd0c8c7959295c094969592)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426808377 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426808378 2017.10.19 16:26:48)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code d1d38483d586d1c787d7c48bd4d785d7d4d785d785)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426808502 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426808503 2017.10.19 16:26:48)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 4e4c454d191913594a4157151d4847494c4847494c)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426808570 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426808571 2017.10.19 16:26:48)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8d8e8d838fda8d9a8e89cbd7888a8f8bdb8bd98a8f)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426879722 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426879723 2017.10.19 16:27:59)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8182888fd3d7d097838ec2dad5878087d286848780)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426879791 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426879792 2017.10.19 16:27:59)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code c0c39c95c597c0d696c6d59ac5c694c6c5c694c694)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426879917 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426879918 2017.10.19 16:27:59)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 3d3e3d396b6a602a393224666e3b343a3f3b343a3f)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426879983 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426879984 2017.10.19 16:27:59)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8b8980858fdc8b9c888fcdd18e8c898ddd8ddf8c89)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426893384 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426893385 2017.10.19 16:28:13)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e9e7bcbab3bfb8ffebe6aab2bdefe8efbaeeecefe8)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426893456 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426893457 2017.10.19 16:28:13)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 27292623257027317121327d222173212221732173)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426893581 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426893582 2017.10.19 16:28:13)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code a4aaf8f2a2f3f9b3a0abbdfff7a2ada3a6a2ada3a6)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426893651 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426893652 2017.10.19 16:28:13)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e3ecb4b0b6b4e3f4e0e7a5b9e6e4e1e5b5e5b7e4e1)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426935220 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426935221 2017.10.19 16:28:55)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4d484d4f4a1b1c5b4f420e16194b4c4b1e4a484b4c)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426935288 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426935289 2017.10.19 16:28:55)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 8c89d982dadb8c9ada8a99d6898ad88a898ad88ad8)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426935438 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426935439 2017.10.19 16:28:55)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 282d232d227f753f2c2731737b2e212f2a2e212f2a)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426935506 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426935507 2017.10.19 16:28:55)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 66626666363166716562203c636164603060326164)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426943809 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426943810 2017.10.19 16:29:03)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code dfdcdc8dda898ec9ddd09c848bd9ded98cd8dad9de)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426943887 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426943888 2017.10.19 16:29:03)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2d2e7a297c7a2d3b7b2b3877282b792b282b792b79)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426944002 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426944003 2017.10.19 16:29:04)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 9a999094c9cdc78d9e9583c1c99c939d989c939d98)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426944065 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426944066 2017.10.19 16:29:04)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code d9dbd88b868ed9cedadd9f83dcdedbdf8fdf8ddedb)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426970654 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426970655 2017.10.19 16:29:30)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code bbefe8efbaedeaadb9b4f8e0efbdbabde8bcbebdba)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426970736 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426970737 2017.10.19 16:29:30)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 095d0e0f055e091f5f0f1c530c0f5d0f0c0f5d0f5d)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426970881 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426970882 2017.10.19 16:29:30)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 95c1cf9b92c2c882919a8ccec6939c9297939c9297)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426970958 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426970959 2017.10.19 16:29:30)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e3b6b2b0b6b4e3f4e0e7a5b9e6e4e1e5b5e5b7e4e1)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508426984351 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508426984352 2017.10.19 16:29:44)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3262323763646324303d7169663433346135373433)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508426984430 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508426984431 2017.10.19 16:29:44)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 80d0d58e85d78096d68695da8586d4868586d486d4)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508426984556 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508426984557 2017.10.19 16:29:44)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code fdadf5acabaaa0eaf9f2e4a6aefbf4fafffbf4faff)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508426984618 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508426984619 2017.10.19 16:29:44)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 3c6d3c39396b3c2b3f387a66393b3e3a6a3a683b3e)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427003724 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427003725 2017.10.19 16:30:03)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e1e4b3b2b3b7b0f7e3eea2bab5e7e0e7b2e6e4e7e0)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508427003790 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427003791 2017.10.19 16:30:03)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 20252024257720367626357a252674262526742674)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508427003909 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427003910 2017.10.19 16:30:03)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 9d98c093cbcac08a999284c6ce9b949a9f9b949a9f)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427003971 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427003972 2017.10.19 16:30:03)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code dbdf8d89df8cdbccd8df9d81dedcd9dd8ddd8fdcd9)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427014164 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427014165 2017.10.19 16:30:14)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b6b6b2e2e3e0e7a0b4b9f5ede2b0b7b0e5b1b3b0b7)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508427014237 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427014238 2017.10.19 16:30:14)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code f5f5a4a5f5a2f5e3a3f3e0aff0f3a1f3f0f3a1f3a1)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508427014406 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427014407 2017.10.19 16:30:14)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code a1a1aef7a2f6fcb6a5aeb8faf2a7a8a6a3a7a8a6a3)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427014492 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427014493 2017.10.19 16:30:14)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code efeeebbcefb8eff8eceba9b5eae8ede9b9e9bbe8ed)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427029116 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427029117 2017.10.19 16:30:29)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1047111743464106121f534b441611164317151611)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508427029207 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427029208 2017.10.19 16:30:29)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 6d3a396d3c3a6d7b3b6b7837686b396b686b396b39)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 2772          1508427029335 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427029336 2017.10.19 16:30:29)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code eabde3b8b9bdb7fdeee5f3b1b9ece3ede8ece3ede8)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427029400 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427029401 2017.10.19 16:30:29)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 297f2a2d767e293e2a2d6f732c2e2b2f7f2f7d2e2b)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427039029 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427039030 2017.10.19 16:30:39)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d287d580838483c4d0dd918986d4d3d481d5d7d4d3)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508427039098 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427039099 2017.10.19 16:30:39)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 10454317154710064616054a151644161516441644)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3627          1508427039162 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508427039163 2017.10.19 16:30:39)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 4f1b4c4d4f191b584c1809141e484b4919484f484b)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni))))
		(_sig(_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_sig(_int rom_addr 0 0 12(_arch(_uni))))
		(_sig(_int addr1 0 0 13(_arch(_uni))))
		(_sig(_int addr2 0 0 14(_arch(_uni))))
		(_sig(_int addr3 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 16(_arch(_uni))))
		(_sig(_int output2 1 0 17(_arch(_uni))))
		(_sig(_int input 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 20(_arch(_uni))))
		(_sig(_int reg_sb 3 0 21(_arch(_uni))))
		(_sig(_int reg_sc 3 0 22(_arch(_uni))))
		(_sig(_int alu_a 1 0 23(_arch(_uni))))
		(_sig(_int alu_b 1 0 24(_arch(_uni))))
		(_sig(_int alu_c 1 0 25(_arch(_uni))))
		(_sig(_int mem_w -1 0 26(_arch(_uni))))
		(_sig(_int mem_r -1 0 27(_arch(_uni))))
		(_sig(_int instruction 1 0 28(_arch(_uni))))
		(_sig(_int instance_number 1 0 29(_arch(_uni))))
		(_sig(_int instance_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2772          1508427039244 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427039245 2017.10.19 16:30:39)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code acf9a2fafdfbf1bba8a3b5f7ffaaa5abaeaaa5abae)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427039323 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427039324 2017.10.19 16:30:39)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code faaeffaafdadfaedf9febca0fffdf8fcacfcaefdf8)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427061460 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427061461 2017.10.19 16:31:01)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 67603367333136716568243c336166613460626166)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508427061530 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427061531 2017.10.19 16:31:01)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code b6b1b7e2b5e1b6a0e0b0a3ecb3b0e2b0b3b0e2b0e2)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3627          1508427061588 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508427061589 2017.10.19 16:31:01)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code f4f2a5a4a6a2a0e3f7a3b2afa5f3f0f2a2f3f4f3f0)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni))))
		(_sig(_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_sig(_int rom_addr 0 0 12(_arch(_uni))))
		(_sig(_int addr1 0 0 13(_arch(_uni))))
		(_sig(_int addr2 0 0 14(_arch(_uni))))
		(_sig(_int addr3 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 16(_arch(_uni))))
		(_sig(_int output2 1 0 17(_arch(_uni))))
		(_sig(_int input 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 20(_arch(_uni))))
		(_sig(_int reg_sb 3 0 21(_arch(_uni))))
		(_sig(_int reg_sc 3 0 22(_arch(_uni))))
		(_sig(_int alu_a 1 0 23(_arch(_uni))))
		(_sig(_int alu_b 1 0 24(_arch(_uni))))
		(_sig(_int alu_c 1 0 25(_arch(_uni))))
		(_sig(_int mem_w -1 0 26(_arch(_uni))))
		(_sig(_int mem_r -1 0 27(_arch(_uni))))
		(_sig(_int instruction 1 0 28(_arch(_uni))))
		(_sig(_int instance_number 1 0 29(_arch(_uni))))
		(_sig(_int instance_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2772          1508427061646 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427061647 2017.10.19 16:31:01)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 23247c2622747e34272c3a7870252a2421252a2421)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427061704 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427061705 2017.10.19 16:31:01)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 61673561363661766265273b646663673767356663)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427099379 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427099380 2017.10.19 16:31:39)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 89dd8a87d3dfd89f8b86cad2dd8f888fda8e8c8f88)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3852          1508427099457 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427099458 2017.10.19 16:31:39)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code d7838185d580d7c181d1c28dd2d183d1d2d183d183)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(8)))))
			(line__25(_arch 1 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 2 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 3 0 27(_prcs(_trgt(8))(_sens(7)(2)(3))(_dssslsensitivity 1)(_mon)(_read(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 4 -1)
)
I 000047 55 3627          1508427099570 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508427099571 2017.10.19 16:31:39)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 45104247161311524612031e144241431342454241)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni))))
		(_sig(_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_sig(_int rom_addr 0 0 12(_arch(_uni))))
		(_sig(_int addr1 0 0 13(_arch(_uni))))
		(_sig(_int addr2 0 0 14(_arch(_uni))))
		(_sig(_int addr3 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 16(_arch(_uni))))
		(_sig(_int output2 1 0 17(_arch(_uni))))
		(_sig(_int input 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 20(_arch(_uni))))
		(_sig(_int reg_sb 3 0 21(_arch(_uni))))
		(_sig(_int reg_sc 3 0 22(_arch(_uni))))
		(_sig(_int alu_a 1 0 23(_arch(_uni))))
		(_sig(_int alu_b 1 0 24(_arch(_uni))))
		(_sig(_int alu_c 1 0 25(_arch(_uni))))
		(_sig(_int mem_w -1 0 26(_arch(_uni))))
		(_sig(_int mem_r -1 0 27(_arch(_uni))))
		(_sig(_int instruction 1 0 28(_arch(_uni))))
		(_sig(_int instance_number 1 0 29(_arch(_uni))))
		(_sig(_int instance_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2772          1508427099662 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427099663 2017.10.19 16:31:39)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code a3f7a9f5a2f4feb4a7acbaf8f0a5aaa4a1a5aaa4a1)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427099739 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427099740 2017.10.19 16:31:39)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code f1a4f0a1a6a6f1e6f2f5b7abf4f6f3f7a7f7a5f6f3)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427262770 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427262771 2017.10.19 16:34:22)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code c8cdc99d939e99decac78b939ccec9ce9bcfcdcec9)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3705          1508427262842 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427262843 2017.10.19 16:34:22)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 16134311154116004010034c131042101310421042)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(8)))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(4)(5)(8))(_sens(7))(_mon)(_read(0)(1)(2)(3)(6)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 2 -1)
)
I 000047 55 3627          1508427262907 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508427262908 2017.10.19 16:34:22)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 55515056060301425602130e045251530352555251)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni))))
		(_sig(_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_sig(_int rom_addr 0 0 12(_arch(_uni))))
		(_sig(_int addr1 0 0 13(_arch(_uni))))
		(_sig(_int addr2 0 0 14(_arch(_uni))))
		(_sig(_int addr3 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 16(_arch(_uni))))
		(_sig(_int output2 1 0 17(_arch(_uni))))
		(_sig(_int input 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 20(_arch(_uni))))
		(_sig(_int reg_sb 3 0 21(_arch(_uni))))
		(_sig(_int reg_sc 3 0 22(_arch(_uni))))
		(_sig(_int alu_a 1 0 23(_arch(_uni))))
		(_sig(_int alu_b 1 0 24(_arch(_uni))))
		(_sig(_int alu_c 1 0 25(_arch(_uni))))
		(_sig(_int mem_w -1 0 26(_arch(_uni))))
		(_sig(_int mem_r -1 0 27(_arch(_uni))))
		(_sig(_int instruction 1 0 28(_arch(_uni))))
		(_sig(_int instance_number 1 0 29(_arch(_uni))))
		(_sig(_int instance_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2772          1508427262976 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427262977 2017.10.19 16:34:22)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code a3a6abf5a2f4feb4a7acbaf8f0a5aaa4a1a5aaa4a1)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427263040 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427263041 2017.10.19 16:34:23)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e1e5e2b2b6b6e1f6e2e5a7bbe4e6e3e7b7e7b5e6e3)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427328285 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427328286 2017.10.19 16:35:28)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b4b1b5e0e3e2e5a2b6bbf7efe0b2b5b2e7b3b1b2b5)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3705          1508427328356 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427328357 2017.10.19 16:35:28)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 020757040555021454041758070456040704560456)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in))))
		(_port(_int clk -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(8)))))
			(line__24(_arch 1 0 24(_prcs(_simple)(_trgt(4)(5)(8))(_sens(7))(_mon)(_read(0)(1)(2)(3)(6)(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019 33751810 50528770 50529026 33686018 33686018 33686018 33686018 33751810 50463235 50463235 33686274 33686018 33686018 33686018 33686018 33686275 50463235 33686275 33751810 33686018 33686018 33686018 33686018 33751810 50529026 33686275 50528770 33686018 33686018 33686018 33686018 50463491 33751810 33686274 33751554 33686018 33686018 33686018 50463234 50529026 33686274 33686274 33751811 33686018 33686018 33686018 50463234 33686019 50463234 50529026 33686275 33686018 33686018 33686018 33686018 33751555 33751555 33686274 50463235 33686018 33686018 33686018 33686018 33686274 50529026 33751555 50463234 33686018 33686018 33686018 33686018 50529026 50463491 50528770 50529027 33686018 33686018 33686018 50463234 33751554 50463490 33751810 50463234 33686018 33686018 33686018 50463234 33686274 33686274 50528770 33751810 33686018 33686018 33686018 50463234 50529026 33686019 50463235 50529026 33686018 33686018 33686018 50463234 50529026 33751555 33751811 50463235 33686018 33686018 33686018 33686018 50463491 33751811 50528770 50463234 33686018 33686018 33686018 33686018 50528770 50463490 33686019 50463490 33686018 33686018 33686018 33686018 33751811 50463234 50463491 50463234 33686018 33686018 33686018 33686018 50463235 50463490 50529026 50463491 33686018 33686018 33686018 33686018 33686018 33686275 33751554 33751554 33686018 33686018 33686018 33686018 33751811 33751811 33686274 33751810 33686018 33686018 33686018 33686018 50463234 50463491 50529026 33686018 33686018 33686018 33686018 33686018 50463491 33686275 33751554 50529026 33686018 33686018 33686018 33686018 33686018 50528771 33751554 50463235 33686018 33686018 33686018 33686018 33751811 50463235 50529026 33686019 33686018 33686018 33686018 33686018 50463491 50528771 33686274 33686274 33686018 33686018 33686018 33686018 50529026 50528771 33686275 50463235 33686018 33686018 33686018 50463234 33751554 33751554 33686018 33686019 33686018 33686018 33686018 33686018 33686018 50528770 33686274 50528770 33686018 33686018 33686018 33686018 50529026 50463235 33751554 33751810)
	)
	(_model . sample 2 -1)
)
I 000047 55 3627          1508427328419 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508427328420 2017.10.19 16:35:28)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 40444542161614574317061b114744461647404744)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni))))
		(_sig(_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_sig(_int rom_addr 0 0 12(_arch(_uni))))
		(_sig(_int addr1 0 0 13(_arch(_uni))))
		(_sig(_int addr2 0 0 14(_arch(_uni))))
		(_sig(_int addr3 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 16(_arch(_uni))))
		(_sig(_int output2 1 0 17(_arch(_uni))))
		(_sig(_int input 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 20(_arch(_uni))))
		(_sig(_int reg_sb 3 0 21(_arch(_uni))))
		(_sig(_int reg_sc 3 0 22(_arch(_uni))))
		(_sig(_int alu_a 1 0 23(_arch(_uni))))
		(_sig(_int alu_b 1 0 24(_arch(_uni))))
		(_sig(_int alu_c 1 0 25(_arch(_uni))))
		(_sig(_int mem_w -1 0 26(_arch(_uni))))
		(_sig(_int mem_r -1 0 27(_arch(_uni))))
		(_sig(_int instruction 1 0 28(_arch(_uni))))
		(_sig(_int instance_number 1 0 29(_arch(_uni))))
		(_sig(_int instance_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2772          1508427328485 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427328486 2017.10.19 16:35:28)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 7f7a777f2b2822687b7066242c7976787d7976787d)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427328550 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427328551 2017.10.19 16:35:28)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code bdb9bee9bfeabdaabeb9fbe7b8babfbbebbbe9babf)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427443290 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427443291 2017.10.19 16:37:23)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code fbabfbabfaadaaedf9f4b8a0affdfafda8fcfefdfa)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3004          1508427443388 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427443389 2017.10.19 16:37:23)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 59090f5a550e594f0f5f4c035c5f0d5f5c5f0d5f0d)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in)(_event))))
		(_port(_int clk -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3627          1508427443453 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508427443454 2017.10.19 16:37:23)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 97c69198c6c1c38094c0d1ccc6909391c190979093)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni))))
		(_sig(_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_sig(_int rom_addr 0 0 12(_arch(_uni))))
		(_sig(_int addr1 0 0 13(_arch(_uni))))
		(_sig(_int addr2 0 0 14(_arch(_uni))))
		(_sig(_int addr3 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 16(_arch(_uni))))
		(_sig(_int output2 1 0 17(_arch(_uni))))
		(_sig(_int input 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 20(_arch(_uni))))
		(_sig(_int reg_sb 3 0 21(_arch(_uni))))
		(_sig(_int reg_sc 3 0 22(_arch(_uni))))
		(_sig(_int alu_a 1 0 23(_arch(_uni))))
		(_sig(_int alu_b 1 0 24(_arch(_uni))))
		(_sig(_int alu_c 1 0 25(_arch(_uni))))
		(_sig(_int mem_w -1 0 26(_arch(_uni))))
		(_sig(_int mem_r -1 0 27(_arch(_uni))))
		(_sig(_int instruction 1 0 28(_arch(_uni))))
		(_sig(_int instance_number 1 0 29(_arch(_uni))))
		(_sig(_int instance_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2772          1508427443516 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427443517 2017.10.19 16:37:23)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code d686dd85d2818bc1d2d9cf8d85d0dfd1d4d0dfd1d4)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((mem_w)(_string \"0"\)))(_trgt(4)))))
			(line__30(_arch 1 0 30(_assignment(_alias((mem_r)(_string \"0"\)))(_trgt(5)))))
			(line__31(_arch 2 0 31(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 3 -1)
)
I 000047 55 2570          1508427443582 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427443583 2017.10.19 16:37:23)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 24752520767324332720627e212326227222702326)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427560377 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427560378 2017.10.19 16:39:20)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6135326133373077636e223a356760673266646760)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3004          1508427560444 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427560445 2017.10.19 16:39:20)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 9fcb9990ccc89f89c9998ac59a99cb999a99cb99cb)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in)(_event))))
		(_port(_int clk -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3627          1508427560502 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508427560503 2017.10.19 16:39:20)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code ce9b989bcd989ad9cd9988959fc9cac898c9cec9ca)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni))))
		(_sig(_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_sig(_int rom_addr 0 0 12(_arch(_uni))))
		(_sig(_int addr1 0 0 13(_arch(_uni))))
		(_sig(_int addr2 0 0 14(_arch(_uni))))
		(_sig(_int addr3 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 16(_arch(_uni))))
		(_sig(_int output2 1 0 17(_arch(_uni))))
		(_sig(_int input 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 20(_arch(_uni))))
		(_sig(_int reg_sb 3 0 21(_arch(_uni))))
		(_sig(_int reg_sc 3 0 22(_arch(_uni))))
		(_sig(_int alu_a 1 0 23(_arch(_uni))))
		(_sig(_int alu_b 1 0 24(_arch(_uni))))
		(_sig(_int alu_c 1 0 25(_arch(_uni))))
		(_sig(_int mem_w -1 0 26(_arch(_uni))))
		(_sig(_int mem_r -1 0 27(_arch(_uni))))
		(_sig(_int instruction 1 0 28(_arch(_uni))))
		(_sig(_int instance_number 1 0 29(_arch(_uni))))
		(_sig(_int instance_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2604          1508427560568 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427560569 2017.10.19 16:39:20)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code 1c48461a4d4b410b181d05474f1a151b1e1a151b1e)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508427560628 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427560629 2017.10.19 16:39:20)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 5b0e0a585f0c5b4c585f1d015e5c595d0d5d0f5c59)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1251          1508427712622 sample
(_unit VHDL(alu 0 6(sample 0 13))
	(_version vd7)
	(_time 1508427712623 2017.10.19 16:41:52)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0b0d5f0d0a5d5a1d090448505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1508405432886)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 8(_ent(_in))))
		(_port(_int result 0 0 9(_ent(_out))))
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_sig(_int int_a -2 0 14(_arch(_uni))))
		(_sig(_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3004          1508427712698 sample
(_unit VHDL(mem 0 6(sample 0 16))
	(_version vd7)
	(_time 1508427712699 2017.10.19 16:41:52)
	(_source(\./../src/mem.vhd\))
	(_parameters tan)
	(_code 595f585a550e594f0f5f4c035c5f0d5f5c5f0d5f0d)
	(_ent
		(_time 1508405433038)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 0 0 7(_ent(_in))))
		(_port(_int addr2 0 0 8(_ent(_in))))
		(_port(_int addr3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int input 1 0 10(_ent(_in))))
		(_port(_int output1 1 0 11(_ent(_out))))
		(_port(_int output2 1 0 12(_ent(_out))))
		(_port(_int en -1 0 13(_ent(_in)(_event))))
		(_port(_int clk -1 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs(_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3627          1508427712772 sample
(_unit VHDL(top 0 6(sample 0 9))
	(_version vd7)
	(_time 1508427712773 2017.10.19 16:41:52)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code a8aff9fff6fefcbfabffeef3f9afacaefeafa8afac)
	(_ent
		(_time 1508405433105)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni))))
		(_sig(_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1((_dto i 4 i 0)))))
		(_sig(_int rom_addr 0 0 12(_arch(_uni))))
		(_sig(_int addr1 0 0 13(_arch(_uni))))
		(_sig(_int addr2 0 0 14(_arch(_uni))))
		(_sig(_int addr3 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int output1 1 0 16(_arch(_uni))))
		(_sig(_int output2 1 0 17(_arch(_uni))))
		(_sig(_int input 1 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_sa 3 0 20(_arch(_uni))))
		(_sig(_int reg_sb 3 0 21(_arch(_uni))))
		(_sig(_int reg_sc 3 0 22(_arch(_uni))))
		(_sig(_int alu_a 1 0 23(_arch(_uni))))
		(_sig(_int alu_b 1 0 24(_arch(_uni))))
		(_sig(_int alu_c 1 0 25(_arch(_uni))))
		(_sig(_int mem_w -1 0 26(_arch(_uni))))
		(_sig(_int mem_r -1 0 27(_arch(_uni))))
		(_sig(_int instruction 1 0 28(_arch(_uni))))
		(_sig(_int instance_number 1 0 29(_arch(_uni))))
		(_sig(_int instance_en -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1((_dto i 2 i 0)))))
		(_sig(_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int word 0 32(_array 5((_dto i 3 i 0)))))
		(_sig(_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig(_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment(_trgt(22(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2604          1508427712846 sample
(_unit VHDL(ir 0 6(sample 0 26))
	(_version vd7)
	(_time 1508427712847 2017.10.19 16:41:52)
	(_source(\./../src/IR.vhd\))
	(_parameters tan)
	(_code f6f0aaa7f2a1abe1f2f7efada5f0fff1f4f0fff1f4)
	(_ent
		(_time 1508426416429)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int rom_addr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 2 0 10(_ent(_in))))
		(_port(_int clk -1 0 11(_ent(_in)(_event))))
		(_port(_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port(_int mem_r -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_a 3 0 14(_ent(_out))))
		(_port(_int reg_b 3 0 15(_ent(_out))))
		(_port(_int reg_c 3 0 16(_ent(_out))))
		(_port(_int addr1 0 0 17(_ent(_out))))
		(_port(_int addr2 0 0 18(_ent(_out))))
		(_port(_int addr3 0 0 19(_ent(_out))))
		(_port(_int instance_number 2 0 20(_ent(_out))))
		(_port(_int instance_en -1 0 21(_ent(_out))))
		(_port(_int pc_fromalu 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2570          1508427712919 sample
(_unit VHDL(rom 0 6(sample 0 11))
	(_version vd7)
	(_time 1508427712920 2017.10.19 16:41:52)
	(_source(\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 34336031666334233730726e313336326232603336)
	(_ent
		(_time 1508405433268)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 12(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508440855530 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508440855531 2017.10.19 20:20:55)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code b6e5b1e2e3e0e7a0b4b9f5ede2b0b7b0e5b1b3b0b7)
	(_ent
		(_time 1508440855528)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508440856703 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508440856704 2017.10.19 20:20:56)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 4a194c481e1d4a5c1c4c5f104f4c1e4c4f4c1e4c1e)
	(_ent
		(_time 1508440856701)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2644          1508440856816 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508440856817 2017.10.19 20:20:56)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code c7949c93c2909ad0c3c6de9c94c1cec0c5c1cec0c5)
	(_ent
		(_time 1508440856813)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508440856888 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508440856889 2017.10.19 20:20:56)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 05575403565205120601435f000207035303510207)
	(_ent
		(_time 1508440856886)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508440914850 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508440914851 2017.10.19 20:21:54)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 76232277232027607479352d227077702571737077)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508440914893 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508440914894 2017.10.19 20:21:54)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code a5f0a4f2a5f2a5b3f3a3b0ffa0a3f1a3a0a3f1a3f1)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3678          1508440914933 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508440914934 2017.10.19 20:21:54)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code c4909591969290d3c793829f95c3c0c292c3c4c3c0)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_sig (_int addr1 0 0 13(_arch(_uni))))
		(_sig (_int addr2 0 0 14(_arch(_uni))))
		(_sig (_int addr3 0 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 16(_arch(_uni))))
		(_sig (_int output2 1 0 17(_arch(_uni))))
		(_sig (_int input 1 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int reg_sc 3 0 22(_arch(_uni))))
		(_sig (_int alu_a 1 0 23(_arch(_uni))))
		(_sig (_int alu_b 1 0 24(_arch(_uni))))
		(_sig (_int alu_c 1 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 1 0 28(_arch(_uni))))
		(_sig (_int instance_number 1 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2644          1508440914975 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508440914976 2017.10.19 20:21:54)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code f3a6afa2f2a4aee4f7f2eaa8a0f5faf4f1f5faf4f1)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508440915016 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508440915017 2017.10.19 20:21:55)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 124646154645120511165448171510144414461510)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508440919389 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508440919390 2017.10.19 20:21:59)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 297a282d737f783f2b266a727d2f282f7a2e2c2f28)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508440919431 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508440919432 2017.10.19 20:21:59)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 580b0c5b550f584e0e5e4d025d5e0c5e5d5e0c5e0c)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3678          1508440919470 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508440919471 2017.10.19 20:21:59)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 87d58389d6d1d39084d0c1dcd6808381d180878083)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_sig (_int addr1 0 0 13(_arch(_uni))))
		(_sig (_int addr2 0 0 14(_arch(_uni))))
		(_sig (_int addr3 0 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 16(_arch(_uni))))
		(_sig (_int output2 1 0 17(_arch(_uni))))
		(_sig (_int input 1 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int reg_sc 3 0 22(_arch(_uni))))
		(_sig (_int alu_a 1 0 23(_arch(_uni))))
		(_sig (_int alu_b 1 0 24(_arch(_uni))))
		(_sig (_int alu_c 1 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 1 0 28(_arch(_uni))))
		(_sig (_int instance_number 1 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2644          1508440919745 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508440919746 2017.10.19 20:21:59)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 91c2999f92c6cc86959088cac29798969397989693)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508440919822 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508440919823 2017.10.19 20:21:59)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code df8ddc8ddf88dfc8dcdb9985dad8ddd989d98bd8dd)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508441134644 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508441134645 2017.10.19 20:25:34)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0b0f030d0a5d5a1d090448505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508441134687 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508441134688 2017.10.19 20:25:34)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 2a2e772e7e7d2a3c7c2c3f702f2c7e2c2f2c7e2c7e)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3678          1508441134728 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508441134729 2017.10.19 20:25:34)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 595c545a060f0d4e5a0e1f02085e5d5f0f5e595e5d)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_sig (_int addr1 0 0 13(_arch(_uni))))
		(_sig (_int addr2 0 0 14(_arch(_uni))))
		(_sig (_int addr3 0 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 16(_arch(_uni))))
		(_sig (_int output2 1 0 17(_arch(_uni))))
		(_sig (_int input 1 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int reg_sc 3 0 22(_arch(_uni))))
		(_sig (_int alu_a 1 0 23(_arch(_uni))))
		(_sig (_int alu_b 1 0 24(_arch(_uni))))
		(_sig (_int alu_c 1 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 1 0 28(_arch(_uni))))
		(_sig (_int instance_number 1 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2644          1508441134773 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508441134774 2017.10.19 20:25:34)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 888c888782dfd59f8c8991d3db8e818f8a8e818f8a)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508441134813 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508441134814 2017.10.19 20:25:34)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b7b2bce3e6e0b7a0b4b3f1edb2b0b5b1e1b1e3b0b5)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508441360382 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508441360383 2017.10.19 20:29:20)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d1de8183838780c7d3de928a85d7d0d782d6d4d7d0)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508441360434 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508441360435 2017.10.19 20:29:20)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 000f0606055700165606155a050654060506540654)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3678          1508441360479 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508441360480 2017.10.19 20:29:20)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 2f21792b2f797b382c7869747e282b2979282f282b)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_sig (_int addr1 0 0 13(_arch(_uni))))
		(_sig (_int addr2 0 0 14(_arch(_uni))))
		(_sig (_int addr3 0 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 16(_arch(_uni))))
		(_sig (_int output2 1 0 17(_arch(_uni))))
		(_sig (_int input 1 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int reg_sc 3 0 22(_arch(_uni))))
		(_sig (_int alu_a 1 0 23(_arch(_uni))))
		(_sig (_int alu_b 1 0 24(_arch(_uni))))
		(_sig (_int alu_c 1 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 1 0 28(_arch(_uni))))
		(_sig (_int instance_number 1 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2644          1508441360520 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508441360521 2017.10.19 20:29:20)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 5e51055c090903495a5f47050d5857595c5857595c)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508441360562 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508441360563 2017.10.19 20:29:20)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 7d732d7c7f2a7d6a7e793b27787a7f7b2b7b297a7f)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508441805305 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508441805306 2017.10.19 20:36:45)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code cbcbce9eca9d9addc9c488909fcdcacd98cccecdca)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508441805383 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508441805384 2017.10.19 20:36:45)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 1919481e154e190f4f1f0c431c1f4d1f1c1f4d1f4d)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3678          1508441805466 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508441805467 2017.10.19 20:36:45)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 67666667363133706430213c366063613160676063)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_sig (_int addr1 0 0 13(_arch(_uni))))
		(_sig (_int addr2 0 0 14(_arch(_uni))))
		(_sig (_int addr3 0 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 16(_arch(_uni))))
		(_sig (_int output2 1 0 17(_arch(_uni))))
		(_sig (_int input 1 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int reg_sc 3 0 22(_arch(_uni))))
		(_sig (_int alu_a 1 0 23(_arch(_uni))))
		(_sig (_int alu_b 1 0 24(_arch(_uni))))
		(_sig (_int alu_c 1 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 1 0 28(_arch(_uni))))
		(_sig (_int instance_number 1 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2644          1508441805521 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508441805522 2017.10.19 20:36:45)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a6a6aaf0a2f1fbb1a2a7bffdf5a0afa1a4a0afa1a4)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508441805580 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508441805581 2017.10.19 20:36:45)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e4e5e3b7b6b3e4f3e7e0a2bee1e3e6e2b2e2b0e3e6)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508441929204 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508441929205 2017.10.19 20:38:49)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code cdcfc498ca9b9cdbcfc28e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508441929245 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508441929246 2017.10.19 20:38:49)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code edefb1bebcbaedfbbbebf8b7e8ebb9ebe8ebb9ebb9)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3678          1508441929285 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508441929286 2017.10.19 20:38:49)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 1b18161c1f4d4f0c184c5d404a1c1f1d4d1c1b1c1f)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_sig (_int addr1 0 0 13(_arch(_uni))))
		(_sig (_int addr2 0 0 14(_arch(_uni))))
		(_sig (_int addr3 0 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 16(_arch(_uni))))
		(_sig (_int output2 1 0 17(_arch(_uni))))
		(_sig (_int input 1 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int reg_sc 3 0 22(_arch(_uni))))
		(_sig (_int alu_a 1 0 23(_arch(_uni))))
		(_sig (_int alu_b 1 0 24(_arch(_uni))))
		(_sig (_int alu_c 1 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 1 0 28(_arch(_uni))))
		(_sig (_int instance_number 1 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2644          1508441929327 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508441929328 2017.10.19 20:38:49)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 3b393b3f6b6c662c3f3a2260683d323c393d323c39)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 2589          1508441929368 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508441929369 2017.10.19 20:38:49)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 6a69616a6d3d6a7d696e2c306f6d686c3c6c3e6d68)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508445806764 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508445806765 2017.10.19 21:43:26)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 78797a79232e296e7a773b232c7e797e2b7f7d7e79)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508445807451 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508445807452 2017.10.19 21:43:27)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 28297a2c257f283e7e2e3d722d2e7c2e2d2e7c2e7c)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3678          1508445807499 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508445807500 2017.10.19 21:43:27)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 66666466363032716531203d376162603061666162)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 12(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_sig (_int addr1 0 0 13(_arch(_uni))))
		(_sig (_int addr2 0 0 14(_arch(_uni))))
		(_sig (_int addr3 0 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 1 0 16(_arch(_uni))))
		(_sig (_int output2 1 0 17(_arch(_uni))))
		(_sig (_int input 1 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 2 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 3 0 20(_arch(_uni))))
		(_sig (_int reg_sb 3 0 21(_arch(_uni))))
		(_sig (_int reg_sc 3 0 22(_arch(_uni))))
		(_sig (_int alu_a 1 0 23(_arch(_uni))))
		(_sig (_int alu_b 1 0 24(_arch(_uni))))
		(_sig (_int alu_c 1 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 1 0 28(_arch(_uni))))
		(_sig (_int instance_number 1 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 4 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 5 ((_dto i 3 i 0)))))
		(_sig (_int reg 6 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2644          1508445807548 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508445807549 2017.10.19 21:43:27)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 95949a9b92c2c88291948ccec6939c9297939c9297)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508445807594 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508445807595 2017.10.19 21:43:27)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b4b4b0e0e6e3b4a3b4b3f2eeb1b3b6b2e2b2e0b3b6)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508445872839 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508445872840 2017.10.19 21:44:32)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 96979299c3c0c7809499d5cdc2909790c591939097)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508445872879 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508445872880 2017.10.19 21:44:32)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code c5c49490c592c5d393c3d09fc0c391c3c0c391c391)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2644          1508445873026 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508445873027 2017.10.19 21:44:33)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 52535d5052050f4556534b0901545b5550545b5550)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508445873090 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508445873091 2017.10.19 21:44:33)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 9090949fc6c790879097d6ca95979296c696c49792)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508445913452 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508445913453 2017.10.19 21:45:13)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 383f3d3d636e692e3a377b636c3e393e6b3f3d3e39)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508445913493 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508445913494 2017.10.19 21:45:13)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 67603767653067713161723d626133616261336133)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2644          1508445913539 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508445913540 2017.10.19 21:45:13)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 9592989b92c2c88291948ccec6939c9297939c9297)
	(_ent
		(_time 1508440856812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_port (_int addr1 0 0 17(_ent(_out))))
		(_port (_int addr2 0 0 18(_ent(_out))))
		(_port (_int addr3 0 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int pc 4 0 27(_arch(_uni(_string \"00000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508445919691 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508445919692 2017.10.19 21:45:19)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code a2a7f3f5f6f5a2b5a2a5e4f8a7a5a0a4f4a4f6a5a0)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508445953123 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508445953124 2017.10.19 21:45:53)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3067673563666126323f736b643631366337353631)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508445953168 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508445953169 2017.10.19 21:45:53)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 5e095c5d0e095e4808584b045b580a585b580a580a)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 7198          1508445953216 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508445953217 2017.10.19 21:45:53)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 8ddbd9838fda8d9a8d8acbd7888a8f8bdb8bd98a8f)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508445979531 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508445979532 2017.10.19 21:46:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 56515155030007405459150d025057500551535057)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508445979579 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508445979580 2017.10.19 21:46:19)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 9493c69b95c39482c29281ce9192c0929192c092c0)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2730          1508445979624 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508445979625 2017.10.19 21:46:19)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code b4b3bbe1b2e3e9a3b0b5adefe7b2bdb3b6b2bdb3b6)
	(_ent
		(_time 1508445979622)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508445979665 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508445979666 2017.10.19 21:46:19)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code e2e4e6b1b6b5e2f5e2e5a4b8e7e5e0e4b4e4b6e5e0)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508445991088 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508445991089 2017.10.19 21:46:31)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8082828ed3d6d196828fc3dbd4868186d387858681)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508445991131 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508445991132 2017.10.19 21:46:31)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code afadf8f8fcf8afb9f9a9baf5aaa9fba9aaa9fba9fb)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2730          1508445991175 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508445991176 2017.10.19 21:46:31)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code dedcd48d898983c9dadfc7858dd8d7d9dcd8d7d9dc)
	(_ent
		(_time 1508445979621)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508445991217 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508445991218 2017.10.19 21:46:31)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code fdfefcadffaafdeafdfabba7f8fafffbabfba9faff)
	(_ent
		(_time 1508440856885)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508445999886 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508445999887 2017.10.19 21:46:39)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code ddddd98fda8b8ccbdfd29e8689dbdcdb8edad8dbdc)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508445999927 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508445999928 2017.10.19 21:46:39)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 0c0c5e0a5a5b0c1a5a0a1956090a580a090a580a58)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 2730          1508445999972 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508445999973 2017.10.19 21:46:39)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 3b3b343f6b6c662c3f3a2260683d323c393d323c39)
	(_ent
		(_time 1508445979621)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508446000012 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508446000013 2017.10.19 21:46:40)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 5a5b5e595d0d5a4d5a5d1c005f5d585c0c5c0e5d58)
	(_ent
		(_time 1508446000010)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1 ((_dto i 6 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508446010709 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508446010710 2017.10.19 21:46:50)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2926282d737f783f2b266a727d2f282f7a2e2c2f28)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508446010750 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508446010751 2017.10.19 21:46:50)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 49461d4b451e495f1f4f5c134c4f1d4f4c4f1d4f1d)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3762          1508446010788 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508446010789 2017.10.19 21:46:50)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 77797376262123607420312c267073712170777073)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 1 0 13(_arch(_uni))))
		(_sig (_int addr2 1 0 14(_arch(_uni))))
		(_sig (_int addr3 1 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 2 0 16(_arch(_uni))))
		(_sig (_int output2 2 0 17(_arch(_uni))))
		(_sig (_int input 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 3 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 4 0 20(_arch(_uni))))
		(_sig (_int reg_sb 4 0 21(_arch(_uni))))
		(_sig (_int reg_sc 4 0 22(_arch(_uni))))
		(_sig (_int alu_a 2 0 23(_arch(_uni))))
		(_sig (_int alu_b 2 0 24(_arch(_uni))))
		(_sig (_int alu_c 2 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 2 0 28(_arch(_uni))))
		(_sig (_int instance_number 2 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 5 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 6 ((_dto i 3 i 0)))))
		(_sig (_int reg 7 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2730          1508446010829 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508446010830 2017.10.19 21:46:50)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code a6a9aff0a2f1fbb1a2a7bffdf5a0afa1a4a0afa1a4)
	(_ent
		(_time 1508445979621)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508446010870 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508446010871 2017.10.19 21:46:50)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code c6c8c4939691c6d1c6c1809cc3c1c4c090c092c1c4)
	(_ent
		(_time 1508446000009)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1 ((_dto i 6 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508446014693 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508446014694 2017.10.19 21:46:54)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code bab5edeeb8ecebacb8b5f9e1eebcbbbce9bdbfbcbb)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508446014735 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508446014736 2017.10.19 21:46:54)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code d9d6db8bd58ed9cf8fdfcc83dcdf8ddfdcdf8ddf8d)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3762          1508446014774 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508446014775 2017.10.19 21:46:54)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 085e0c0e565e5c1f0b5f4e53590f0c0e5e0f080f0c)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 1 0 13(_arch(_uni))))
		(_sig (_int addr2 1 0 14(_arch(_uni))))
		(_sig (_int addr3 1 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 2 0 16(_arch(_uni))))
		(_sig (_int output2 2 0 17(_arch(_uni))))
		(_sig (_int input 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 3 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 4 0 20(_arch(_uni))))
		(_sig (_int reg_sb 4 0 21(_arch(_uni))))
		(_sig (_int reg_sc 4 0 22(_arch(_uni))))
		(_sig (_int alu_a 2 0 23(_arch(_uni))))
		(_sig (_int alu_b 2 0 24(_arch(_uni))))
		(_sig (_int alu_c 2 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 2 0 28(_arch(_uni))))
		(_sig (_int instance_number 2 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 5 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 6 ((_dto i 3 i 0)))))
		(_sig (_int reg 7 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2730          1508446014829 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508446014830 2017.10.19 21:46:54)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 46114f4542111b5142475f1d15404f4144404f4144)
	(_ent
		(_time 1508445979621)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508446014926 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508446014927 2017.10.19 21:46:54)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code a4f2a6f3f6f3a4b3a4a3e2fea1a3a6a2f2a2f0a3a6)
	(_ent
		(_time 1508446000009)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1 ((_dto i 6 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508446044052 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508446044053 2017.10.19 21:47:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 696e6a69333f387f6b662a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508446044093 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508446044094 2017.10.19 21:47:24)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 888fde8685df889ede8e9dd28d8edc8e8d8edc8edc)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3762          1508446044132 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508446044133 2017.10.19 21:47:24)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code b7b1b1e3e6e1e3a0b4e0f1ece6b0b3b1e1b0b7b0b3)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 1 0 13(_arch(_uni))))
		(_sig (_int addr2 1 0 14(_arch(_uni))))
		(_sig (_int addr3 1 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 2 0 16(_arch(_uni))))
		(_sig (_int output2 2 0 17(_arch(_uni))))
		(_sig (_int input 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 3 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 4 0 20(_arch(_uni))))
		(_sig (_int reg_sb 4 0 21(_arch(_uni))))
		(_sig (_int reg_sc 4 0 22(_arch(_uni))))
		(_sig (_int alu_a 2 0 23(_arch(_uni))))
		(_sig (_int alu_b 2 0 24(_arch(_uni))))
		(_sig (_int alu_c 2 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 2 0 28(_arch(_uni))))
		(_sig (_int instance_number 2 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 5 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 6 ((_dto i 3 i 0)))))
		(_sig (_int reg 7 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2730          1508446044173 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508446044174 2017.10.19 21:47:24)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code e6e1edb4e2b1bbf1e2e7ffbdb5e0efe1e4e0efe1e4)
	(_ent
		(_time 1508445979621)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508446044215 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508446044216 2017.10.19 21:47:24)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 05030403565205120501435f000207035303510207)
	(_ent
		(_time 1508446000009)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1 ((_dto i 6 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\))((_string \"00000001000000010000000001100001"\))((_string \"00000001000000010000000011100010"\))((_string \"00000001000000000000100000000011"\))((_string \"00000010000001000000110000100010"\))((_string \"00000100000000000000100000001111"\))((_string \"00000011000000000011110000000001"\))((_string \"00000101000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 7198          1508447244963 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508447244964 2017.10.19 22:07:24)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code 737274722624736473773529767471752575277471)
	(_ent
		(_time 1508446000009)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1 ((_dto i 6 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000011000000000000110000000001"\))((_string \"00000011000000000001000000000010"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000001010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000001100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000000000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000010000000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000010010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000010100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000000010000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000011000000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000011010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000011100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000011110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000100000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000100010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000100100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000100110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000101000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000101010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000101100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000101110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000110000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000110010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000110100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000110110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000111000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000111010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000111100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000111110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508447559230 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508447559231 2017.10.19 22:12:39)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0d080d0b0a5b5c1b0f024e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 3031          1508447559274 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508447559275 2017.10.19 22:12:39)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 3c3969396a6b3c2a6a3a2966393a683a393a683a68)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
I 000047 55 3762          1508447559314 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508447559315 2017.10.19 22:12:39)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 6b6f6e6b6f3d3f7c683c2d303a6c6f6d3d6c6b6c6f)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 1 0 13(_arch(_uni))))
		(_sig (_int addr2 1 0 14(_arch(_uni))))
		(_sig (_int addr3 1 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 2 0 16(_arch(_uni))))
		(_sig (_int output2 2 0 17(_arch(_uni))))
		(_sig (_int input 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 3 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 4 0 20(_arch(_uni))))
		(_sig (_int reg_sb 4 0 21(_arch(_uni))))
		(_sig (_int reg_sc 4 0 22(_arch(_uni))))
		(_sig (_int alu_a 2 0 23(_arch(_uni))))
		(_sig (_int alu_b 2 0 24(_arch(_uni))))
		(_sig (_int alu_c 2 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 2 0 28(_arch(_uni))))
		(_sig (_int instance_number 2 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 5 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 6 ((_dto i 3 i 0)))))
		(_sig (_int reg 7 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2730          1508447559354 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508447559355 2017.10.19 22:12:39)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code 8a8f8285d9ddd79d8e8b93d1d98c838d888c838d88)
	(_ent
		(_time 1508445979621)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
I 000047 55 7198          1508447559398 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508447559399 2017.10.19 22:12:39)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code b9bdbaede6eeb9aeb9bdffe3bcbebbbfefbfedbebb)
	(_ent
		(_time 1508446000009)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1 ((_dto i 6 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000011000000000000110000000001"\))((_string \"00000011000000000001000000000010"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000001010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000001100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000000000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000010000000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000010010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000010100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000000010000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000011000000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000011010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000011100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000011110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000100000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000100010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000100100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000100110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000101000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000101010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000101100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000101110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000110000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000110010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000110100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000110110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000111000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000111010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000111100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000011000000000111110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000100000000011"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
I 000047 55 1276          1508447849436 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1508447849437 2017.10.19 22:17:29)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a8a7fcfff3fef9beaaa7ebf3fcaea9aefbafadaea9)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(5)(6)(3))(_sens(4))(_mon)(_read(5)(6)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
V 000047 55 3031          1508447850134 sample
(_unit VHDL (mem 0 6(sample 0 16))
	(_version vd0)
	(_time 1508447850135 2017.10.19 22:17:30)
	(_source (\./../src/mem.vhd\))
	(_parameters tan)
	(_code 67303267653067713161723d626133616261336133)
	(_ent
		(_time 1508440856700)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 0 0 7(_ent(_in))))
		(_port (_int addr2 0 0 8(_ent(_in))))
		(_port (_int addr3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int input 1 0 10(_ent(_in))))
		(_port (_int output1 1 0 11(_ent(_out))))
		(_port (_int output2 1 0 12(_ent(_out))))
		(_port (_int en -1 0 13(_ent(_in)(_event))))
		(_port (_int clk -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 17(_array 2 ((_to i 0 i 31)))))
		(_sig (_int rom_data 3 0 18(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000011000011000110111"\))((_string \"00000000000000000110100110010100"\))((_string \"00000000000000001100100111000110"\))((_string \"00000000000000000110011111000011"\))((_string \"00000000000000001101011001000010"\))((_string \"00000000000000010111010001001110"\))((_string \"00000000000000011000000101111100"\))((_string \"00000000000000001010101001001001"\))((_string \"00000000000000000100011110100001"\))((_string \"00000000000000000111110100111111"\))((_string \"00000000000000010010010101100001"\))((_string \"00000000000000010100010000110110"\))((_string \"00000000000000010111100010010111"\))((_string \"00000000000000010111101011101001"\))((_string \"00000000000000001101111000110001"\))((_string \"00000000000000000011010110000101"\))((_string \"00000000000000001110000111010001"\))((_string \"00000000000000001001010101111101"\))((_string \"00000000000000000000110000100010"\))((_string \"00000000000000001110111001000110"\))((_string \"00000000000000000001110101110000"\))((_string \"00000000000000001101110000100111"\))((_string \"00000000000000000000101100101001"\))((_string \"00000000000000001110100101111000"\))((_string \"00000000000000001101101101000100"\))((_string \"00000000000000000111101111001001"\))((_string \"00000000000000010010001000001000"\))((_string \"00000000000000000000001101000011"\))((_string \"00000000000000000111100100100110"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment (_trgt(4))(_sens(0)(8))(_mon))))
			(line__26(_arch 1 0 26(_assignment (_trgt(5))(_sens(1)(8))(_mon))))
			(line__27(_arch 2 0 27(_prcs (_trgt(8))(_sens(6)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 3 -1)
)
V 000047 55 3762          1508447850181 sample
(_unit VHDL (top 0 6(sample 0 9))
	(_version vd0)
	(_time 1508447850182 2017.10.19 22:17:30)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 96c09399c6c0c28195c1d0cdc7919290c091969192)
	(_ent
		(_time 1508440856746)
	)
	(_inst g1 0 119(_ent . alu sample)
		(_port
			((a)(alu_a))
			((b)(alu_b))
			((opcode)(opcode))
			((result)(alu_c))
			((clk)(clk))
		)
	)
	(_inst g2 0 120(_ent . mem sample)
		(_port
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((input)(input))
			((output1)(output1))
			((output2)(output2))
			((en)(mem_w))
			((clk)(clk))
		)
	)
	(_inst g3 0 121(_ent . ir sample)
		(_port
			((rom_addr)(rom_addr))
			((opcode)(opcode))
			((instruction)(instruction))
			((clk)(clk1))
			((mem_w)(mem_w))
			((mem_r)(mem_r))
			((reg_a)(reg_sa))
			((reg_b)(reg_sb))
			((reg_c)(reg_sc))
			((addr1)(addr1))
			((addr2)(addr2))
			((addr3)(addr3))
			((instance_number)(instance_number))
			((instance_en)(instance_en))
			((pc_fromalu)(pc_fromalu))
		)
	)
	(_inst g4 0 122(_ent . rom sample)
		(_port
			((addr)(rom_addr))
			((output)(instruction))
		)
	)
	(_object
		(_sig (_int clk -1 0 10(_arch(_uni))))
		(_sig (_int clk1 -1 0 11(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int rom_addr 0 0 12(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int addr1 1 0 13(_arch(_uni))))
		(_sig (_int addr2 1 0 14(_arch(_uni))))
		(_sig (_int addr3 1 0 15(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int output1 2 0 16(_arch(_uni))))
		(_sig (_int output2 2 0 17(_arch(_uni))))
		(_sig (_int input 2 0 18(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int opcode 3 0 19(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int reg_sa 4 0 20(_arch(_uni))))
		(_sig (_int reg_sb 4 0 21(_arch(_uni))))
		(_sig (_int reg_sc 4 0 22(_arch(_uni))))
		(_sig (_int alu_a 2 0 23(_arch(_uni))))
		(_sig (_int alu_b 2 0 24(_arch(_uni))))
		(_sig (_int alu_c 2 0 25(_arch(_uni))))
		(_sig (_int mem_w -1 0 26(_arch(_uni))))
		(_sig (_int mem_r -1 0 27(_arch(_uni))))
		(_sig (_int instruction 2 0 28(_arch(_uni))))
		(_sig (_int instance_number 2 0 29(_arch(_uni))))
		(_sig (_int instance_en -1 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 31(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int processcounter 5 0 31(_arch(_uni(_string \"000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1 ((_dto i 31 i 0)))))
		(_type (_int word 0 32(_array 6 ((_dto i 3 i 0)))))
		(_sig (_int reg 7 0 33(_arch(_uni((_others(_string \"00000000000000000000000000000000"\)))))))
		(_sig (_int pc_fromalu 0 0 34(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_simple)(_trgt(1)(8)(13)(14)(21)(22(3))(22(2))(22(1))(22(0))(23))(_sens(0))(_mon)(_read(6)(7)(10)(11)(12)(15)(16)(17)(19)(20)(21)(22(0))(22(3))(22(2))(22(1))))))
			(line__118(_arch 1 0 118(_assignment (_trgt(22(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(770)
		(515)
		(771)
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . sample 2 -1)
)
I 000047 55 2730          1508447850233 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1508447850234 2017.10.19 22:17:30)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code c592cd91c29298d2c1c4dc9e96c3ccc2c7c3ccc2c7)
	(_ent
		(_time 1508445979621)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
V 000047 55 7198          1508447850281 sample
(_unit VHDL (rom 0 6(sample 0 11))
	(_version vd0)
	(_time 1508447850282 2017.10.19 22:17:30)
	(_source (\./../src/Rom.vhd\))
	(_parameters tan)
	(_code f4a2f7a4a6a3f4e3f4f0b2aef1f3f6f2a2f2a0f3f6)
	(_ent
		(_time 1508446000009)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1 ((_dto i 6 i 0)))))
		(_port (_int addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int output 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rom_array 0 12(_array 2 ((_to i 0 i 127)))))
		(_sig (_int rom_data 3 0 13(_arch(_uni(((_string \"00000011000000000000110000000001"\))((_string \"00000011000000000001000000000010"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000001010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000001100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000000000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000010000000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000010010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000010100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000000010000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000011000000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000011010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000011100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000011110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000100000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000100010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000100100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000100110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000101000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000101010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000101100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000101110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000110000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000110010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000110100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000110110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000111000000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000111010000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000111100000000001"\))((_string \"00000010000011010000100000100011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000011000000000111110000000001"\))((_string \"00000010000001000000010001000011"\))((_string \"00000001000000000000110000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
V 000047 55 2730          1509060179768 sample
(_unit VHDL (ir 0 6(sample 0 26))
	(_version vd0)
	(_time 1509060179769 2017.10.27 00:22:59)
	(_source (\./../src/IR.vhd\))
	(_parameters tan)
	(_code f8fea5a9f2afa5effcf9e1a3abfef1fffafef1fffa)
	(_ent
		(_time 1508445979621)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1 ((_dto i 6 i 0)))))
		(_port (_int rom_addr 0 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int instruction 2 0 10(_ent(_in))))
		(_port (_int clk -1 0 11(_ent(_in)(_event))))
		(_port (_int mem_w -1 0 12(_ent(_out((i 2))))))
		(_port (_int mem_r -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1 ((_dto i 1 i 0)))))
		(_port (_int reg_a 3 0 14(_ent(_out))))
		(_port (_int reg_b 3 0 15(_ent(_out))))
		(_port (_int reg_c 3 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1 ((_dto i 4 i 0)))))
		(_port (_int addr1 4 0 17(_ent(_out))))
		(_port (_int addr2 4 0 18(_ent(_out))))
		(_port (_int addr3 4 0 19(_ent(_out))))
		(_port (_int instance_number 2 0 20(_ent(_out))))
		(_port (_int instance_en -1 0 21(_ent(_out))))
		(_port (_int pc_fromalu 0 0 22(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int pc 5 0 27(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(0)(1)(4)(5)(6)(7)(8)(9)(10)(11)(12(d_31_5))(12(d_4_0))(13)(15))(_sens(3))(_mon)(_read(2(d_4_0))(2(d_14_10))(2(d_9_5))(2(d_31_16))(2(d_1_0))(2(d_6_5))(2(d_11_10))(2(d_21_16))(2(d_31_20))(14)(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33751554 33686018)
		(33686018 50463234 33686018 33686018)
		(33686018 50463234 33686018 50463234)
		(33686018 50528770 33686018 33686018)
		(33686018 33686274 33686018 33686018)
		(33686018 50463490 33686018 33686018)
		(33686018 33751810 33686018 33686018)
		(514)
		(50463234 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 514)
		(33686018 50463490 33686018)
	)
	(_model . sample 1 -1)
)
V 000047 55 1276          1509060180770 sample
(_unit VHDL (alu 0 6(sample 0 13))
	(_version vd0)
	(_time 1509060180771 2017.10.27 00:23:00)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e0e7e0b3b3b6b1f6e2efa3bbb4e6e1e6b3e7e5e6e1)
	(_ent
		(_time 1508440855527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 0 0 7(_ent(_in))))
		(_port (_int b 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int opcode 1 0 8(_ent(_in))))
		(_port (_int result 0 0 9(_ent(_out))))
		(_port (_int clk -1 0 10(_ent(_in)(_event))))
		(_sig (_int int_a -2 0 14(_arch(_uni))))
		(_sig (_int int_b -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs (_simple)(_trgt(3)(5)(6))(_sens(4))(_mon)(_read(0)(1)(2)(5)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_model . sample 1 -1)
)
