

================================================================
== Vitis HLS Report for 'Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4'
================================================================
* Date:           Sun Sep  3 07:07:03 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.639 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_460_3_VITIS_LOOP_461_4  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      45|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      45|    182|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln460_1_fu_96_p2      |         +|   0|  0|  17|          14|           1|
    |add_ln460_fu_108_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln461_fu_172_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln462_fu_166_p2       |         +|   0|  0|  14|          14|          14|
    |sub_ln462_fu_156_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln460_fu_90_p2       |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln461_fu_114_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln460_1_fu_128_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln460_fu_120_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 110|          83|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_v271_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_v272_load            |   9|          2|   10|         20|
    |indvar_flatten_fu_54                  |   9|          2|   14|         28|
    |v271_fu_50                            |   9|          2|    4|          8|
    |v272_fu_46                            |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln462_reg_221        |  14|   0|   14|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_54     |  14|   0|   14|          0|
    |v271_fu_50               |   4|   0|    4|          0|
    |v272_fu_46               |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0_Pipeline_VITIS_LOOP_460_3_VITIS_LOOP_461_4|  return value|
|q_outp3_address0  |  out|   14|   ap_memory|                                                      q_outp3|         array|
|q_outp3_ce0       |  out|    1|   ap_memory|                                                      q_outp3|         array|
|q_outp3_we0       |  out|    1|   ap_memory|                                                      q_outp3|         array|
|q_outp3_d0        |  out|   32|   ap_memory|                                                      q_outp3|         array|
+------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

