<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p542" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_542{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_542{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_542{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_542{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_542{left:69px;bottom:936px;}
#t6_542{left:95px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_542{left:69px;bottom:913px;}
#t8_542{left:95px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_542{left:95px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_542{left:69px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_542{left:69px;bottom:852px;}
#tc_542{left:95px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_542{left:69px;bottom:829px;}
#te_542{left:95px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_542{left:95px;bottom:816px;letter-spacing:-0.18px;}
#tg_542{left:69px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_542{left:69px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_542{left:69px;bottom:751px;}
#tj_542{left:95px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_542{left:69px;bottom:705px;letter-spacing:-0.08px;}
#tl_542{left:154px;bottom:705px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tm_542{left:69px;bottom:684px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_542{left:69px;bottom:667px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_542{left:315px;bottom:630px;letter-spacing:0.11px;word-spacing:0.03px;}
#tp_542{left:405px;bottom:630px;letter-spacing:0.14px;word-spacing:-0.07px;}
#tq_542{left:69px;bottom:442px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_542{left:69px;bottom:392px;letter-spacing:-0.09px;}
#ts_542{left:154px;bottom:392px;letter-spacing:-0.09px;}
#tt_542{left:69px;bottom:371px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tu_542{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_542{left:69px;bottom:338px;letter-spacing:-0.14px;}
#tw_542{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_542{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ty_542{left:69px;bottom:279px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tz_542{left:221px;bottom:1062px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_542{left:595px;bottom:1062px;letter-spacing:-0.14px;}
#t11_542{left:221px;bottom:1040px;letter-spacing:-0.11px;}
#t12_542{left:595px;bottom:1040px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t13_542{left:221px;bottom:1019px;letter-spacing:-0.11px;}
#t14_542{left:596px;bottom:1019px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t15_542{left:221px;bottom:998px;letter-spacing:-0.12px;}
#t16_542{left:596px;bottom:998px;letter-spacing:-0.14px;}
#t17_542{left:225px;bottom:612px;letter-spacing:-0.16px;}
#t18_542{left:566px;bottom:612px;letter-spacing:-0.14px;}
#t19_542{left:246px;bottom:590px;letter-spacing:-0.17px;}
#t1a_542{left:631px;bottom:590px;letter-spacing:-0.13px;}
#t1b_542{left:246px;bottom:569px;letter-spacing:-0.16px;}
#t1c_542{left:651px;bottom:569px;letter-spacing:-0.12px;}
#t1d_542{left:246px;bottom:548px;letter-spacing:-0.16px;}
#t1e_542{left:642px;bottom:548px;letter-spacing:-0.13px;}
#t1f_542{left:246px;bottom:526px;letter-spacing:-0.16px;}
#t1g_542{left:641px;bottom:526px;letter-spacing:-0.14px;}
#t1h_542{left:224px;bottom:505px;letter-spacing:-0.16px;}
#t1i_542{left:631px;bottom:505px;letter-spacing:-0.13px;}
#t1j_542{left:233px;bottom:483px;letter-spacing:-0.12px;}
#t1k_542{left:651px;bottom:483px;letter-spacing:-0.14px;}
#t1l_542{left:267px;bottom:1083px;letter-spacing:-0.16px;}
#t1m_542{left:613px;bottom:1083px;letter-spacing:-0.13px;word-spacing:-0.04px;}

.s1_542{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_542{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_542{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_542{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_542{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_542{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_542{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_542{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts542" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg542Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg542" style="-webkit-user-select: none;"><object width="935" height="1210" data="542/542.svg" type="image/svg+xml" id="pdf542" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_542" class="t s1_542">2-18 </span><span id="t2_542" class="t s1_542">Vol. 2A </span>
<span id="t3_542" class="t s2_542">INSTRUCTION FORMAT </span>
<span id="t4_542" class="t s3_542">The role of ModR/M.r/m field can be summarized to two situations: </span>
<span id="t5_542" class="t s4_542">• </span><span id="t6_542" class="t s3_542">ModR/M.r/m encodes the instruction operand that references a memory address. </span>
<span id="t7_542" class="t s4_542">• </span><span id="t8_542" class="t s3_542">For some instructions that do not support memory addressing semantics, ModR/M.r/m encodes either the </span>
<span id="t9_542" class="t s3_542">destination register operand or a source register operand. </span>
<span id="ta_542" class="t s3_542">The role of ModR/M.reg field can be summarized to two situations: </span>
<span id="tb_542" class="t s4_542">• </span><span id="tc_542" class="t s3_542">ModR/M.reg encodes either the destination register operand or a source register operand. </span>
<span id="td_542" class="t s4_542">• </span><span id="te_542" class="t s3_542">For some instructions, ModR/M.reg is treated as an opcode extension and not used to encode any instruction </span>
<span id="tf_542" class="t s3_542">operand. </span>
<span id="tg_542" class="t s3_542">For instruction syntax that support four operands, VEX.vvvv, ModR/M.r/m, ModR/M.reg encodes three of the four </span>
<span id="th_542" class="t s3_542">operands. The role of bits 7:4 of the immediate byte serves the following situation: </span>
<span id="ti_542" class="t s4_542">• </span><span id="tj_542" class="t s3_542">Imm8[7:4] encodes the third source register operand. </span>
<span id="tk_542" class="t s5_542">2.3.6.1 </span><span id="tl_542" class="t s5_542">3-byte VEX byte 1, bits[4:0] - “m-mmmm” </span>
<span id="tm_542" class="t s3_542">Bits[4:0] of the 3-byte VEX byte 1 encode an implied leading opcode byte (0F, 0F 38, or 0F 3A). Several bits are </span>
<span id="tn_542" class="t s3_542">reserved for future use and will #UD unless 0. </span>
<span id="to_542" class="t s6_542">Table 2-10. </span><span id="tp_542" class="t s6_542">VEX.m-mmmm interpretation </span>
<span id="tq_542" class="t s3_542">VEX.m-mmmm is only available on the 3-byte VEX. The 2-byte VEX implies a leading 0Fh opcode byte. </span>
<span id="tr_542" class="t s5_542">2.3.6.2 </span><span id="ts_542" class="t s5_542">2-byte VEX byte 1, bit[2], and 3-byte VEX byte 2, bit [2]- “L” </span>
<span id="tt_542" class="t s3_542">The vector length field, VEX.L, is encoded in bit[2] of either the second byte of 2-byte VEX, or the third byte of 3- </span>
<span id="tu_542" class="t s3_542">byte VEX. If “VEX.L = 1”, it indicates 256-bit vector operation. “VEX.L = 0” indicates scalar and 128-bit vector </span>
<span id="tv_542" class="t s3_542">operations. </span>
<span id="tw_542" class="t s3_542">The instruction VZEROUPPER is a special case that is encoded with VEX.L = 0, although its operation zero’s bits </span>
<span id="tx_542" class="t s3_542">255:128 of all YMM registers accessible in the current operating mode. </span>
<span id="ty_542" class="t s3_542">See the following table. </span>
<span id="tz_542" class="t s7_542">VEX.128.66.0F 72 /4 ib </span><span id="t10_542" class="t s7_542">VPSRAD xmm1, xmm2, imm8 </span>
<span id="t11_542" class="t s7_542">VEX.128.66.0F 71 /6 ib </span><span id="t12_542" class="t s7_542">VPSLLW xmm1, xmm2, imm8 </span>
<span id="t13_542" class="t s7_542">VEX.128.66.0F 72 /6 ib </span><span id="t14_542" class="t s7_542">VPSLLD xmm1, xmm2, imm8 </span>
<span id="t15_542" class="t s7_542">VEX.128.66.0F 73 /6 ib </span><span id="t16_542" class="t s7_542">VPSLLQ xmm1, xmm2, imm8 </span>
<span id="t17_542" class="t s8_542">VEX.m-mmmm </span><span id="t18_542" class="t s8_542">Implied Leading Opcode Bytes </span>
<span id="t19_542" class="t s7_542">00000B </span><span id="t1a_542" class="t s7_542">Reserved </span>
<span id="t1b_542" class="t s7_542">00001B </span><span id="t1c_542" class="t s7_542">0F </span>
<span id="t1d_542" class="t s7_542">00010B </span><span id="t1e_542" class="t s7_542">0F 38 </span>
<span id="t1f_542" class="t s7_542">00011B </span><span id="t1g_542" class="t s7_542">0F 3A </span>
<span id="t1h_542" class="t s7_542">00100-11111B </span><span id="t1i_542" class="t s7_542">Reserved </span>
<span id="t1j_542" class="t s7_542">(2-byte VEX) </span><span id="t1k_542" class="t s7_542">0F </span>
<span id="t1l_542" class="t s8_542">Opcode </span><span id="t1m_542" class="t s8_542">Instruction mnemonic </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
