Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab4_z1_top glbl -Oenable_linking_all_libraries -prj lab4_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab4_z1 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/AESL_automem_firstVector_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_firstVector_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/AESL_automem_resultVecror_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_resultVecror_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/AESL_automem_secondVector_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_secondVector_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab4_z1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1_lab4_z1_Pipeline_L1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1_lab4_z1_Pipeline_L1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/lab4_z1_mac_muladd_16s_16s_32ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module lab4_z1_mac_muladd_16s_16s_32ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab4_z1/lab4_z1/sol2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab4_z1_mac_muladd_16s_16s_32ns_...
Compiling module xil_defaultlib.lab4_z1_mac_muladd_16s_16s_32ns_...
Compiling module xil_defaultlib.lab4_z1_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.lab4_z1_lab4_z1_Pipeline_L1
Compiling module xil_defaultlib.lab4_z1
Compiling module xil_defaultlib.AESL_automem_firstVector_arr
Compiling module xil_defaultlib.AESL_automem_secondVector_arr
Compiling module xil_defaultlib.AESL_automem_resultVecror_arr
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab4_z1_top
Compiling module work.glbl
Built simulation snapshot lab4_z1
