Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sun May  5 01:22:13 2024
| Host         : DESKTOP-304596O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |              40 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------+------------------------------+------------------+----------------+
|   Clock Signal   |                  Enable Signal                  |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+-------------------------------------------------+------------------------------+------------------+----------------+
|  Slow_Clk_0/CLK  |                                                 | Reset_IBUF                   |                3 |              6 |
|  Clkin_IBUF_BUFG |                                                 |                              |                2 |              6 |
|  Slow_Clk_0/CLK  | Program_Counter_0/Program_Counter_0/E[0]        |                              |                2 |              8 |
|  Slow_Clk_0/CLK  | Program_Counter_0/Program_Counter_0/Q_reg[0][0] |                              |                2 |             16 |
|  Slow_Clk_0/CLK  | Reset_IBUF                                      |                              |                5 |             16 |
|  Clkin_IBUF_BUFG |                                                 | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             62 |
+------------------+-------------------------------------------------+------------------------------+------------------+----------------+


