# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_7.srcs/sources_1/new/Top_module.v" \
"../../../../project_7.srcs/sources_1/new/sub_7seg.v" \
"../../../../project_7.srcs/sources_1/new/sub_Frequency_div.v" \
"../../../../project_7.srcs/sim_1/new/FZ.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
