// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Bert_layer_HH_
#define _Bert_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Gelu_layer.h"
#include "Self_attention.h"
#include "Layer_norm.h"
#include "Linear_layer_ds1.h"
#include "Res_layer.h"
#include "Linear_layer_ds2.h"
#include "Linear_layer_qkv.h"
#include "Linear_layer_ds0.h"
#include "Bert_layer_v260_V.h"
#include "Bert_layer_v265.h"
#include "Bert_layer_v267.h"
#include "Linear_layer_ds1_qcK.h"

namespace ap_rtl {

struct Bert_layer : public sc_module {
    // Port declarations 61
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > v242_V_address0;
    sc_out< sc_logic > v242_V_ce0;
    sc_in< sc_lv<24> > v242_V_q0;
    sc_out< sc_lv<20> > v243_V_address0;
    sc_out< sc_logic > v243_V_ce0;
    sc_in< sc_lv<24> > v243_V_q0;
    sc_out< sc_lv<10> > v244_V_address0;
    sc_out< sc_logic > v244_V_ce0;
    sc_in< sc_lv<24> > v244_V_q0;
    sc_out< sc_lv<20> > v245_V_address0;
    sc_out< sc_logic > v245_V_ce0;
    sc_in< sc_lv<24> > v245_V_q0;
    sc_out< sc_lv<10> > v246_V_address0;
    sc_out< sc_logic > v246_V_ce0;
    sc_in< sc_lv<24> > v246_V_q0;
    sc_out< sc_lv<20> > v247_V_address0;
    sc_out< sc_logic > v247_V_ce0;
    sc_in< sc_lv<24> > v247_V_q0;
    sc_out< sc_lv<10> > v248_V_address0;
    sc_out< sc_logic > v248_V_ce0;
    sc_in< sc_lv<24> > v248_V_q0;
    sc_out< sc_lv<20> > v249_V_address0;
    sc_out< sc_logic > v249_V_ce0;
    sc_in< sc_lv<24> > v249_V_q0;
    sc_out< sc_lv<10> > v250_V_address0;
    sc_out< sc_logic > v250_V_ce0;
    sc_in< sc_lv<24> > v250_V_q0;
    sc_out< sc_lv<22> > v251_V_address0;
    sc_out< sc_logic > v251_V_ce0;
    sc_in< sc_lv<24> > v251_V_q0;
    sc_out< sc_lv<12> > v252_V_address0;
    sc_out< sc_logic > v252_V_ce0;
    sc_in< sc_lv<24> > v252_V_q0;
    sc_out< sc_lv<22> > v253_V_address0;
    sc_out< sc_logic > v253_V_ce0;
    sc_in< sc_lv<24> > v253_V_q0;
    sc_out< sc_lv<10> > v254_V_address0;
    sc_out< sc_logic > v254_V_ce0;
    sc_in< sc_lv<24> > v254_V_q0;
    sc_out< sc_lv<10> > v255_address0;
    sc_out< sc_logic > v255_ce0;
    sc_in< sc_lv<32> > v255_q0;
    sc_out< sc_lv<10> > v256_address0;
    sc_out< sc_logic > v256_ce0;
    sc_in< sc_lv<32> > v256_q0;
    sc_out< sc_lv<10> > v257_address0;
    sc_out< sc_logic > v257_ce0;
    sc_in< sc_lv<32> > v257_q0;
    sc_out< sc_lv<10> > v258_address0;
    sc_out< sc_logic > v258_ce0;
    sc_in< sc_lv<32> > v258_q0;
    sc_out< sc_lv<14> > v259_V_address0;
    sc_out< sc_logic > v259_V_ce0;
    sc_out< sc_logic > v259_V_we0;
    sc_out< sc_lv<24> > v259_V_d0;


    // Module declarations
    Bert_layer(sc_module_name name);
    SC_HAS_PROCESS(Bert_layer);

    ~Bert_layer();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Bert_layer_v260_V* v260_V_U;
    Bert_layer_v260_V* v261_V_U;
    Bert_layer_v260_V* v262_V_U;
    Bert_layer_v260_V* v263_V_U;
    Bert_layer_v260_V* v264_V_U;
    Bert_layer_v265* v265_U;
    Bert_layer_v260_V* v266_V_U;
    Bert_layer_v267* v267_U;
    Linear_layer_ds1_qcK* v268_V_U;
    Bert_layer_v260_V* v269_V_U;
    Bert_layer_v265* v270_U;
    Gelu_layer* grp_Gelu_layer_fu_134;
    Self_attention* grp_Self_attention_fu_170;
    Layer_norm* grp_Layer_norm_fu_178;
    Linear_layer_ds1* grp_Linear_layer_ds1_fu_191;
    Res_layer* grp_Res_layer_fu_201;
    Linear_layer_ds2* grp_Linear_layer_ds2_fu_209;
    Linear_layer_qkv* grp_Linear_layer_qkv_fu_219;
    Linear_layer_ds0* grp_Linear_layer_ds0_fu_235;
    sc_signal< sc_lv<24> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > v260_V_address0;
    sc_signal< sc_logic > v260_V_ce0;
    sc_signal< sc_logic > v260_V_we0;
    sc_signal< sc_lv<24> > v260_V_q0;
    sc_signal< sc_lv<14> > v261_V_address0;
    sc_signal< sc_logic > v261_V_ce0;
    sc_signal< sc_logic > v261_V_we0;
    sc_signal< sc_lv<24> > v261_V_q0;
    sc_signal< sc_lv<14> > v262_V_address0;
    sc_signal< sc_logic > v262_V_ce0;
    sc_signal< sc_logic > v262_V_we0;
    sc_signal< sc_lv<24> > v262_V_q0;
    sc_signal< sc_lv<14> > v263_V_address0;
    sc_signal< sc_logic > v263_V_ce0;
    sc_signal< sc_logic > v263_V_we0;
    sc_signal< sc_lv<24> > v263_V_q0;
    sc_signal< sc_lv<14> > v264_V_address0;
    sc_signal< sc_logic > v264_V_ce0;
    sc_signal< sc_logic > v264_V_we0;
    sc_signal< sc_lv<24> > v264_V_q0;
    sc_signal< sc_lv<14> > v265_address0;
    sc_signal< sc_logic > v265_ce0;
    sc_signal< sc_logic > v265_we0;
    sc_signal< sc_lv<32> > v265_q0;
    sc_signal< sc_lv<14> > v266_V_address0;
    sc_signal< sc_logic > v266_V_ce0;
    sc_signal< sc_logic > v266_V_we0;
    sc_signal< sc_lv<24> > v266_V_q0;
    sc_signal< sc_lv<16> > v267_address0;
    sc_signal< sc_logic > v267_ce0;
    sc_signal< sc_logic > v267_we0;
    sc_signal< sc_lv<32> > v267_q0;
    sc_signal< sc_lv<16> > v268_V_address0;
    sc_signal< sc_logic > v268_V_ce0;
    sc_signal< sc_logic > v268_V_we0;
    sc_signal< sc_lv<24> > v268_V_q0;
    sc_signal< sc_lv<14> > v269_V_address0;
    sc_signal< sc_logic > v269_V_ce0;
    sc_signal< sc_logic > v269_V_we0;
    sc_signal< sc_lv<24> > v269_V_q0;
    sc_signal< sc_lv<14> > v270_address0;
    sc_signal< sc_logic > v270_ce0;
    sc_signal< sc_logic > v270_we0;
    sc_signal< sc_lv<32> > v270_q0;
    sc_signal< sc_logic > grp_Gelu_layer_fu_134_ap_start;
    sc_signal< sc_logic > grp_Gelu_layer_fu_134_ap_done;
    sc_signal< sc_logic > grp_Gelu_layer_fu_134_ap_idle;
    sc_signal< sc_logic > grp_Gelu_layer_fu_134_ap_ready;
    sc_signal< sc_lv<16> > grp_Gelu_layer_fu_134_v205_address0;
    sc_signal< sc_logic > grp_Gelu_layer_fu_134_v205_ce0;
    sc_signal< sc_lv<16> > grp_Gelu_layer_fu_134_v206_V_address0;
    sc_signal< sc_logic > grp_Gelu_layer_fu_134_v206_V_ce0;
    sc_signal< sc_logic > grp_Gelu_layer_fu_134_v206_V_we0;
    sc_signal< sc_lv<24> > grp_Gelu_layer_fu_134_v206_V_d0;
    sc_signal< sc_logic > grp_Self_attention_fu_170_ap_start;
    sc_signal< sc_logic > grp_Self_attention_fu_170_ap_done;
    sc_signal< sc_logic > grp_Self_attention_fu_170_ap_idle;
    sc_signal< sc_logic > grp_Self_attention_fu_170_ap_ready;
    sc_signal< sc_lv<14> > grp_Self_attention_fu_170_v82_V_address0;
    sc_signal< sc_logic > grp_Self_attention_fu_170_v82_V_ce0;
    sc_signal< sc_lv<14> > grp_Self_attention_fu_170_v83_V_address0;
    sc_signal< sc_logic > grp_Self_attention_fu_170_v83_V_ce0;
    sc_signal< sc_lv<14> > grp_Self_attention_fu_170_v84_V_address0;
    sc_signal< sc_logic > grp_Self_attention_fu_170_v84_V_ce0;
    sc_signal< sc_lv<14> > grp_Self_attention_fu_170_v85_V_address0;
    sc_signal< sc_logic > grp_Self_attention_fu_170_v85_V_ce0;
    sc_signal< sc_logic > grp_Self_attention_fu_170_v85_V_we0;
    sc_signal< sc_lv<24> > grp_Self_attention_fu_170_v85_V_d0;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_ap_start;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_ap_done;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_ap_idle;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_ap_ready;
    sc_signal< sc_lv<14> > grp_Layer_norm_fu_178_v135_address0;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_v135_ce0;
    sc_signal< sc_lv<32> > grp_Layer_norm_fu_178_v135_q0;
    sc_signal< sc_lv<10> > grp_Layer_norm_fu_178_v136_address0;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_v136_ce0;
    sc_signal< sc_lv<32> > grp_Layer_norm_fu_178_v136_q0;
    sc_signal< sc_lv<10> > grp_Layer_norm_fu_178_v137_address0;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_v137_ce0;
    sc_signal< sc_lv<32> > grp_Layer_norm_fu_178_v137_q0;
    sc_signal< sc_lv<14> > grp_Layer_norm_fu_178_v138_V_address0;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_v138_V_ce0;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_v138_V_we0;
    sc_signal< sc_lv<24> > grp_Layer_norm_fu_178_v138_V_d0;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_ap_start;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_ap_done;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_ap_idle;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_ap_ready;
    sc_signal< sc_lv<14> > grp_Linear_layer_ds1_fu_191_v176_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_v176_V_ce0;
    sc_signal< sc_lv<22> > grp_Linear_layer_ds1_fu_191_v177_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_v177_V_ce0;
    sc_signal< sc_lv<12> > grp_Linear_layer_ds1_fu_191_v178_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_v178_V_ce0;
    sc_signal< sc_lv<16> > grp_Linear_layer_ds1_fu_191_v179_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_v179_ce0;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_v179_we0;
    sc_signal< sc_lv<32> > grp_Linear_layer_ds1_fu_191_v179_d0;
    sc_signal< sc_logic > grp_Res_layer_fu_201_ap_start;
    sc_signal< sc_logic > grp_Res_layer_fu_201_ap_done;
    sc_signal< sc_logic > grp_Res_layer_fu_201_ap_idle;
    sc_signal< sc_logic > grp_Res_layer_fu_201_ap_ready;
    sc_signal< sc_lv<14> > grp_Res_layer_fu_201_v124_V_address0;
    sc_signal< sc_logic > grp_Res_layer_fu_201_v124_V_ce0;
    sc_signal< sc_lv<24> > grp_Res_layer_fu_201_v124_V_q0;
    sc_signal< sc_lv<14> > grp_Res_layer_fu_201_v125_V_address0;
    sc_signal< sc_logic > grp_Res_layer_fu_201_v125_V_ce0;
    sc_signal< sc_lv<24> > grp_Res_layer_fu_201_v125_V_q0;
    sc_signal< sc_lv<14> > grp_Res_layer_fu_201_v126_address0;
    sc_signal< sc_logic > grp_Res_layer_fu_201_v126_ce0;
    sc_signal< sc_logic > grp_Res_layer_fu_201_v126_we0;
    sc_signal< sc_lv<32> > grp_Res_layer_fu_201_v126_d0;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_ap_start;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_ap_done;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_ap_idle;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_ap_ready;
    sc_signal< sc_lv<16> > grp_Linear_layer_ds2_fu_209_v219_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_v219_V_ce0;
    sc_signal< sc_lv<22> > grp_Linear_layer_ds2_fu_209_v220_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_v220_V_ce0;
    sc_signal< sc_lv<10> > grp_Linear_layer_ds2_fu_209_v221_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_v221_V_ce0;
    sc_signal< sc_lv<14> > grp_Linear_layer_ds2_fu_209_v222_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_v222_V_ce0;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_v222_V_we0;
    sc_signal< sc_lv<24> > grp_Linear_layer_ds2_fu_209_v222_V_d0;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_ap_start;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_ap_done;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_ap_idle;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_ap_ready;
    sc_signal< sc_lv<14> > grp_Linear_layer_qkv_fu_219_v0_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_v0_V_ce0;
    sc_signal< sc_lv<20> > grp_Linear_layer_qkv_fu_219_v1_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_v1_V_ce0;
    sc_signal< sc_lv<24> > grp_Linear_layer_qkv_fu_219_v1_V_q0;
    sc_signal< sc_lv<10> > grp_Linear_layer_qkv_fu_219_v2_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_v2_V_ce0;
    sc_signal< sc_lv<24> > grp_Linear_layer_qkv_fu_219_v2_V_q0;
    sc_signal< sc_lv<14> > grp_Linear_layer_qkv_fu_219_v3_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_v3_V_ce0;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_v3_V_we0;
    sc_signal< sc_lv<24> > grp_Linear_layer_qkv_fu_219_v3_V_d0;
    sc_signal< sc_lv<24> > grp_Linear_layer_qkv_fu_219_v3_V_q0;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_ap_start;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_ap_done;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_ap_idle;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_ap_ready;
    sc_signal< sc_lv<14> > grp_Linear_layer_ds0_fu_235_v101_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_v101_V_ce0;
    sc_signal< sc_lv<20> > grp_Linear_layer_ds0_fu_235_v102_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_v102_V_ce0;
    sc_signal< sc_lv<10> > grp_Linear_layer_ds0_fu_235_v103_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_v103_V_ce0;
    sc_signal< sc_lv<14> > grp_Linear_layer_ds0_fu_235_v104_V_address0;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_v104_V_ce0;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_v104_V_we0;
    sc_signal< sc_lv<24> > grp_Linear_layer_ds0_fu_235_v104_V_d0;
    sc_signal< sc_logic > grp_Gelu_layer_fu_134_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_Self_attention_fu_170_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_Layer_norm_fu_178_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > grp_Linear_layer_ds1_fu_191_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_Res_layer_fu_201_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > grp_Linear_layer_ds2_fu_209_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_Linear_layer_qkv_fu_219_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_Linear_layer_ds0_fu_235_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<24> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<24> ap_ST_fsm_state1;
    static const sc_lv<24> ap_ST_fsm_state2;
    static const sc_lv<24> ap_ST_fsm_state3;
    static const sc_lv<24> ap_ST_fsm_state4;
    static const sc_lv<24> ap_ST_fsm_state5;
    static const sc_lv<24> ap_ST_fsm_state6;
    static const sc_lv<24> ap_ST_fsm_state7;
    static const sc_lv<24> ap_ST_fsm_state8;
    static const sc_lv<24> ap_ST_fsm_state9;
    static const sc_lv<24> ap_ST_fsm_state10;
    static const sc_lv<24> ap_ST_fsm_state11;
    static const sc_lv<24> ap_ST_fsm_state12;
    static const sc_lv<24> ap_ST_fsm_state13;
    static const sc_lv<24> ap_ST_fsm_state14;
    static const sc_lv<24> ap_ST_fsm_state15;
    static const sc_lv<24> ap_ST_fsm_state16;
    static const sc_lv<24> ap_ST_fsm_state17;
    static const sc_lv<24> ap_ST_fsm_state18;
    static const sc_lv<24> ap_ST_fsm_state19;
    static const sc_lv<24> ap_ST_fsm_state20;
    static const sc_lv<24> ap_ST_fsm_state21;
    static const sc_lv<24> ap_ST_fsm_state22;
    static const sc_lv<24> ap_ST_fsm_state23;
    static const sc_lv<24> ap_ST_fsm_state24;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_Gelu_layer_fu_134_ap_start();
    void thread_grp_Layer_norm_fu_178_ap_start();
    void thread_grp_Layer_norm_fu_178_v135_q0();
    void thread_grp_Layer_norm_fu_178_v136_q0();
    void thread_grp_Layer_norm_fu_178_v137_q0();
    void thread_grp_Linear_layer_ds0_fu_235_ap_start();
    void thread_grp_Linear_layer_ds1_fu_191_ap_start();
    void thread_grp_Linear_layer_ds2_fu_209_ap_start();
    void thread_grp_Linear_layer_qkv_fu_219_ap_start();
    void thread_grp_Linear_layer_qkv_fu_219_v1_V_q0();
    void thread_grp_Linear_layer_qkv_fu_219_v2_V_q0();
    void thread_grp_Linear_layer_qkv_fu_219_v3_V_q0();
    void thread_grp_Res_layer_fu_201_ap_start();
    void thread_grp_Res_layer_fu_201_v124_V_q0();
    void thread_grp_Res_layer_fu_201_v125_V_q0();
    void thread_grp_Self_attention_fu_170_ap_start();
    void thread_v242_V_address0();
    void thread_v242_V_ce0();
    void thread_v243_V_address0();
    void thread_v243_V_ce0();
    void thread_v244_V_address0();
    void thread_v244_V_ce0();
    void thread_v245_V_address0();
    void thread_v245_V_ce0();
    void thread_v246_V_address0();
    void thread_v246_V_ce0();
    void thread_v247_V_address0();
    void thread_v247_V_ce0();
    void thread_v248_V_address0();
    void thread_v248_V_ce0();
    void thread_v249_V_address0();
    void thread_v249_V_ce0();
    void thread_v250_V_address0();
    void thread_v250_V_ce0();
    void thread_v251_V_address0();
    void thread_v251_V_ce0();
    void thread_v252_V_address0();
    void thread_v252_V_ce0();
    void thread_v253_V_address0();
    void thread_v253_V_ce0();
    void thread_v254_V_address0();
    void thread_v254_V_ce0();
    void thread_v255_address0();
    void thread_v255_ce0();
    void thread_v256_address0();
    void thread_v256_ce0();
    void thread_v257_address0();
    void thread_v257_ce0();
    void thread_v258_address0();
    void thread_v258_ce0();
    void thread_v259_V_address0();
    void thread_v259_V_ce0();
    void thread_v259_V_d0();
    void thread_v259_V_we0();
    void thread_v260_V_address0();
    void thread_v260_V_ce0();
    void thread_v260_V_we0();
    void thread_v261_V_address0();
    void thread_v261_V_ce0();
    void thread_v261_V_we0();
    void thread_v262_V_address0();
    void thread_v262_V_ce0();
    void thread_v262_V_we0();
    void thread_v263_V_address0();
    void thread_v263_V_ce0();
    void thread_v263_V_we0();
    void thread_v264_V_address0();
    void thread_v264_V_ce0();
    void thread_v264_V_we0();
    void thread_v265_address0();
    void thread_v265_ce0();
    void thread_v265_we0();
    void thread_v266_V_address0();
    void thread_v266_V_ce0();
    void thread_v266_V_we0();
    void thread_v267_address0();
    void thread_v267_ce0();
    void thread_v267_we0();
    void thread_v268_V_address0();
    void thread_v268_V_ce0();
    void thread_v268_V_we0();
    void thread_v269_V_address0();
    void thread_v269_V_ce0();
    void thread_v269_V_we0();
    void thread_v270_address0();
    void thread_v270_ce0();
    void thread_v270_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
