-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "06/03/2016 12:05:08"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	cmv_controller IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	SDRAM_CAS_N : OUT std_logic;
	NIOS_CLK_50 : IN std_logic;
	NIOS_PLL_ARESET : IN std_logic;
	NIOS_RESET_N : IN std_logic;
	LVDS_PLL_ARESET : IN std_logic;
	LVDS_OUTCLK : IN std_logic;
	LVDS_OUTCTR : IN std_logic;
	LVDS_OUTCH : IN std_logic_vector(15 DOWNTO 0);
	UART_RX : IN std_logic;
	SPI_MISO : IN std_logic;
	SDRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SDRAM_CKE : OUT std_logic;
	SDRAM_CS_N : OUT std_logic;
	SDRAM_RAS_N : OUT std_logic;
	SDRAM_WE_N : OUT std_logic;
	UART_TX : OUT std_logic;
	SPI_MOSI : OUT std_logic;
	SPI_SCLK : OUT std_logic;
	SPI_SS_N : OUT std_logic;
	SDRAM_CLK : OUT std_logic;
	SDRAM_ADDR : OUT std_logic_vector(11 DOWNTO 0);
	SDRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	SDRAM_DQM : OUT std_logic_vector(1 DOWNTO 0)
	);
END cmv_controller;

-- Design Ports Information
-- LVDS_OUTCTR	=>  Location: PIN_B2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUTCH[8]	=>  Location: PIN_C2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUTCH[0]	=>  Location: PIN_G5,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUTCTR(n)	=>  Location: PIN_B3,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUTCH[8](n)	=>  Location: PIN_C3,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUTCH[0](n)	=>  Location: PIN_G6,	 I/O Standard: LVDS,	 Current Strength: Default
-- SDRAM_DQ[15]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[14]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[13]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[12]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[11]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[10]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[8]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[7]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[6]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[5]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[4]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[3]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[2]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQ[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_CAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LVDS_OUTCH[15]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[14]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[12]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[11]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[10]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[9]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[7]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[6]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[5]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[4]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[3]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[2]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCH[1]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SDRAM_CKE	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_CS_N	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_RAS_N	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_WE_N	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TX	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SPI_MOSI	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SPI_SCLK	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SPI_SS_N	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[11]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[10]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[8]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[7]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[3]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[2]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_ADDR[0]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_BA[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_BA[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQM[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SDRAM_DQM[0]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- NIOS_PLL_ARESET	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- NIOS_CLK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- NIOS_RESET_N	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_PLL_ARESET	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCLK	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SPI_MISO	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_RX	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF cmv_controller IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_SDRAM_CAS_N : std_logic;
SIGNAL ww_NIOS_CLK_50 : std_logic;
SIGNAL ww_NIOS_PLL_ARESET : std_logic;
SIGNAL ww_NIOS_RESET_N : std_logic;
SIGNAL ww_LVDS_PLL_ARESET : std_logic;
SIGNAL ww_LVDS_OUTCLK : std_logic;
SIGNAL ww_LVDS_OUTCTR : std_logic;
SIGNAL ww_LVDS_OUTCH : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_UART_RX : std_logic;
SIGNAL ww_SPI_MISO : std_logic;
SIGNAL ww_SDRAM_CKE : std_logic;
SIGNAL ww_SDRAM_CS_N : std_logic;
SIGNAL ww_SDRAM_RAS_N : std_logic;
SIGNAL ww_SDRAM_WE_N : std_logic;
SIGNAL ww_UART_TX : std_logic;
SIGNAL ww_SPI_MOSI : std_logic;
SIGNAL ww_SPI_SCLK : std_logic;
SIGNAL ww_SPI_SS_N : std_logic;
SIGNAL ww_SDRAM_CLK : std_logic;
SIGNAL ww_SDRAM_ADDR : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_SDRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAM_DQM : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|altpll_component|pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|altpll_component|pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|altpll_component|_clk0~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LVDS_PLL_ARESET~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NIOS_RESET_N~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|altpll_component|pll~CLK2\ : std_logic;
SIGNAL \inst7|spi|slowcount[1]~7_combout\ : std_logic;
SIGNAL \inst7|spi|slowcount[6]~17_combout\ : std_logic;
SIGNAL \inst7|spi|Add1~2_combout\ : std_logic;
SIGNAL \inst7|spi|Add1~5\ : std_logic;
SIGNAL \inst7|spi|Add1~7\ : std_logic;
SIGNAL \inst7|spi|Add1~6_combout\ : std_logic;
SIGNAL \inst7|spi|Add1~8_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~4_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~8_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~18_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~20_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~22_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~26_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~14_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~22_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~24_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~26_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~30_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~32_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~36_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~40_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~42_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~46_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~32_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~36_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~44_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~46_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[23]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[16]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[14]~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~22_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[23]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[20]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[16]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data[2]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~10\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~9_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~12\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~11_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~14\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~13_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~16\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~15_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~18\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~17_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~20\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~19_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~22\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~21_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~24\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~23_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter[8]~25_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~52_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~54_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~56_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~58_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~60_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~62_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~48_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~52_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~54_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~60_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~1\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~3\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~5\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~7\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~9\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~11\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[29]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[27]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[26]~13_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~6_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~12_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|f_pop~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~7_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|WideOr10~0_combout\ : std_logic;
SIGNAL \inst7|spi|SCLK_reg~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector41~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector41~7_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector29~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector27~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector27~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|pre_txd~2_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[13]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[10]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[9]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|WideOr0~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|WideOr0~4_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[13]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[23]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[23]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[20]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[15]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[14]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[11]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[10]~16_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector33~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector38~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector38~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_next.101~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_next.000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_next.010~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|baud_clk_en~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~6_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal101~2_combout\ : std_logic;
SIGNAL \inst7|cpu|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_iw[24]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|hbreak_pending~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ : std_logic;
SIGNAL \inst7|addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_valid~0_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|endofpacket_reg~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|packet_in_progress~regout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[5]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[15]~15_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[14]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[23]~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector39~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector39~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector39~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector39~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector39~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector17~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_next.000~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector16~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector16~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[0]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~10_combout\ : std_logic;
SIGNAL \inst7|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[7]~18_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[8]~20_combout\ : std_logic;
SIGNAL \inst7|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~13_combout\ : std_logic;
SIGNAL \inst7|cpu|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[2]~12_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[2]~13_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[2]~14_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[2]~15_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[2]~16_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[2]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[24]~30_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[25]~32_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[10]~18_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[10]~19_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[10]~20_combout\ : std_logic;
SIGNAL \inst7|onchip_memory|wren~0_combout\ : std_logic;
SIGNAL \inst7|data_clk|irq_mask~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|fifo_AE~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|ien_AE~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|ien_AF~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|pause_irq~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|fifo_AF~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_ipending_reg_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \inst7|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \inst7|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_en~combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read2~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst7|cpu_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst7|cpu_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[11]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[11]~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\ : std_logic;
SIGNAL \inst7|width_adapter|endofpacket_reg~0_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[18]~39_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_count[0]~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_count[0]~5_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|always4~0_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[1]~21_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[1]~22_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[1]~23_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[1]~24_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[1]~25_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[1]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[9]~27_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[9]~28_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[9]~29_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[9]~30_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[9]~31_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~0_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[9]~32_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[7]~35_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[0]~39_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[0]~41_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[0]~23_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[0]~24_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[30]~27_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[27]~30_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[26]~31_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[25]~32_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~8_combout\ : std_logic;
SIGNAL \inst7|cpu|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|E_control_rd_data[0]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|E_control_rd_data[0]~5_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[3]~46_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[29]~47_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_align_cycle_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[4]~53_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[2]~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|ac~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[15]~57_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[15]~58_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[15]~59_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst7|spi|ROE~regout\ : std_logic;
SIGNAL \inst7|spi|RRDY~regout\ : std_logic;
SIGNAL \inst7|spi|iROE_reg~regout\ : std_logic;
SIGNAL \inst7|spi|irq_reg~2_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_shift_empty~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|qualified_irq~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|rx_char_ready~regout\ : std_logic;
SIGNAL \inst7|data_clk|irq_mask~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_regout\ : std_logic;
SIGNAL \inst7|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \inst7|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \inst7|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal101~6_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~10_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~13_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~14_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[13]~61_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[13]~62_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[13]~63_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[12]~64_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[12]~65_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[12]~66_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[11]~67_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[11]~68_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[11]~69_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[8]~70_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[8]~71_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[8]~72_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[8]~73_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[8]~74_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~3_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[8]~75_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[6]~79_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[5]~82_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[5]~83_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[5]~84_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[5]~85_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[5]~86_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[5]~87_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data_nxt[5]~7_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[23]~88_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[22]~89_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[20]~91_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[19]~92_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[16]~94_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[14]~95_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[14]~96_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[14]~97_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~4_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[1]~2_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~5_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[7]~3_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~7_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[0]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|D_logic_op_raw[1]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[4]~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[2]~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[2]~2_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[2]~0_combout\ : std_logic;
SIGNAL \inst7|spi|data_to_cpu[1]~0_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[2]~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[10]~2_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[10]~3_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~10_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|rvalid~regout\ : std_logic;
SIGNAL \inst7|spi|ROE~0_combout\ : std_logic;
SIGNAL \inst7|spi|data_rd_strobe~regout\ : std_logic;
SIGNAL \inst7|spi|RRDY~0_combout\ : std_logic;
SIGNAL \inst7|spi|rd_strobe~regout\ : std_logic;
SIGNAL \inst7|spi|p1_data_rd_strobe~combout\ : std_logic;
SIGNAL \inst7|spi|EOP~1_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~8_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~11_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~12_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~13_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_shift_empty~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|framing_error~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|rx_rd_strobe_onset~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate2~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write2~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~11_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~12_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~13_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~14_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~15_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~16_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[5]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~17_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|woverflow~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[1]~3_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data~4_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[1]~5_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[1]~4_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[1]~5_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data~6_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[9]~6_combout\ : std_logic;
SIGNAL \inst7|spi|data_to_cpu[8]~2_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[9]~7_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[9]~8_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[9]~9_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[7]~10_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[7]~11_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157_combout\ : std_logic;
SIGNAL \inst7|data_clk|read_mux_out~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[3]~12_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data~13_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[3]~14_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[3]~15_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[3]~16_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[3]~17_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data~16_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[4]~18_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[4]~19_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\ : std_logic;
SIGNAL \inst7|spi|data_to_cpu[13]~4_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[15]~21_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \inst7|spi|p1_rd_strobe~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[13]~22_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[12]~23_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[11]~24_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[8]~25_combout\ : std_logic;
SIGNAL \inst7|spi|E~combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[8]~26_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[8]~27_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[8]~28_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[6]~29_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53_regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[5]~21_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data~22_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[5]~23_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[5]~32_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[5]~33_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[5]~34_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[5]~35_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[14]~36_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|woverflow~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[30]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[30]~22_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[27]~27_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[27]~28_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[26]~29_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[26]~30_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[29]~30_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|rxd_edge~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~2_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~2_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_subtract~6_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \inst7|cpu|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[10]~98_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[15]~100_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|ien_AE~2_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[13]~101_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[12]~102_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[14]~103_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|rx_char_ready~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|woverflow~3_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[27]~38_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[26]~39_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~15_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~17_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \SPI_MISO~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[10]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|endofpacketvalue_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|ien_AF~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|control_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|tx_holding_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|endofpacketvalue_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|ien_AE~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|tx_holding_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|rx_holding_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|endofpacketvalue_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|endofpacketvalue_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|av_readdata_pre[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]~1_combout\ : std_logic;
SIGNAL \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \NIOS_RESET_N~combout\ : std_logic;
SIGNAL \NIOS_RESET_N~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|sdram_controller|f_select~combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ : std_logic;
SIGNAL \inst7|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \NIOS_PLL_ARESET~combout\ : std_logic;
SIGNAL \NIOS_CLK_50~combout\ : std_logic;
SIGNAL \inst1|altpll_component|_clk0\ : std_logic;
SIGNAL \inst1|altpll_component|_clk0~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst7|rst_controller|r_sync_rst_dly~feeder_combout\ : std_logic;
SIGNAL \inst7|rst_controller|r_sync_rst_dly~regout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[10]~24_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|read~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[4]~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|packet_in_progress~regout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|E_ld_stall~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|waitrequest_reset_override~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[19]~36_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal133~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~3_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~12_combout\ : std_logic;
SIGNAL \inst7|cpu|D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]~4_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd_d1~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[2]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~2_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~7_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~4_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \LVDS_PLL_ARESET~combout\ : std_logic;
SIGNAL \LVDS_PLL_ARESET~clkctrl_outclk\ : std_logic;
SIGNAL \LVDS_OUTCLK~combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|data_clk|d1_data_in~feeder_combout\ : std_logic;
SIGNAL \inst7|data_clk|d1_data_in~regout\ : std_logic;
SIGNAL \inst7|data_clk|d2_data_in~regout\ : std_logic;
SIGNAL \inst7|data_clk|edge_capture~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[2]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \inst7|cpu|Equal101~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[30]~28_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal101~3_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst7|spi|p1_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst7|spi|p1_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst7|spi|p1_wr_strobe~1_combout\ : std_logic;
SIGNAL \inst7|spi|wr_strobe~regout\ : std_logic;
SIGNAL \inst7|spi|status_wr_strobe~combout\ : std_logic;
SIGNAL \inst7|spi|Add1~0_combout\ : std_logic;
SIGNAL \inst7|spi|p1_slowcount[0]~0_combout\ : std_logic;
SIGNAL \inst7|spi|slowcount[1]~8\ : std_logic;
SIGNAL \inst7|spi|slowcount[2]~9_combout\ : std_logic;
SIGNAL \inst7|spi|slowcount[3]~11_combout\ : std_logic;
SIGNAL \inst7|spi|Equal2~0_combout\ : std_logic;
SIGNAL \inst7|spi|p1_slowcount~1_combout\ : std_logic;
SIGNAL \inst7|spi|slowcount[2]~10\ : std_logic;
SIGNAL \inst7|spi|slowcount[3]~12\ : std_logic;
SIGNAL \inst7|spi|slowcount[4]~14\ : std_logic;
SIGNAL \inst7|spi|slowcount[5]~15_combout\ : std_logic;
SIGNAL \inst7|spi|slowcount[5]~16\ : std_logic;
SIGNAL \inst7|spi|slowcount[6]~18\ : std_logic;
SIGNAL \inst7|spi|slowcount[7]~19_combout\ : std_logic;
SIGNAL \inst7|spi|slowcount[4]~13_combout\ : std_logic;
SIGNAL \inst7|spi|Equal2~1_combout\ : std_logic;
SIGNAL \inst7|spi|always11~0_combout\ : std_logic;
SIGNAL \inst7|spi|state~0_combout\ : std_logic;
SIGNAL \inst7|spi|state~1_combout\ : std_logic;
SIGNAL \inst7|spi|Add1~1\ : std_logic;
SIGNAL \inst7|spi|Add1~3\ : std_logic;
SIGNAL \inst7|spi|Add1~4_combout\ : std_logic;
SIGNAL \inst7|spi|Equal9~0_combout\ : std_logic;
SIGNAL \inst7|spi|Equal9~1_combout\ : std_logic;
SIGNAL \inst7|spi|Equal2~2_combout\ : std_logic;
SIGNAL \inst7|spi|transmitting~4_combout\ : std_logic;
SIGNAL \inst7|spi|transmitting~regout\ : std_logic;
SIGNAL \inst7|spi|p1_data_wr_strobe~combout\ : std_logic;
SIGNAL \inst7|spi|data_wr_strobe~regout\ : std_logic;
SIGNAL \inst7|spi|tx_holding_primed~0_combout\ : std_logic;
SIGNAL \inst7|spi|tx_holding_primed~regout\ : std_logic;
SIGNAL \inst7|spi|TRDY~0_combout\ : std_logic;
SIGNAL \inst7|spi|TOE~0_combout\ : std_logic;
SIGNAL \inst7|spi|TOE~regout\ : std_logic;
SIGNAL \inst7|spi|control_wr_strobe~combout\ : std_logic;
SIGNAL \inst7|spi|iE_reg~regout\ : std_logic;
SIGNAL \inst7|spi|iTOE_reg~regout\ : std_logic;
SIGNAL \inst7|spi|irq_reg~0_combout\ : std_logic;
SIGNAL \inst7|spi|SCLK_reg~1_combout\ : std_logic;
SIGNAL \inst7|spi|SCLK_reg~regout\ : std_logic;
SIGNAL \inst7|spi|shift_reg[2]~0_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal8~0_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal8~1_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal8~2_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|src_channel[9]~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|count~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|use_reg~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|use_reg~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|use_reg~regout\ : std_logic;
SIGNAL \inst7|width_adapter|count~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_endofpacket~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \inst7|width_adapter|byteen_reg~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg[6]~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|byteen_reg~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter~7_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~1\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~3\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~5\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter[3]~12_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~7\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~8_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~9\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~11\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~12_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~13\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~14_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~15\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~16_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter[8]~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~17\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~18_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter[9]~9_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~19\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~20_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~21\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~23\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~24_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_counter~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Add0~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Equal0~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector9~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_state.010~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_count[1]~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_count[1]~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_count[1]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector7~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_state.000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_count[1]~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector13~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector13~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector10~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector10~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_state.011~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_state.101~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_state.101~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector1~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector35~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|init_done~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|init_done~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector34~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector23~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|ack_refresh_request~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_request~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|refresh_request~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_next~19_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector34~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_next.000010000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector27~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector28~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector31~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[18]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[36]~9_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|active_rnw~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|active_rnw~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|active_rnw~3_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[17]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~14_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~9_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~11_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst7|cpu|E_st_data[22]~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[22]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result~16_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[5]~18_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[6]~76_combout\ : std_logic;
SIGNAL \inst7|spi|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \inst7|spi|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|tx_data[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|tx_data[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|tx_data[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|pre_txd~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|pre_txd~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|WideOr0~combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|do_load_shifter~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_ready~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_ready~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data~19_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ : std_logic;
SIGNAL \UART_RX~combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~1_cout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~3\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~4_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~12_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~5\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~7\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~9\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~10_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~16_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~11\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~13\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~14_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~10_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~15\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~16_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~14_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~13_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|always2~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~8_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~11_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Add0~2_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter~18_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|Equal0~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_clk_en~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|baud_clk_en~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|always4~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|do_start_rx~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|got_new_char~combout\ : std_logic;
SIGNAL \inst7|spi|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[6]~18_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[6]~20_combout\ : std_logic;
SIGNAL \inst7|spi|Equal0~3_combout\ : std_logic;
SIGNAL \inst7|spi|endofpacketvalue_wr_strobe~combout\ : std_logic;
SIGNAL \inst7|spi|iTRDY_reg~regout\ : std_logic;
SIGNAL \inst7|spi|data_to_cpu[8]~3_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[6]~30_combout\ : std_logic;
SIGNAL \inst7|spi|data_to_cpu[3]~1_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[6]~31_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[6]~77_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~2_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1~combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~regout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip~combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|fifo_rd~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|fifo_rd~3_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|t_dav~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|r_val~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|fifo_wr~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \inst7|data_ch9_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~2_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~3_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[7]~36_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~36_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[29]~48_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_exception~regout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_break~2_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_break~regout\ : std_logic;
SIGNAL \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_br~regout\ : std_logic;
SIGNAL \inst7|cpu|Equal101~4_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal101~5_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|E_ld_stall~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_done~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_done~combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \inst7|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_st~regout\ : std_logic;
SIGNAL \inst7|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_valid~1_combout\ : std_logic;
SIGNAL \inst7|cpu|W_valid~regout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[8]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \inst7|cpu|av_fill_bit~1_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data[1]~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[9]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[9]~8_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[24]~19_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[10]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data[3]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte2_data[3]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data[7]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[26]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data[4]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~35_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~31_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_align_cycle_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[1]~22_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[0]~23_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[12]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data[5]~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data[6]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte2_data[6]~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~37_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~30_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[15]~27_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[17]~25_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|read_0~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[18]~60_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte2_data[2]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[19]~23_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[21]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[22]~20_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[23]~19_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[27]~29_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[24]~25_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[26]~35_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[27]~34_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[24]~24_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[30]~35_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[30]~31_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[31]~25_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal101~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~1_combout\ : std_logic;
SIGNAL \inst7|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \inst7|cpu|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[30]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[26]~30_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[25]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[24]~24_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[23]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[22]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[19]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[17]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_sub~regout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[15]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[12]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[11]~15_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \inst7|cpu|R_src1~21_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[2]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[1]~22_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~1\ : std_logic;
SIGNAL \inst7|cpu|Add1~3\ : std_logic;
SIGNAL \inst7|cpu|Add1~5\ : std_logic;
SIGNAL \inst7|cpu|Add1~7\ : std_logic;
SIGNAL \inst7|cpu|Add1~9\ : std_logic;
SIGNAL \inst7|cpu|Add1~11\ : std_logic;
SIGNAL \inst7|cpu|Add1~13\ : std_logic;
SIGNAL \inst7|cpu|Add1~15\ : std_logic;
SIGNAL \inst7|cpu|Add1~17\ : std_logic;
SIGNAL \inst7|cpu|Add1~19\ : std_logic;
SIGNAL \inst7|cpu|Add1~21\ : std_logic;
SIGNAL \inst7|cpu|Add1~23\ : std_logic;
SIGNAL \inst7|cpu|Add1~24_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[12]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[10]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[10]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[13]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~1\ : std_logic;
SIGNAL \inst7|cpu|Add2~3\ : std_logic;
SIGNAL \inst7|cpu|Add2~5\ : std_logic;
SIGNAL \inst7|cpu|Add2~7\ : std_logic;
SIGNAL \inst7|cpu|Add2~9\ : std_logic;
SIGNAL \inst7|cpu|Add2~11\ : std_logic;
SIGNAL \inst7|cpu|Add2~13\ : std_logic;
SIGNAL \inst7|cpu|Add2~15\ : std_logic;
SIGNAL \inst7|cpu|Add2~17\ : std_logic;
SIGNAL \inst7|cpu|Add2~19\ : std_logic;
SIGNAL \inst7|cpu|Add2~21\ : std_logic;
SIGNAL \inst7|cpu|Add2~23\ : std_logic;
SIGNAL \inst7|cpu|Add2~25\ : std_logic;
SIGNAL \inst7|cpu|Add2~27\ : std_logic;
SIGNAL \inst7|cpu|Add2~29\ : std_logic;
SIGNAL \inst7|cpu|Add2~30_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[13]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[16]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~31\ : std_logic;
SIGNAL \inst7|cpu|Add2~33\ : std_logic;
SIGNAL \inst7|cpu|Add2~34_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~25\ : std_logic;
SIGNAL \inst7|cpu|Add1~27\ : std_logic;
SIGNAL \inst7|cpu|Add1~29\ : std_logic;
SIGNAL \inst7|cpu|Add1~31\ : std_logic;
SIGNAL \inst7|cpu|Add1~33\ : std_logic;
SIGNAL \inst7|cpu|Add1~34_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[15]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~35\ : std_logic;
SIGNAL \inst7|cpu|Add2~37\ : std_logic;
SIGNAL \inst7|cpu|Add2~38_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~35\ : std_logic;
SIGNAL \inst7|cpu|Add1~37\ : std_logic;
SIGNAL \inst7|cpu|Add1~38_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[17]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~39\ : std_logic;
SIGNAL \inst7|cpu|Add2~41\ : std_logic;
SIGNAL \inst7|cpu|Add2~43\ : std_logic;
SIGNAL \inst7|cpu|Add2~45\ : std_logic;
SIGNAL \inst7|cpu|Add2~47\ : std_logic;
SIGNAL \inst7|cpu|Add2~49\ : std_logic;
SIGNAL \inst7|cpu|Add2~51\ : std_logic;
SIGNAL \inst7|cpu|Add2~53\ : std_logic;
SIGNAL \inst7|cpu|Add2~55\ : std_logic;
SIGNAL \inst7|cpu|Add2~57\ : std_logic;
SIGNAL \inst7|cpu|Add2~59\ : std_logic;
SIGNAL \inst7|cpu|Add2~61\ : std_logic;
SIGNAL \inst7|cpu|Add2~62_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[31]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[31]~19_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[31]~20_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[31]~34_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[31]~30_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[29]~27_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[29]~28_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~58_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[29]~23_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[29]~24_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[29]~36_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[29]~32_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[28]~28_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[28]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[18]~40_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[28]~29_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[28]~31_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[28]~25_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~56_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[28]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[28]~37_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[28]~33_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[25]~31_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[22]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[21]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~39\ : std_logic;
SIGNAL \inst7|cpu|Add1~41\ : std_logic;
SIGNAL \inst7|cpu|Add1~43\ : std_logic;
SIGNAL \inst7|cpu|Add1~45\ : std_logic;
SIGNAL \inst7|cpu|Add1~47\ : std_logic;
SIGNAL \inst7|cpu|Add1~49\ : std_logic;
SIGNAL \inst7|cpu|Add1~50_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~50_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[25]~31_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[25]~32_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[25]~40_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~26_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[25]~36_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[27]~29_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[26]~27_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[25]~25_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[24]~23_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[24]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[24]~25_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[24]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~48_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[24]~18_combout\ : std_logic;
SIGNAL \inst7|cpu|E_alu_result[24]~33_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[24]~29_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[20]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~40_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[18]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[20]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[22]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[21]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[20]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[20]~22_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[18]~24_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~27_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~28_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~33_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[16]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[16]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[12]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[12]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[13]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[14]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[15]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[19]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[18]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[18]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[17]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[16]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[16]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[14]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~28_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~28_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[12]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[14]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[14]~28_combout\ : std_logic;
SIGNAL \inst7|cpu|E_st_data[18]~6_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[21]~90_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte2_data[5]~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[30]~4_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[13]~13_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[27]~25_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~38_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~29_combout\ : std_logic;
SIGNAL \inst7|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte3_data_nxt~32_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[11]~15_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[25]~20_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[17]~37_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[17]~38_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[11]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[11]~15_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[11]~15_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[11]~15_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[17]~93_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte2_data[1]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[9]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[10]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~20_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[8]~15_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[10]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[4]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[5]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[6]~20_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[7]~19_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[8]~18_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[9]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[10]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[10]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[31]~51_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[31]~52_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[6]~20_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~12_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~12_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[4]~11_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[31]~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[9]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[9]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[5]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~10_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~10_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[5]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[3]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[30]~49_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[30]~50_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[4]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~8_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[2]~10_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[7]~37_combout\ : std_logic;
SIGNAL \inst7|spi|tx_holding_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|write_tx_holding~combout\ : std_logic;
SIGNAL \inst7|spi|shift_reg~1_combout\ : std_logic;
SIGNAL \inst7|spi|shift_reg[2]~2_combout\ : std_logic;
SIGNAL \inst7|spi|rx_holding_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|transmitting~5_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[7]~12_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data~8_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[7]~7_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[7]~9_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[7]~34_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[7]~38_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~6_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[7]~33_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data_nxt[7]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data[3]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[7]~6_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[6]~7_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[6]~78_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[6]~15_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[7]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[8]~14_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[9]~12_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[11]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~82_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[12]~7_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[13]~6_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[14]~9_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[15]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[1]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[10]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[6]~80_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[6]~81_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data_nxt[6]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[6]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|E_st_data[23]~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[23]~18_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst7|cpu|E_st_data[19]~5_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[16]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[17]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[17]~9_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[35]~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~6_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[15]~11_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[33]~8_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[34]~7_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|active_cs_n~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|active_cs_n~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|active_cs_n~regout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[21]~5_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[39]~13_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~8_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector27~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector27~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector27~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.000010000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|WideOr9~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector32~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector32~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.100000000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector33~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector34~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_next.000001000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector27~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.000001000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector26~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector26~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector26~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.000000100~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector30~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector30~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.001000000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector33~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector36~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector36~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_next.010000000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector31~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.010000000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|WideOr8~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector20~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_cmd[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|always5~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|WideOr6~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector3~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector22~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector22~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_cmd[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector8~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_state.001~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector2~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector21~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector21~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_cmd[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Equal4~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|rd_valid[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|za_valid~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ : std_logic;
SIGNAL \inst7|width_adapter_001|out_valid~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~9_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[4]~51_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|tx_data[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[4]~15_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[4]~17_combout\ : std_logic;
SIGNAL \inst7|spi|tx_holding_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|MISO_reg~0_combout\ : std_logic;
SIGNAL \inst7|spi|MISO_reg~regout\ : std_logic;
SIGNAL \inst7|spi|shift_reg~9_combout\ : std_logic;
SIGNAL \inst7|spi|shift_reg~8_combout\ : std_logic;
SIGNAL \inst7|spi|tx_holding_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|shift_reg~7_combout\ : std_logic;
SIGNAL \inst7|spi|tx_holding_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|shift_reg~6_combout\ : std_logic;
SIGNAL \inst7|spi|shift_reg~5_combout\ : std_logic;
SIGNAL \inst7|spi|rx_holding_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[4]~20_combout\ : std_logic;
SIGNAL \inst7|spi_spi_control_port_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[4]~52_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~0_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~2_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[4]~54_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[4]~55_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[4]~56_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data_nxt[4]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[4]~12_combout\ : std_logic;
SIGNAL \inst7|spi|shift_reg~4_combout\ : std_logic;
SIGNAL \inst7|spi|shift_reg~3_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~3_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~2_combout\ : std_logic;
SIGNAL \inst7|spi|rx_holding_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|rx_holding_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~0_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~4_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~5_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~7_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~6_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~9_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~10_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~14_combout\ : std_logic;
SIGNAL \inst7|spi|EOP~regout\ : std_logic;
SIGNAL \inst7|spi|iEOP_reg~regout\ : std_logic;
SIGNAL \inst7|spi|iRRDY_reg~regout\ : std_logic;
SIGNAL \inst7|spi|irq_reg~1_combout\ : std_logic;
SIGNAL \inst7|spi|irq_reg~3_combout\ : std_logic;
SIGNAL \inst7|spi|irq_reg~regout\ : std_logic;
SIGNAL \inst7|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_ipending_reg_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_control_rd_data[2]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_control_rd_data[3]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[3]~10_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51_regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162_combout\ : std_logic;
SIGNAL \inst7|width_adapter_001|data_reg~8_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[3]~45_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[3]~48_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_readdata[3]~5_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal5~1_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal7~0_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|wait_latency_counter~7_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|wait_latency_counter[0]~4_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[3]~47_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[3]~49_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[3]~50_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data_nxt[3]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[3]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[28]~6_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[28]~45_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[28]~46_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[30]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[31]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[0]~24_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src1[0]~23_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[1]~22_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|WideOr0~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|WideOr0~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|WideOr0~2_combout\ : std_logic;
SIGNAL \inst7|spi|Equal0~4_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|framing_error~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|framing_error~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|qualified_irq~3_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_overrun~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_overrun~1_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_overrun~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|qualified_irq~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|rx_overrun~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|rx_overrun~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|break_detect~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|break_detect~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|status_reg[8]~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|qualified_irq~2_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|qualified_irq~combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|irq~regout\ : std_logic;
SIGNAL \inst7|cpu|W_ienable_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|W_ipending_reg_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|E_control_rd_data[2]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[2]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[2]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[27]~41_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[27]~42_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[8]~18_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[8]~18_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[8]~18_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal4~1_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst7|data_clk|always1~0_combout\ : std_logic;
SIGNAL \inst7|data_clk|edge_capture~1_combout\ : std_logic;
SIGNAL \inst7|data_clk|edge_capture~regout\ : std_logic;
SIGNAL \inst7|cpu|W_ienable_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|debugaccess~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_ipending_reg_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_control_rd_data[1]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|E_st_data[21]~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[21]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[23]~28_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[23]~29_combout\ : std_logic;
SIGNAL \inst7|cpu|E_st_data[20]~4_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[20]~27_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[19]~22_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[18]~24_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[26]~34_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[26]~35_combout\ : std_logic;
SIGNAL \inst7|cpu|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|E_st_data[17]~7_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[17]~23_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~34_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[20]~44_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[5]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[4]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[7]~19_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[1]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~2_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[1]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[24]~31_combout\ : std_logic;
SIGNAL \inst7|cpu|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[3]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[3]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[3]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|E_shift_rot_result_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[13]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[6]~22_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[6]~23_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[0]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[0]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[12]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[12]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[6]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[6]~20_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[6]~20_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ : std_logic;
SIGNAL \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_getting_data~4_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_getting_data~3_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_getting_data~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]~regout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~regout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|WideOr1~2_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_getting_data~6_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_ld_stall~2_combout\ : std_logic;
SIGNAL \inst7|cpu|E_valid~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_valid~1_combout\ : std_logic;
SIGNAL \inst7|cpu|E_valid~regout\ : std_logic;
SIGNAL \inst7|cpu|R_src1~20_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[9]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~18_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[7]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[9]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[22]~26_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[22]~27_combout\ : std_logic;
SIGNAL \inst7|cpu|D_dst_regnum[0]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|d_writedata[27]~7_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[11]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[7]~19_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~14_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[5]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[7]~19_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[25]~33_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src1[21]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~42_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[19]~0_combout\ : std_logic;
SIGNAL \inst7|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \inst7|cpu|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \inst7|cpu|D_logic_op_raw[0]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~51\ : std_logic;
SIGNAL \inst7|cpu|Add1~53\ : std_logic;
SIGNAL \inst7|cpu|Add1~55\ : std_logic;
SIGNAL \inst7|cpu|Add1~57\ : std_logic;
SIGNAL \inst7|cpu|Add1~59\ : std_logic;
SIGNAL \inst7|cpu|Add1~61\ : std_logic;
SIGNAL \inst7|cpu|Add1~63\ : std_logic;
SIGNAL \inst7|cpu|Add1~64_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~63\ : std_logic;
SIGNAL \inst7|cpu|Add2~64_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[32]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[1]~22_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~6_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[9]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[9]~17_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[7]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[7]~19_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~5_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~7_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~9_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[13]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[13]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~3_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[2]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[19]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[19]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[22]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[21]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~1_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal122~4_combout\ : std_logic;
SIGNAL \inst7|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \inst7|cpu|W_cmp_result~regout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[21]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~44_combout\ : std_logic;
SIGNAL \inst7|cpu|E_arith_result[22]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc_no_crst_nxt[20]~6_combout\ : std_logic;
SIGNAL \inst7|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \inst7|addr_router|Equal1~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[15]~15_combout\ : std_logic;
SIGNAL \inst7|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[5]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[5]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[8]~21_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[2]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~4_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[0]~8_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \inst7|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst7|cpu|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \inst7|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst7|cpu|W_bstatus_reg~regout\ : std_logic;
SIGNAL \inst7|cpu|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_crst~regout\ : std_logic;
SIGNAL \inst7|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst7|cpu|W_estatus_reg~regout\ : std_logic;
SIGNAL \inst7|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst7|cpu|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst7|cpu|W_status_reg_pie~regout\ : std_logic;
SIGNAL \inst7|cpu|D_iw[24]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[10]~25_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[4]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[5]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_use_imm~3_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_use_imm~12_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_use_imm~13_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_use_imm~regout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[3]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~6_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~6_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[1]~9_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[2]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[2]~6_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~5_combout\ : std_logic;
SIGNAL \inst7|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[12]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[12]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[13]~13_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[0]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[0]~4_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo~0_combout\ : std_logic;
SIGNAL \inst7|cpu|R_src2_lo[8]~11_combout\ : std_logic;
SIGNAL \inst7|cpu|Add2~16_combout\ : std_logic;
SIGNAL \inst7|cpu|Add1~16_combout\ : std_logic;
SIGNAL \inst7|cpu|F_pc[6]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[21]~43_combout\ : std_logic;
SIGNAL \inst7|cpu|E_src2[18]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|E_logic_result[18]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[18]~8_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal6~0_combout\ : std_logic;
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|wait_latency_counter[1]~4_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|wait_latency_counter~5_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|wait_latency_counter~7_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \inst7|data_ch1_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|read_latency_shift_reg~5_combout\ : std_logic;
SIGNAL \inst7|data_ctr_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|WideOr0~5_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \inst7|jtag_uart|av_waitrequest~regout\ : std_logic;
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst7|data_clk|read_mux_out~1_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[0]~40_combout\ : std_logic;
SIGNAL \inst7|spi|spi_slave_select_holding_reg[0]~0_combout\ : std_logic;
SIGNAL \inst7|spi|slaveselect_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst7|spi|write_shift_reg~0_combout\ : std_logic;
SIGNAL \inst7|spi|SSO_reg~regout\ : std_logic;
SIGNAL \inst7|spi|always6~0_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[0]~13_combout\ : std_logic;
SIGNAL \inst7|spi|p1_data_to_cpu[0]~14_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[0]~42_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[0]~99_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_rx|rx_data[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[0]~10_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data[0]~11_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[0]~43_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux_001|src_data[0]~44_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|av_ld_byte0_data_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[0]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|W_rf_wr_data[0]~9_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst7|rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[1]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_ld~regout\ : std_logic;
SIGNAL \inst7|cpu|d_read_nxt~2_combout\ : std_logic;
SIGNAL \inst7|cpu|d_read~regout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \inst7|addr_router_001|Equal1~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \inst7|cpu|E_st_data[16]~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[16]~10_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]~7_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~8_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[14]~12_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[14]~13_combout\ : std_logic;
SIGNAL \inst7|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst7|cpu|hbreak_enabled~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetrequest~regout\ : std_logic;
SIGNAL \inst7|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \inst7|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \inst7|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst7|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|rst_controller|r_sync_rst_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst7|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \inst7|rst_controller|r_sync_rst~regout\ : std_logic;
SIGNAL \inst7|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|cpu|D_valid~regout\ : std_logic;
SIGNAL \inst7|cpu|R_valid~regout\ : std_logic;
SIGNAL \inst7|cpu|E_new_inst~regout\ : std_logic;
SIGNAL \inst7|cpu|d_write_nxt~combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \inst7|cpu_data_master_translator|write_accepted~regout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ : std_logic;
SIGNAL \inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst7|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst7|cpu|i_read~regout\ : std_logic;
SIGNAL \inst7|cpu_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \inst7|cpu_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \inst7|cpu_instruction_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \inst7|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst7|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]~0_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \inst7|cpu|F_iw[3]~1_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \inst7|cpu|Equal2~8_combout\ : std_logic;
SIGNAL \inst7|cpu|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst7|cpu|R_ctrl_logic~regout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[22]~4_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[40]~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[10]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[28]~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[27]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|active_rnw~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[29]~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[30]~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|pending~9_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector38~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector39~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector38~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector38~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector41~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector29~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.000100000~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector33~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector33~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector33~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector33~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_next.000000001~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector24~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector24~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.000000001~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector41~8_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_state.000000010~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[15]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector97~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[15]~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[15]~22_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector97~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[14]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~2_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[14]~23_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector98~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector98~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~3_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[13]~24_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector99~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector99~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~4_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[12]~25_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[12]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector100~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector100~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~5_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[11]~26_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[11]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector101~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector101~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~6_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[10]~27_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector102~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector102~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~7_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[9]~28_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector103~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector103~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[8]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~8_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[8]~29_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector104~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector104~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~9_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[7]~30_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector105~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector105~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[6]~31_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector106~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector106~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~11_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[5]~32_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector107~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector107~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~12_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[4]~33_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector108~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector108~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[3]~34_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector109~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector109~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[2]~35_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector110~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector110~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~15_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[1]~36_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector111~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector111~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_data[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \inst7|width_adapter|data_reg~16_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[0]~37_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector112~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector112~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector19~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector19~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector0~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector19~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector19~3_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_regs|control_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|pre_txd~3_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|pre_txd~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|txd~0_combout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|txd~regout\ : std_logic;
SIGNAL \inst7|spi|stateZero~regout\ : std_logic;
SIGNAL \inst7|spi|SS_n~0_combout\ : std_logic;
SIGNAL \inst1|altpll_component|_clk1\ : std_logic;
SIGNAL \inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK_outclk\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector18~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector6~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector5~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector4~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector4~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector18~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector18~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_next.111~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector12~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|i_state.111~regout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector83~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector83~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_addr[8]~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector41~4_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_addr[8]~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[38]~11_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector84~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector84~3_combout\ : std_logic;
SIGNAL \inst7|cpu|W_alu_result[19]~7_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[19]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[37]~12_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector85~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector85~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector86~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector86~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|m_addr[7]~2_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector87~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[26]~14_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector87~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[25]~15_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector88~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector88~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[24]~16_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector89~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector89~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[23]~17_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector90~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[32]~5_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector90~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector91~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[22]~18_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[31]~6_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector91~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[21]~19_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector92~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector92~1_combout\ : std_logic;
SIGNAL \inst7|width_adapter|address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[20]~20_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector93~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector93~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector94~0_combout\ : std_logic;
SIGNAL \inst7|width_adapter|out_data[19]~21_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]~feeder_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector94~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector95~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|WideOr16~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector96~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|comb~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector113~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|comb~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|Selector114~0_combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst7|data_ch1|read_mux_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|data_ch1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|data_ch9|read_mux_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|data_ch9|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|data_ctr_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|data_ctr_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|data_ctr_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|data_ch1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|data_ch1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|data_ch1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|data_ch9_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|data_ch9_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|data_ch9_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|uart_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|uart_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|uart_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cmd_xbar_mux_001|src_data\ : std_logic_vector(98 DOWNTO 0);
SIGNAL \inst7|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst7|data_ctr|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|data_ctr|read_mux_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cpu|F_pc\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \inst7|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|cpu|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|data_clk|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_tx|baud_rate_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_rx|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_rx|baud_rate_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_regs|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_regs|selected_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_regs|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|uart|the_nios_uart_regs|control_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst7|sdram_controller|za_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|sdram_controller|refresh_counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst7|sdram_controller|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|sdram_controller|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|sdram_controller|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|sdram_controller|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|sdram_controller|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|sdram_controller|i_addr\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst7|sdram_controller|active_dqm\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|sdram_controller|active_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|sdram_controller|active_addr\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\ : std_logic_vector(40 DOWNTO 0);
SIGNAL \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|spi|tx_holding_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|spi|state\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst7|spi|spi_slave_select_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|spi|spi_slave_select_holding_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|spi|slowcount\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|spi|shift_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|spi|rx_holding_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|spi|endofpacketvalue_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|spi|data_to_cpu\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|onchip_memory_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|data_clk_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|data_clk_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|data_clk_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst7|spi_spi_control_port_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|spi_spi_control_port_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|spi_spi_control_port_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst7|rst_controller|r_sync_rst_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cmd_xbar_mux|src_data\ : std_logic_vector(98 DOWNTO 0);
SIGNAL \inst7|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst7|rsp_xbar_mux_001|src_data\ : std_logic_vector(98 DOWNTO 0);
SIGNAL \inst7|width_adapter|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst7|width_adapter|count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst7|width_adapter|byteen_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|width_adapter|address_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst7|width_adapter_001|data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\ : std_logic_vector(169 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|width_adapter|ALT_INV_use_reg~regout\ : std_logic;
SIGNAL \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\ : std_logic;
SIGNAL \inst7|uart|the_nios_uart_tx|ALT_INV_txd~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst|inst6|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\ : std_logic;
SIGNAL \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_NIOS_RESET_N~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][49]~regout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
SDRAM_CAS_N <= ww_SDRAM_CAS_N;
ww_NIOS_CLK_50 <= NIOS_CLK_50;
ww_NIOS_PLL_ARESET <= NIOS_PLL_ARESET;
ww_NIOS_RESET_N <= NIOS_RESET_N;
ww_LVDS_PLL_ARESET <= LVDS_PLL_ARESET;
ww_LVDS_OUTCLK <= LVDS_OUTCLK;
ww_LVDS_OUTCTR <= LVDS_OUTCTR;
ww_LVDS_OUTCH <= LVDS_OUTCH;
ww_UART_RX <= UART_RX;
ww_SPI_MISO <= SPI_MISO;
SDRAM_CKE <= ww_SDRAM_CKE;
SDRAM_CS_N <= ww_SDRAM_CS_N;
SDRAM_RAS_N <= ww_SDRAM_RAS_N;
SDRAM_WE_N <= ww_SDRAM_WE_N;
UART_TX <= ww_UART_TX;
SPI_MOSI <= ww_SPI_MOSI;
SPI_SCLK <= ww_SPI_SCLK;
SPI_SS_N <= ww_SPI_SS_N;
SDRAM_CLK <= ww_SDRAM_CLK;
SDRAM_ADDR <= ww_SDRAM_ADDR;
SDRAM_BA <= ww_SDRAM_BA;
SDRAM_DQM <= ww_SDRAM_DQM;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|altpll_component|pll_INCLK_bus\ <= (gnd & \NIOS_CLK_50~combout\);

\inst1|altpll_component|_clk0\ <= \inst1|altpll_component|pll_CLK_bus\(0);
\inst1|altpll_component|_clk1\ <= \inst1|altpll_component|pll_CLK_bus\(1);
\inst1|altpll_component|pll~CLK2\ <= \inst1|altpll_component|pll_CLK_bus\(2);

\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst7|cpu|W_rf_wr_data[31]~30_combout\ & \inst7|cpu|W_rf_wr_data[30]~31_combout\ & \inst7|cpu|W_rf_wr_data[29]~32_combout\ & 
\inst7|cpu|W_rf_wr_data[28]~33_combout\ & \inst7|cpu|W_rf_wr_data[27]~34_combout\ & \inst7|cpu|W_rf_wr_data[26]~35_combout\ & \inst7|cpu|W_rf_wr_data[25]~36_combout\ & \inst7|cpu|W_rf_wr_data[24]~29_combout\ & \inst7|cpu|W_rf_wr_data[23]~19_combout\ & 
\inst7|cpu|W_rf_wr_data[22]~20_combout\ & \inst7|cpu|W_rf_wr_data[21]~21_combout\ & \inst7|cpu|W_rf_wr_data[20]~22_combout\ & \inst7|cpu|W_rf_wr_data[19]~23_combout\ & \inst7|cpu|W_rf_wr_data[18]~24_combout\ & \inst7|cpu|W_rf_wr_data[17]~25_combout\ & 
\inst7|cpu|W_rf_wr_data[16]~26_combout\ & \inst7|cpu|W_rf_wr_data[15]~27_combout\ & \inst7|cpu|W_rf_wr_data[14]~28_combout\ & \inst7|cpu|W_rf_wr_data[13]~13_combout\ & \inst7|cpu|W_rf_wr_data[12]~14_combout\ & \inst7|cpu|W_rf_wr_data[11]~15_combout\ & 
\inst7|cpu|W_rf_wr_data[10]~2_combout\ & \inst7|cpu|W_rf_wr_data[9]~5_combout\ & \inst7|cpu|W_rf_wr_data[8]~16_combout\ & \inst7|cpu|W_rf_wr_data[7]~6_combout\ & \inst7|cpu|W_rf_wr_data[6]~17_combout\ & \inst7|cpu|W_rf_wr_data[5]~18_combout\ & 
\inst7|cpu|W_rf_wr_data[4]~12_combout\ & \inst7|cpu|W_rf_wr_data[3]~11_combout\ & \inst7|cpu|W_rf_wr_data[2]~1_combout\ & \inst7|cpu|W_rf_wr_data[1]~4_combout\ & \inst7|cpu|W_rf_wr_data[0]~9_combout\);

\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst7|cpu|R_dst_regnum\(4) & \inst7|cpu|R_dst_regnum\(3) & \inst7|cpu|R_dst_regnum\(2) & \inst7|cpu|R_dst_regnum\(1) & \inst7|cpu|R_dst_regnum\(0)
);

\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst7|cpu|D_iw\(26) & \inst7|cpu|D_iw\(25) & \inst7|cpu|D_iw\(24) & \inst7|cpu|D_iw\(23) & \inst7|cpu|D_iw\(22));

\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst7|cpu|W_rf_wr_data[31]~30_combout\ & \inst7|cpu|W_rf_wr_data[30]~31_combout\ & \inst7|cpu|W_rf_wr_data[29]~32_combout\ & 
\inst7|cpu|W_rf_wr_data[28]~33_combout\ & \inst7|cpu|W_rf_wr_data[27]~34_combout\ & \inst7|cpu|W_rf_wr_data[26]~35_combout\ & \inst7|cpu|W_rf_wr_data[25]~36_combout\ & \inst7|cpu|W_rf_wr_data[24]~29_combout\ & \inst7|cpu|W_rf_wr_data[23]~19_combout\ & 
\inst7|cpu|W_rf_wr_data[22]~20_combout\ & \inst7|cpu|W_rf_wr_data[21]~21_combout\ & \inst7|cpu|W_rf_wr_data[20]~22_combout\ & \inst7|cpu|W_rf_wr_data[19]~23_combout\ & \inst7|cpu|W_rf_wr_data[18]~24_combout\ & \inst7|cpu|W_rf_wr_data[17]~25_combout\ & 
\inst7|cpu|W_rf_wr_data[16]~26_combout\ & \inst7|cpu|W_rf_wr_data[15]~27_combout\ & \inst7|cpu|W_rf_wr_data[14]~28_combout\ & \inst7|cpu|W_rf_wr_data[13]~13_combout\ & \inst7|cpu|W_rf_wr_data[12]~14_combout\ & \inst7|cpu|W_rf_wr_data[11]~15_combout\ & 
\inst7|cpu|W_rf_wr_data[10]~2_combout\ & \inst7|cpu|W_rf_wr_data[9]~5_combout\ & \inst7|cpu|W_rf_wr_data[8]~16_combout\ & \inst7|cpu|W_rf_wr_data[7]~6_combout\ & \inst7|cpu|W_rf_wr_data[6]~17_combout\ & \inst7|cpu|W_rf_wr_data[5]~18_combout\ & 
\inst7|cpu|W_rf_wr_data[4]~12_combout\ & \inst7|cpu|W_rf_wr_data[3]~11_combout\ & \inst7|cpu|W_rf_wr_data[2]~1_combout\ & \inst7|cpu|W_rf_wr_data[1]~4_combout\ & \inst7|cpu|W_rf_wr_data[0]~9_combout\);

\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst7|cpu|R_dst_regnum\(4) & \inst7|cpu|R_dst_regnum\(3) & \inst7|cpu|R_dst_regnum\(2) & \inst7|cpu|R_dst_regnum\(1) & \inst7|cpu|R_dst_regnum\(0)
);

\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst7|cpu|D_iw\(31) & \inst7|cpu|D_iw\(30) & \inst7|cpu|D_iw\(29) & \inst7|cpu|D_iw\(28) & \inst7|cpu|D_iw\(27));

\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[15]~11_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[14]~9_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[13]~6_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[12]~7_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[11]~5_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[10]~16_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[9]~12_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[8]~14_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[7]~13_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[6]~15_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[5]~8_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[4]~2_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[3]~3_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[2]~4_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[6]~6_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[4]~4_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[2]~2_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[1]~1_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst7|cmd_xbar_mux|src_payload~0_combout\ & \inst7|cmd_xbar_mux|src_payload~1_combout\ & \inst7|cmd_xbar_mux|src_payload~2_combout\ & 
\inst7|cmd_xbar_mux|src_payload~3_combout\);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst7|cmd_xbar_mux|src_data\(47) & \inst7|cmd_xbar_mux|src_data\(46) & \inst7|cmd_xbar_mux|src_data\(45) & \inst7|cmd_xbar_mux|src_data\(44) & 
\inst7|cmd_xbar_mux|src_data\(43) & \inst7|cmd_xbar_mux|src_data\(42) & \inst7|cmd_xbar_mux|src_data\(41) & \inst7|cmd_xbar_mux|src_data\(40) & \inst7|cmd_xbar_mux|src_data\(39) & \inst7|cmd_xbar_mux|src_data\(38));

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \inst7|cmd_xbar_mux|src_data\(32);

\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(0) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(1) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(3) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(4) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\inst7|cmd_xbar_mux|src_payload~13_combout\ & \inst7|cmd_xbar_mux|src_payload~15_combout\ & \inst7|cmd_xbar_mux|src_payload~8_combout\ & 
\inst7|cmd_xbar_mux|src_payload~4_combout\);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst7|cmd_xbar_mux|src_data\(47) & \inst7|cmd_xbar_mux|src_data\(46) & \inst7|cmd_xbar_mux|src_data\(45) & \inst7|cmd_xbar_mux|src_data\(44) & 
\inst7|cmd_xbar_mux|src_data\(43) & \inst7|cmd_xbar_mux|src_data\(42) & \inst7|cmd_xbar_mux|src_data\(41) & \inst7|cmd_xbar_mux|src_data\(40) & \inst7|cmd_xbar_mux|src_data\(39) & \inst7|cmd_xbar_mux|src_data\(38));

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \inst7|cmd_xbar_mux|src_data\(32);

\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(2) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(5) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(6) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(7) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\inst7|cmd_xbar_mux|src_payload~9_combout\ & \inst7|cmd_xbar_mux|src_payload~6_combout\ & \inst7|cmd_xbar_mux|src_payload~7_combout\ & 
\inst7|cmd_xbar_mux|src_payload~5_combout\);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst7|cmd_xbar_mux|src_data\(47) & \inst7|cmd_xbar_mux|src_data\(46) & \inst7|cmd_xbar_mux|src_data\(45) & \inst7|cmd_xbar_mux|src_data\(44) & 
\inst7|cmd_xbar_mux|src_data\(43) & \inst7|cmd_xbar_mux|src_data\(42) & \inst7|cmd_xbar_mux|src_data\(41) & \inst7|cmd_xbar_mux|src_data\(40) & \inst7|cmd_xbar_mux|src_data\(39) & \inst7|cmd_xbar_mux|src_data\(38));

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \inst7|cmd_xbar_mux|src_data\(33);

\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(11) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(12) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(13) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(14) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\inst7|cmd_xbar_mux|src_payload~18_combout\ & \inst7|cmd_xbar_mux|src_payload~17_combout\ & \inst7|cmd_xbar_mux|src_payload~22_combout\ & 
\inst7|cmd_xbar_mux|src_payload~10_combout\);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst7|cmd_xbar_mux|src_data\(47) & \inst7|cmd_xbar_mux|src_data\(46) & \inst7|cmd_xbar_mux|src_data\(45) & \inst7|cmd_xbar_mux|src_data\(44) & 
\inst7|cmd_xbar_mux|src_data\(43) & \inst7|cmd_xbar_mux|src_data\(42) & \inst7|cmd_xbar_mux|src_data\(41) & \inst7|cmd_xbar_mux|src_data\(40) & \inst7|cmd_xbar_mux|src_data\(39) & \inst7|cmd_xbar_mux|src_data\(38));

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \inst7|cmd_xbar_mux|src_data\(34);

\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(16) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(19) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(22) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(23) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst7|cmd_xbar_mux|src_payload~11_combout\ & \inst7|cmd_xbar_mux|src_payload~16_combout\ & \inst7|cmd_xbar_mux|src_payload~12_combout\ & 
\inst7|cmd_xbar_mux|src_payload~14_combout\);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst7|cmd_xbar_mux|src_data\(47) & \inst7|cmd_xbar_mux|src_data\(46) & \inst7|cmd_xbar_mux|src_data\(45) & \inst7|cmd_xbar_mux|src_data\(44) & 
\inst7|cmd_xbar_mux|src_data\(43) & \inst7|cmd_xbar_mux|src_data\(42) & \inst7|cmd_xbar_mux|src_data\(41) & \inst7|cmd_xbar_mux|src_data\(40) & \inst7|cmd_xbar_mux|src_data\(39) & \inst7|cmd_xbar_mux|src_data\(38));

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \inst7|cmd_xbar_mux|src_data\(33);

\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(8) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(9) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(10) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(15) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\inst7|cmd_xbar_mux|src_payload~25_combout\ & \inst7|cmd_xbar_mux|src_payload~21_combout\ & \inst7|cmd_xbar_mux|src_payload~20_combout\ & 
\inst7|cmd_xbar_mux|src_payload~19_combout\);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst7|cmd_xbar_mux|src_data\(47) & \inst7|cmd_xbar_mux|src_data\(46) & \inst7|cmd_xbar_mux|src_data\(45) & \inst7|cmd_xbar_mux|src_data\(44) & 
\inst7|cmd_xbar_mux|src_data\(43) & \inst7|cmd_xbar_mux|src_data\(42) & \inst7|cmd_xbar_mux|src_data\(41) & \inst7|cmd_xbar_mux|src_data\(40) & \inst7|cmd_xbar_mux|src_data\(39) & \inst7|cmd_xbar_mux|src_data\(38));

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \inst7|cmd_xbar_mux|src_data\(35);

\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(24) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(25) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(26) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(27) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\inst7|cmd_xbar_mux|src_payload~26_combout\ & \inst7|cmd_xbar_mux|src_payload~27_combout\ & \inst7|cmd_xbar_mux|src_payload~24_combout\ & 
\inst7|cmd_xbar_mux|src_payload~23_combout\);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst7|cmd_xbar_mux|src_data\(47) & \inst7|cmd_xbar_mux|src_data\(46) & \inst7|cmd_xbar_mux|src_data\(45) & \inst7|cmd_xbar_mux|src_data\(44) & 
\inst7|cmd_xbar_mux|src_data\(43) & \inst7|cmd_xbar_mux|src_data\(42) & \inst7|cmd_xbar_mux|src_data\(41) & \inst7|cmd_xbar_mux|src_data\(40) & \inst7|cmd_xbar_mux|src_data\(39) & \inst7|cmd_xbar_mux|src_data\(38));

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \inst7|cmd_xbar_mux|src_data\(34);

\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(17) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(18) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(20) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(2);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(21) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(3);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\inst7|cmd_xbar_mux|src_payload~31_combout\ & \inst7|cmd_xbar_mux|src_payload~30_combout\ & \inst7|cmd_xbar_mux|src_payload~29_combout\ & 
\inst7|cmd_xbar_mux|src_payload~28_combout\);

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst7|cmd_xbar_mux|src_data\(47) & \inst7|cmd_xbar_mux|src_data\(46) & \inst7|cmd_xbar_mux|src_data\(45) & \inst7|cmd_xbar_mux|src_data\(44) & 
\inst7|cmd_xbar_mux|src_data\(43) & \inst7|cmd_xbar_mux|src_data\(42) & \inst7|cmd_xbar_mux|src_data\(41) & \inst7|cmd_xbar_mux|src_data\(40) & \inst7|cmd_xbar_mux|src_data\(39) & \inst7|cmd_xbar_mux|src_data\(38));

\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \inst7|cmd_xbar_mux|src_data\(35);

\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(28) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(29) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(30) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(2);
\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(31) <= \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(3);

\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\inst7|cpu|d_writedata\(7) & \inst7|cpu|d_writedata\(6) & \inst7|cpu|d_writedata\(5) & \inst7|cpu|d_writedata\(4) & 
\inst7|cpu|d_writedata\(3) & \inst7|cpu|d_writedata\(2) & \inst7|cpu|d_writedata\(1) & \inst7|cpu|d_writedata\(0));

\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(7) & \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(6) & 
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(5) & \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(4) & \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(3) & \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(2)
& \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(1) & \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(0));

\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[30]~30_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[28]~28_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[27]~25_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[26]~21_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[25]~20_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[24]~19_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[23]~18_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[22]~17_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[21]~26_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[20]~27_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[19]~22_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[18]~24_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[17]~23_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[16]~10_combout\);

\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[6]~6_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[4]~4_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[2]~2_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[3]~3_combout\ & 
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[2]~2_combout\);

\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);

\inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_INCLK_bus\ <= (gnd & \LVDS_OUTCLK~combout\);

\inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock\ <= \inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\(0);
\inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\(1) <= \inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\(1);
\inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\(2) <= \inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\(2);

\inst1|altpll_component|_clk0~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst1|altpll_component|_clk0\);

\LVDS_PLL_ARESET~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \LVDS_PLL_ARESET~combout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\NIOS_RESET_N~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \NIOS_RESET_N~combout\);

\inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK_INCLK_bus\ <= (gnd & gnd & gnd & \inst1|altpll_component|_clk1\);

\inst7|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|rst_controller|r_sync_rst~regout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock\);

\inst7|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|rst_controller|merged_reset~0_combout\);

\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

\inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\(1));

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));
\inst7|width_adapter|ALT_INV_use_reg~regout\ <= NOT \inst7|width_adapter|use_reg~regout\;
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst7|sdram_controller|ALT_INV_Selector22~1_combout\ <= NOT \inst7|sdram_controller|Selector22~1_combout\;
\inst7|sdram_controller|ALT_INV_Selector20~0_combout\ <= NOT \inst7|sdram_controller|Selector20~0_combout\;
\inst7|sdram_controller|ALT_INV_Selector19~3_combout\ <= NOT \inst7|sdram_controller|Selector19~3_combout\;
\inst7|sdram_controller|ALT_INV_Selector21~1_combout\ <= NOT \inst7|sdram_controller|Selector21~1_combout\;
\inst7|sdram_controller|ALT_INV_m_state.000010000~regout\ <= NOT \inst7|sdram_controller|m_state.000010000~regout\;
\inst7|uart|the_nios_uart_tx|ALT_INV_txd~regout\ <= NOT \inst7|uart|the_nios_uart_tx|txd~regout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\inst|inst6|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\ <= NOT \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\;
\inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \inst7|rst_controller|r_sync_rst~clkctrl_outclk\;
\ALT_INV_NIOS_RESET_N~clkctrl_outclk\ <= NOT \NIOS_RESET_N~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \inst7|cpu|av_ld_rshift8~1_combout\;
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][49]~regout\ <= NOT \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\;

-- Location: LCFF_X28_Y19_N7
\inst7|spi|slowcount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|slowcount[1]~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|slowcount\(1));

-- Location: LCFF_X28_Y19_N17
\inst7|spi|slowcount[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|slowcount[6]~17_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|slowcount\(6));

-- Location: LCFF_X28_Y25_N17
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LCFF_X37_Y28_N31
\inst7|cpu|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[23]~3_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(23),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(23));

-- Location: LCCOMB_X28_Y19_N6
\inst7|spi|slowcount[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|slowcount[1]~7_combout\ = (\inst7|spi|slowcount\(1) & (\inst7|spi|slowcount\(0) $ (VCC))) # (!\inst7|spi|slowcount\(1) & (\inst7|spi|slowcount\(0) & VCC))
-- \inst7|spi|slowcount[1]~8\ = CARRY((\inst7|spi|slowcount\(1) & \inst7|spi|slowcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|slowcount\(1),
	datab => \inst7|spi|slowcount\(0),
	datad => VCC,
	combout => \inst7|spi|slowcount[1]~7_combout\,
	cout => \inst7|spi|slowcount[1]~8\);

-- Location: LCCOMB_X28_Y19_N16
\inst7|spi|slowcount[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|slowcount[6]~17_combout\ = (\inst7|spi|slowcount\(6) & (!\inst7|spi|slowcount[5]~16\)) # (!\inst7|spi|slowcount\(6) & ((\inst7|spi|slowcount[5]~16\) # (GND)))
-- \inst7|spi|slowcount[6]~18\ = CARRY((!\inst7|spi|slowcount[5]~16\) # (!\inst7|spi|slowcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|slowcount\(6),
	datad => VCC,
	cin => \inst7|spi|slowcount[5]~16\,
	combout => \inst7|spi|slowcount[6]~17_combout\,
	cout => \inst7|spi|slowcount[6]~18\);

-- Location: LCCOMB_X27_Y19_N6
\inst7|spi|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Add1~2_combout\ = (\inst7|spi|state\(1) & (!\inst7|spi|Add1~1\)) # (!\inst7|spi|state\(1) & ((\inst7|spi|Add1~1\) # (GND)))
-- \inst7|spi|Add1~3\ = CARRY((!\inst7|spi|Add1~1\) # (!\inst7|spi|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|state\(1),
	datad => VCC,
	cin => \inst7|spi|Add1~1\,
	combout => \inst7|spi|Add1~2_combout\,
	cout => \inst7|spi|Add1~3\);

-- Location: LCCOMB_X27_Y19_N8
\inst7|spi|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Add1~4_combout\ = (\inst7|spi|state\(2) & (\inst7|spi|Add1~3\ $ (GND))) # (!\inst7|spi|state\(2) & (!\inst7|spi|Add1~3\ & VCC))
-- \inst7|spi|Add1~5\ = CARRY((\inst7|spi|state\(2) & !\inst7|spi|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|state\(2),
	datad => VCC,
	cin => \inst7|spi|Add1~3\,
	combout => \inst7|spi|Add1~4_combout\,
	cout => \inst7|spi|Add1~5\);

-- Location: LCCOMB_X27_Y19_N10
\inst7|spi|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Add1~6_combout\ = (\inst7|spi|state\(3) & (!\inst7|spi|Add1~5\)) # (!\inst7|spi|state\(3) & ((\inst7|spi|Add1~5\) # (GND)))
-- \inst7|spi|Add1~7\ = CARRY((!\inst7|spi|Add1~5\) # (!\inst7|spi|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|state\(3),
	datad => VCC,
	cin => \inst7|spi|Add1~5\,
	combout => \inst7|spi|Add1~6_combout\,
	cout => \inst7|spi|Add1~7\);

-- Location: LCCOMB_X27_Y19_N12
\inst7|spi|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Add1~8_combout\ = \inst7|spi|state\(4) $ (!\inst7|spi|Add1~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|state\(4),
	cin => \inst7|spi|Add1~7\,
	combout => \inst7|spi|Add1~8_combout\);

-- Location: LCCOMB_X38_Y28_N16
\inst7|cpu|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~0_combout\ = (\inst7|cpu|E_src1\(0) & ((GND) # (!\inst7|cpu|E_src2\(0)))) # (!\inst7|cpu|E_src1\(0) & (\inst7|cpu|E_src2\(0) $ (GND)))
-- \inst7|cpu|Add1~1\ = CARRY((\inst7|cpu|E_src1\(0)) # (!\inst7|cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(0),
	datab => \inst7|cpu|E_src2\(0),
	datad => VCC,
	combout => \inst7|cpu|Add1~0_combout\,
	cout => \inst7|cpu|Add1~1\);

-- Location: LCCOMB_X38_Y28_N20
\inst7|cpu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~4_combout\ = ((\inst7|cpu|E_src2\(2) $ (\inst7|cpu|E_src1\(2) $ (\inst7|cpu|Add1~3\)))) # (GND)
-- \inst7|cpu|Add1~5\ = CARRY((\inst7|cpu|E_src2\(2) & (\inst7|cpu|E_src1\(2) & !\inst7|cpu|Add1~3\)) # (!\inst7|cpu|E_src2\(2) & ((\inst7|cpu|E_src1\(2)) # (!\inst7|cpu|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(2),
	datab => \inst7|cpu|E_src1\(2),
	datad => VCC,
	cin => \inst7|cpu|Add1~3\,
	combout => \inst7|cpu|Add1~4_combout\,
	cout => \inst7|cpu|Add1~5\);

-- Location: LCCOMB_X38_Y28_N24
\inst7|cpu|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~8_combout\ = ((\inst7|cpu|E_src2\(4) $ (\inst7|cpu|E_src1\(4) $ (\inst7|cpu|Add1~7\)))) # (GND)
-- \inst7|cpu|Add1~9\ = CARRY((\inst7|cpu|E_src2\(4) & (\inst7|cpu|E_src1\(4) & !\inst7|cpu|Add1~7\)) # (!\inst7|cpu|E_src2\(4) & ((\inst7|cpu|E_src1\(4)) # (!\inst7|cpu|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(4),
	datab => \inst7|cpu|E_src1\(4),
	datad => VCC,
	cin => \inst7|cpu|Add1~7\,
	combout => \inst7|cpu|Add1~8_combout\,
	cout => \inst7|cpu|Add1~9\);

-- Location: LCCOMB_X38_Y27_N2
\inst7|cpu|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~18_combout\ = (\inst7|cpu|E_src2\(9) & ((\inst7|cpu|E_src1\(9) & (!\inst7|cpu|Add1~17\)) # (!\inst7|cpu|E_src1\(9) & ((\inst7|cpu|Add1~17\) # (GND))))) # (!\inst7|cpu|E_src2\(9) & ((\inst7|cpu|E_src1\(9) & (\inst7|cpu|Add1~17\ & VCC)) # 
-- (!\inst7|cpu|E_src1\(9) & (!\inst7|cpu|Add1~17\))))
-- \inst7|cpu|Add1~19\ = CARRY((\inst7|cpu|E_src2\(9) & ((!\inst7|cpu|Add1~17\) # (!\inst7|cpu|E_src1\(9)))) # (!\inst7|cpu|E_src2\(9) & (!\inst7|cpu|E_src1\(9) & !\inst7|cpu|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(9),
	datab => \inst7|cpu|E_src1\(9),
	datad => VCC,
	cin => \inst7|cpu|Add1~17\,
	combout => \inst7|cpu|Add1~18_combout\,
	cout => \inst7|cpu|Add1~19\);

-- Location: LCCOMB_X38_Y27_N4
\inst7|cpu|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~20_combout\ = ((\inst7|cpu|E_src1\(10) $ (\inst7|cpu|E_src2\(10) $ (\inst7|cpu|Add1~19\)))) # (GND)
-- \inst7|cpu|Add1~21\ = CARRY((\inst7|cpu|E_src1\(10) & ((!\inst7|cpu|Add1~19\) # (!\inst7|cpu|E_src2\(10)))) # (!\inst7|cpu|E_src1\(10) & (!\inst7|cpu|E_src2\(10) & !\inst7|cpu|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(10),
	datab => \inst7|cpu|E_src2\(10),
	datad => VCC,
	cin => \inst7|cpu|Add1~19\,
	combout => \inst7|cpu|Add1~20_combout\,
	cout => \inst7|cpu|Add1~21\);

-- Location: LCCOMB_X38_Y27_N6
\inst7|cpu|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~22_combout\ = (\inst7|cpu|E_src2\(11) & ((\inst7|cpu|E_src1\(11) & (!\inst7|cpu|Add1~21\)) # (!\inst7|cpu|E_src1\(11) & ((\inst7|cpu|Add1~21\) # (GND))))) # (!\inst7|cpu|E_src2\(11) & ((\inst7|cpu|E_src1\(11) & (\inst7|cpu|Add1~21\ & VCC)) 
-- # (!\inst7|cpu|E_src1\(11) & (!\inst7|cpu|Add1~21\))))
-- \inst7|cpu|Add1~23\ = CARRY((\inst7|cpu|E_src2\(11) & ((!\inst7|cpu|Add1~21\) # (!\inst7|cpu|E_src1\(11)))) # (!\inst7|cpu|E_src2\(11) & (!\inst7|cpu|E_src1\(11) & !\inst7|cpu|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(11),
	datab => \inst7|cpu|E_src1\(11),
	datad => VCC,
	cin => \inst7|cpu|Add1~21\,
	combout => \inst7|cpu|Add1~22_combout\,
	cout => \inst7|cpu|Add1~23\);

-- Location: LCCOMB_X38_Y27_N10
\inst7|cpu|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~26_combout\ = (\inst7|cpu|E_src2\(13) & ((\inst7|cpu|E_src1\(13) & (!\inst7|cpu|Add1~25\)) # (!\inst7|cpu|E_src1\(13) & ((\inst7|cpu|Add1~25\) # (GND))))) # (!\inst7|cpu|E_src2\(13) & ((\inst7|cpu|E_src1\(13) & (\inst7|cpu|Add1~25\ & VCC)) 
-- # (!\inst7|cpu|E_src1\(13) & (!\inst7|cpu|Add1~25\))))
-- \inst7|cpu|Add1~27\ = CARRY((\inst7|cpu|E_src2\(13) & ((!\inst7|cpu|Add1~25\) # (!\inst7|cpu|E_src1\(13)))) # (!\inst7|cpu|E_src2\(13) & (!\inst7|cpu|E_src1\(13) & !\inst7|cpu|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(13),
	datab => \inst7|cpu|E_src1\(13),
	datad => VCC,
	cin => \inst7|cpu|Add1~25\,
	combout => \inst7|cpu|Add1~26_combout\,
	cout => \inst7|cpu|Add1~27\);

-- Location: LCCOMB_X40_Y28_N30
\inst7|cpu|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~14_combout\ = (\inst7|cpu|E_src2\(7) & ((\inst7|cpu|E_src1\(7) & (\inst7|cpu|Add2~13\ & VCC)) # (!\inst7|cpu|E_src1\(7) & (!\inst7|cpu|Add2~13\)))) # (!\inst7|cpu|E_src2\(7) & ((\inst7|cpu|E_src1\(7) & (!\inst7|cpu|Add2~13\)) # 
-- (!\inst7|cpu|E_src1\(7) & ((\inst7|cpu|Add2~13\) # (GND)))))
-- \inst7|cpu|Add2~15\ = CARRY((\inst7|cpu|E_src2\(7) & (!\inst7|cpu|E_src1\(7) & !\inst7|cpu|Add2~13\)) # (!\inst7|cpu|E_src2\(7) & ((!\inst7|cpu|Add2~13\) # (!\inst7|cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(7),
	datab => \inst7|cpu|E_src1\(7),
	datad => VCC,
	cin => \inst7|cpu|Add2~13\,
	combout => \inst7|cpu|Add2~14_combout\,
	cout => \inst7|cpu|Add2~15\);

-- Location: LCCOMB_X40_Y27_N6
\inst7|cpu|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~22_combout\ = (\inst7|cpu|E_src1\(11) & ((\inst7|cpu|E_src2\(11) & (\inst7|cpu|Add2~21\ & VCC)) # (!\inst7|cpu|E_src2\(11) & (!\inst7|cpu|Add2~21\)))) # (!\inst7|cpu|E_src1\(11) & ((\inst7|cpu|E_src2\(11) & (!\inst7|cpu|Add2~21\)) # 
-- (!\inst7|cpu|E_src2\(11) & ((\inst7|cpu|Add2~21\) # (GND)))))
-- \inst7|cpu|Add2~23\ = CARRY((\inst7|cpu|E_src1\(11) & (!\inst7|cpu|E_src2\(11) & !\inst7|cpu|Add2~21\)) # (!\inst7|cpu|E_src1\(11) & ((!\inst7|cpu|Add2~21\) # (!\inst7|cpu|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(11),
	datab => \inst7|cpu|E_src2\(11),
	datad => VCC,
	cin => \inst7|cpu|Add2~21\,
	combout => \inst7|cpu|Add2~22_combout\,
	cout => \inst7|cpu|Add2~23\);

-- Location: LCCOMB_X40_Y27_N8
\inst7|cpu|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~24_combout\ = ((\inst7|cpu|E_src1\(12) $ (\inst7|cpu|E_src2\(12) $ (!\inst7|cpu|Add2~23\)))) # (GND)
-- \inst7|cpu|Add2~25\ = CARRY((\inst7|cpu|E_src1\(12) & ((\inst7|cpu|E_src2\(12)) # (!\inst7|cpu|Add2~23\))) # (!\inst7|cpu|E_src1\(12) & (\inst7|cpu|E_src2\(12) & !\inst7|cpu|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(12),
	datab => \inst7|cpu|E_src2\(12),
	datad => VCC,
	cin => \inst7|cpu|Add2~23\,
	combout => \inst7|cpu|Add2~24_combout\,
	cout => \inst7|cpu|Add2~25\);

-- Location: LCCOMB_X40_Y27_N10
\inst7|cpu|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~26_combout\ = (\inst7|cpu|E_src2\(13) & ((\inst7|cpu|E_src1\(13) & (\inst7|cpu|Add2~25\ & VCC)) # (!\inst7|cpu|E_src1\(13) & (!\inst7|cpu|Add2~25\)))) # (!\inst7|cpu|E_src2\(13) & ((\inst7|cpu|E_src1\(13) & (!\inst7|cpu|Add2~25\)) # 
-- (!\inst7|cpu|E_src1\(13) & ((\inst7|cpu|Add2~25\) # (GND)))))
-- \inst7|cpu|Add2~27\ = CARRY((\inst7|cpu|E_src2\(13) & (!\inst7|cpu|E_src1\(13) & !\inst7|cpu|Add2~25\)) # (!\inst7|cpu|E_src2\(13) & ((!\inst7|cpu|Add2~25\) # (!\inst7|cpu|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(13),
	datab => \inst7|cpu|E_src1\(13),
	datad => VCC,
	cin => \inst7|cpu|Add2~25\,
	combout => \inst7|cpu|Add2~26_combout\,
	cout => \inst7|cpu|Add2~27\);

-- Location: LCFF_X44_Y27_N1
\inst7|cpu|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[23]~3_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[21]~42_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(23));

-- Location: LCFF_X43_Y26_N13
\inst7|cpu|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[20]~3_combout\,
	sdata => \inst7|cpu|D_iw\(10),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(20));

-- Location: LCFF_X42_Y26_N11
\inst7|cpu|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[16]~7_combout\,
	sdata => \inst7|cpu|D_iw\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(16));

-- Location: LCCOMB_X38_Y27_N14
\inst7|cpu|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~30_combout\ = (\inst7|cpu|E_src2\(15) & ((\inst7|cpu|E_src1\(15) & (!\inst7|cpu|Add1~29\)) # (!\inst7|cpu|E_src1\(15) & ((\inst7|cpu|Add1~29\) # (GND))))) # (!\inst7|cpu|E_src2\(15) & ((\inst7|cpu|E_src1\(15) & (\inst7|cpu|Add1~29\ & VCC)) 
-- # (!\inst7|cpu|E_src1\(15) & (!\inst7|cpu|Add1~29\))))
-- \inst7|cpu|Add1~31\ = CARRY((\inst7|cpu|E_src2\(15) & ((!\inst7|cpu|Add1~29\) # (!\inst7|cpu|E_src1\(15)))) # (!\inst7|cpu|E_src2\(15) & (!\inst7|cpu|E_src1\(15) & !\inst7|cpu|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(15),
	datab => \inst7|cpu|E_src1\(15),
	datad => VCC,
	cin => \inst7|cpu|Add1~29\,
	combout => \inst7|cpu|Add1~30_combout\,
	cout => \inst7|cpu|Add1~31\);

-- Location: LCCOMB_X38_Y27_N16
\inst7|cpu|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~32_combout\ = ((\inst7|cpu|E_src2\(16) $ (\inst7|cpu|E_src1\(16) $ (\inst7|cpu|Add1~31\)))) # (GND)
-- \inst7|cpu|Add1~33\ = CARRY((\inst7|cpu|E_src2\(16) & (\inst7|cpu|E_src1\(16) & !\inst7|cpu|Add1~31\)) # (!\inst7|cpu|E_src2\(16) & ((\inst7|cpu|E_src1\(16)) # (!\inst7|cpu|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(16),
	datab => \inst7|cpu|E_src1\(16),
	datad => VCC,
	cin => \inst7|cpu|Add1~31\,
	combout => \inst7|cpu|Add1~32_combout\,
	cout => \inst7|cpu|Add1~33\);

-- Location: LCCOMB_X38_Y27_N20
\inst7|cpu|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~36_combout\ = ((\inst7|cpu|E_src1\(18) $ (\inst7|cpu|E_src2\(18) $ (\inst7|cpu|Add1~35\)))) # (GND)
-- \inst7|cpu|Add1~37\ = CARRY((\inst7|cpu|E_src1\(18) & ((!\inst7|cpu|Add1~35\) # (!\inst7|cpu|E_src2\(18)))) # (!\inst7|cpu|E_src1\(18) & (!\inst7|cpu|E_src2\(18) & !\inst7|cpu|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(18),
	datab => \inst7|cpu|E_src2\(18),
	datad => VCC,
	cin => \inst7|cpu|Add1~35\,
	combout => \inst7|cpu|Add1~36_combout\,
	cout => \inst7|cpu|Add1~37\);

-- Location: LCCOMB_X38_Y27_N24
\inst7|cpu|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~40_combout\ = ((\inst7|cpu|E_src2\(20) $ (\inst7|cpu|E_src1\(20) $ (\inst7|cpu|Add1~39\)))) # (GND)
-- \inst7|cpu|Add1~41\ = CARRY((\inst7|cpu|E_src2\(20) & (\inst7|cpu|E_src1\(20) & !\inst7|cpu|Add1~39\)) # (!\inst7|cpu|E_src2\(20) & ((\inst7|cpu|E_src1\(20)) # (!\inst7|cpu|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(20),
	datab => \inst7|cpu|E_src1\(20),
	datad => VCC,
	cin => \inst7|cpu|Add1~39\,
	combout => \inst7|cpu|Add1~40_combout\,
	cout => \inst7|cpu|Add1~41\);

-- Location: LCCOMB_X38_Y27_N26
\inst7|cpu|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~42_combout\ = (\inst7|cpu|E_src1\(21) & ((\inst7|cpu|E_src2\(21) & (!\inst7|cpu|Add1~41\)) # (!\inst7|cpu|E_src2\(21) & (\inst7|cpu|Add1~41\ & VCC)))) # (!\inst7|cpu|E_src1\(21) & ((\inst7|cpu|E_src2\(21) & ((\inst7|cpu|Add1~41\) # (GND))) 
-- # (!\inst7|cpu|E_src2\(21) & (!\inst7|cpu|Add1~41\))))
-- \inst7|cpu|Add1~43\ = CARRY((\inst7|cpu|E_src1\(21) & (\inst7|cpu|E_src2\(21) & !\inst7|cpu|Add1~41\)) # (!\inst7|cpu|E_src1\(21) & ((\inst7|cpu|E_src2\(21)) # (!\inst7|cpu|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(21),
	datab => \inst7|cpu|E_src2\(21),
	datad => VCC,
	cin => \inst7|cpu|Add1~41\,
	combout => \inst7|cpu|Add1~42_combout\,
	cout => \inst7|cpu|Add1~43\);

-- Location: LCCOMB_X38_Y27_N30
\inst7|cpu|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~46_combout\ = (\inst7|cpu|E_src1\(23) & ((\inst7|cpu|E_src2\(23) & (!\inst7|cpu|Add1~45\)) # (!\inst7|cpu|E_src2\(23) & (\inst7|cpu|Add1~45\ & VCC)))) # (!\inst7|cpu|E_src1\(23) & ((\inst7|cpu|E_src2\(23) & ((\inst7|cpu|Add1~45\) # (GND))) 
-- # (!\inst7|cpu|E_src2\(23) & (!\inst7|cpu|Add1~45\))))
-- \inst7|cpu|Add1~47\ = CARRY((\inst7|cpu|E_src1\(23) & (\inst7|cpu|E_src2\(23) & !\inst7|cpu|Add1~45\)) # (!\inst7|cpu|E_src1\(23) & ((\inst7|cpu|E_src2\(23)) # (!\inst7|cpu|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(23),
	datab => \inst7|cpu|E_src2\(23),
	datad => VCC,
	cin => \inst7|cpu|Add1~45\,
	combout => \inst7|cpu|Add1~46_combout\,
	cout => \inst7|cpu|Add1~47\);

-- Location: LCCOMB_X40_Y27_N16
\inst7|cpu|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~32_combout\ = ((\inst7|cpu|E_src2\(16) $ (\inst7|cpu|E_src1\(16) $ (!\inst7|cpu|Add2~31\)))) # (GND)
-- \inst7|cpu|Add2~33\ = CARRY((\inst7|cpu|E_src2\(16) & ((\inst7|cpu|E_src1\(16)) # (!\inst7|cpu|Add2~31\))) # (!\inst7|cpu|E_src2\(16) & (\inst7|cpu|E_src1\(16) & !\inst7|cpu|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(16),
	datab => \inst7|cpu|E_src1\(16),
	datad => VCC,
	cin => \inst7|cpu|Add2~31\,
	combout => \inst7|cpu|Add2~32_combout\,
	cout => \inst7|cpu|Add2~33\);

-- Location: LCCOMB_X40_Y27_N20
\inst7|cpu|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~36_combout\ = ((\inst7|cpu|E_src1\(18) $ (\inst7|cpu|E_src2\(18) $ (!\inst7|cpu|Add2~35\)))) # (GND)
-- \inst7|cpu|Add2~37\ = CARRY((\inst7|cpu|E_src1\(18) & ((\inst7|cpu|E_src2\(18)) # (!\inst7|cpu|Add2~35\))) # (!\inst7|cpu|E_src1\(18) & (\inst7|cpu|E_src2\(18) & !\inst7|cpu|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(18),
	datab => \inst7|cpu|E_src2\(18),
	datad => VCC,
	cin => \inst7|cpu|Add2~35\,
	combout => \inst7|cpu|Add2~36_combout\,
	cout => \inst7|cpu|Add2~37\);

-- Location: LCCOMB_X40_Y27_N28
\inst7|cpu|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~44_combout\ = ((\inst7|cpu|E_src2\(22) $ (\inst7|cpu|E_src1\(22) $ (!\inst7|cpu|Add2~43\)))) # (GND)
-- \inst7|cpu|Add2~45\ = CARRY((\inst7|cpu|E_src2\(22) & ((\inst7|cpu|E_src1\(22)) # (!\inst7|cpu|Add2~43\))) # (!\inst7|cpu|E_src2\(22) & (\inst7|cpu|E_src1\(22) & !\inst7|cpu|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(22),
	datab => \inst7|cpu|E_src1\(22),
	datad => VCC,
	cin => \inst7|cpu|Add2~43\,
	combout => \inst7|cpu|Add2~44_combout\,
	cout => \inst7|cpu|Add2~45\);

-- Location: LCCOMB_X40_Y27_N30
\inst7|cpu|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~46_combout\ = (\inst7|cpu|E_src1\(23) & ((\inst7|cpu|E_src2\(23) & (\inst7|cpu|Add2~45\ & VCC)) # (!\inst7|cpu|E_src2\(23) & (!\inst7|cpu|Add2~45\)))) # (!\inst7|cpu|E_src1\(23) & ((\inst7|cpu|E_src2\(23) & (!\inst7|cpu|Add2~45\)) # 
-- (!\inst7|cpu|E_src2\(23) & ((\inst7|cpu|Add2~45\) # (GND)))))
-- \inst7|cpu|Add2~47\ = CARRY((\inst7|cpu|E_src1\(23) & (!\inst7|cpu|E_src2\(23) & !\inst7|cpu|Add2~45\)) # (!\inst7|cpu|E_src1\(23) & ((!\inst7|cpu|Add2~45\) # (!\inst7|cpu|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(23),
	datab => \inst7|cpu|E_src2\(23),
	datad => VCC,
	cin => \inst7|cpu|Add2~45\,
	combout => \inst7|cpu|Add2~46_combout\,
	cout => \inst7|cpu|Add2~47\);

-- Location: LCCOMB_X37_Y28_N30
\inst7|cpu|W_alu_result[23]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[23]~3_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[23]~5_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_arith_result[23]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_result[23]~2_combout\,
	datab => \inst7|cpu|E_logic_result[23]~5_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[23]~3_combout\);

-- Location: LCFF_X37_Y27_N25
\inst7|cpu|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[23]~5_combout\,
	sdata => \inst7|cpu|E_src1\(23),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X41_Y27_N14
\inst7|cpu|F_pc[16]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[16]~3_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~36_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add2~36_combout\,
	datab => \inst7|cpu|Add1~36_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|F_pc[16]~3_combout\);

-- Location: LCCOMB_X41_Y27_N10
\inst7|cpu|F_pc[14]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[14]~5_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~32_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_sub~regout\,
	datab => \inst7|cpu|Add2~32_combout\,
	datad => \inst7|cpu|Add1~32_combout\,
	combout => \inst7|cpu|F_pc[14]~5_combout\);

-- Location: LCCOMB_X31_Y31_N8
\inst7|sdram_controller|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~2_combout\ = (\inst7|sdram_controller|refresh_counter\(1) & (\inst7|sdram_controller|Add0~1\ & VCC)) # (!\inst7|sdram_controller|refresh_counter\(1) & (!\inst7|sdram_controller|Add0~1\))
-- \inst7|sdram_controller|Add0~3\ = CARRY((!\inst7|sdram_controller|refresh_counter\(1) & !\inst7|sdram_controller|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(1),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~1\,
	combout => \inst7|sdram_controller|Add0~2_combout\,
	cout => \inst7|sdram_controller|Add0~3\);

-- Location: LCCOMB_X31_Y31_N10
\inst7|sdram_controller|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~4_combout\ = (\inst7|sdram_controller|refresh_counter\(2) & ((GND) # (!\inst7|sdram_controller|Add0~3\))) # (!\inst7|sdram_controller|refresh_counter\(2) & (\inst7|sdram_controller|Add0~3\ $ (GND)))
-- \inst7|sdram_controller|Add0~5\ = CARRY((\inst7|sdram_controller|refresh_counter\(2)) # (!\inst7|sdram_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_counter\(2),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~3\,
	combout => \inst7|sdram_controller|Add0~4_combout\,
	cout => \inst7|sdram_controller|Add0~5\);

-- Location: LCCOMB_X31_Y31_N28
\inst7|sdram_controller|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~22_combout\ = (\inst7|sdram_controller|refresh_counter\(11) & (\inst7|sdram_controller|Add0~21\ & VCC)) # (!\inst7|sdram_controller|refresh_counter\(11) & (!\inst7|sdram_controller|Add0~21\))
-- \inst7|sdram_controller|Add0~23\ = CARRY((!\inst7|sdram_controller|refresh_counter\(11) & !\inst7|sdram_controller|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_counter\(11),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~21\,
	combout => \inst7|sdram_controller|Add0~22_combout\,
	cout => \inst7|sdram_controller|Add0~23\);

-- Location: M4K_X52_Y22
\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_CPU_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_b_module:nios_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_9nf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|cpu|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	portadatain => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X52_Y23
\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_CPU_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_CPU:cpu|nios_CPU_register_bank_a_module:nios_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_8nf1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|cpu|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	portadatain => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X40_Y22_N15
\inst7|cpu|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte1_data[2]~0_combout\,
	sdata => \inst7|cpu|av_ld_byte2_data\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst7|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte1_data\(2));

-- Location: M4K_X26_Y24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"381452643FBB11D4BD8A6305C23B186503EC58AD1A53544DA1A23EAA661212BCAF16A42D952F4FE6D496E64E57519BD48937E426DE484493C7124D86EA7649F567325F603E512AD0C389FC7FEA3637CED6BDA35ED275428F5A88C69E8A11EB769B8817A72434641C945237F195DC80BC135D58BD42DAD18844C54F3D5FE58BA7340B8D6993D871318214495E832228166B1965EC3768A418E0FA58E965F2DB108E99361F952D23A987BDC60DCF2AB164EAF39E34CC204DC62909A52DE6295E3A8445C3334514ECECDE205F7784D4CF20BAF9644E1D12600D49E1C881ED8AB87E501EC73DBDBD7074837D7946DC2114D3E51E9A7334208E444CA3656D84077A65",
	mem_init0 => X"2DF6E5B619FB52D8AFA5E6D2C21214E49731944A4C595C145C300E4BD7B0578706EEC00763ED33726D9828B480B870EEDA74254E7FB06AE6749A55A30077E24E06E5EAC8E664A8CBC958E24433E3DB48D9B8CED6C9235D23EFBFEF1E3B5ACF1247ED06529D81426B0DE4B71CD4A4C97BBE0D329C63A5C774B7A25CF4614D7F8BF4F7984DA234B4BA243E39A39D0BEC017553E5D769465A31F75441CFCD4EB50328035113207F81434847FC649BFBE65158AD9932E6E79AE3C9B44F076B5F0422ED11D52D22425D7C940FA3C5E7624B0542E9D125F49929F34AE30A35647110416E14B503D39ED8D01486DF62AD63AE858E2A3028DE5BAA0993C414D1E5957AF9",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_CPU_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_c471:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_en~combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	portadatain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X41_Y27_N15
\inst7|cpu|F_pc[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[16]~3_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[16]~32_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(16));

-- Location: LCFF_X41_Y27_N11
\inst7|cpu|F_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[14]~5_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[14]~28_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(14));

-- Location: LCFF_X40_Y19_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][49]~regout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0));

-- Location: LCCOMB_X40_Y19_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\ $ (GND))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\ & VCC))
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ = CARRY((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\,
	datad => VCC,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~2_combout\,
	cout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\);

-- Location: LCCOMB_X44_Y27_N0
\inst7|cpu|E_src1[23]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[23]~3_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(23)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|D_iw\(27),
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst7|cpu|E_src1[23]~3_combout\);

-- Location: LCCOMB_X43_Y26_N12
\inst7|cpu|E_src2[20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[20]~3_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \inst7|cpu|R_src2_use_imm~regout\,
	combout => \inst7|cpu|E_src2[20]~3_combout\);

-- Location: LCCOMB_X42_Y26_N10
\inst7|cpu|E_src2[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[16]~7_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst7|cpu|E_src2[16]~7_combout\);

-- Location: LCFF_X27_Y20_N7
\inst7|uart|the_nios_uart_tx|baud_rate_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~9_combout\,
	sdata => \~GND~combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(0));

-- Location: LCFF_X27_Y20_N9
\inst7|uart|the_nios_uart_tx|baud_rate_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~11_combout\,
	sdata => VCC,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(1));

-- Location: LCFF_X27_Y20_N11
\inst7|uart|the_nios_uart_tx|baud_rate_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~13_combout\,
	sdata => \~GND~combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(2));

-- Location: LCFF_X27_Y20_N13
\inst7|uart|the_nios_uart_tx|baud_rate_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~15_combout\,
	sdata => \~GND~combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(3));

-- Location: LCFF_X27_Y20_N15
\inst7|uart|the_nios_uart_tx|baud_rate_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~17_combout\,
	sdata => VCC,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(4));

-- Location: LCFF_X27_Y20_N17
\inst7|uart|the_nios_uart_tx|baud_rate_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~19_combout\,
	sdata => VCC,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(5));

-- Location: LCFF_X27_Y20_N19
\inst7|uart|the_nios_uart_tx|baud_rate_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~21_combout\,
	sdata => \~GND~combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(6));

-- Location: LCFF_X27_Y20_N21
\inst7|uart|the_nios_uart_tx|baud_rate_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~23_combout\,
	sdata => VCC,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(7));

-- Location: LCFF_X27_Y20_N23
\inst7|uart|the_nios_uart_tx|baud_rate_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|baud_rate_counter[8]~25_combout\,
	sdata => VCC,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|uart|the_nios_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(8));

-- Location: M4K_X26_Y23
\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|onchip_memory|wren~0_combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y25
\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|onchip_memory|wren~0_combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCFF_X34_Y26_N7
\inst7|cpu|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_cnt[2]~9_combout\,
	sdata => \inst7|cpu|E_src2\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_cnt\(2));

-- Location: M4K_X26_Y19
\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|onchip_memory|wren~0_combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X40_Y22_N14
\inst7|cpu|av_ld_byte1_data[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data[2]~0_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_aligning_data~regout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[10]~20_combout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte1_data[2]~0_combout\);

-- Location: LCCOMB_X35_Y24_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(5) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~5\)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(5) & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~5\) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X35_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(8) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~11\ $ 
-- (GND))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(8) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(8) & !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: M4K_X26_Y21
\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|onchip_memory|wren~0_combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y20_N6
\inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~9_combout\ = \inst7|uart|the_nios_uart_tx|baud_rate_counter\(0) $ (VCC)
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~10\ = CARRY(\inst7|uart|the_nios_uart_tx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(0),
	datad => VCC,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~9_combout\,
	cout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~10\);

-- Location: LCCOMB_X27_Y20_N8
\inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~11_combout\ = (\inst7|uart|the_nios_uart_tx|baud_rate_counter\(1) & (\inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~10\ & VCC)) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(1) & 
-- (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~10\))
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~12\ = CARRY((!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(1) & !\inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(1),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_tx|baud_rate_counter[0]~10\,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~11_combout\,
	cout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~12\);

-- Location: LCCOMB_X27_Y20_N10
\inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~13_combout\ = (\inst7|uart|the_nios_uart_tx|baud_rate_counter\(2) & ((GND) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~12\))) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(2) & 
-- (\inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~12\ $ (GND)))
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~14\ = CARRY((\inst7|uart|the_nios_uart_tx|baud_rate_counter\(2)) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(2),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_tx|baud_rate_counter[1]~12\,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~13_combout\,
	cout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~14\);

-- Location: LCCOMB_X27_Y20_N12
\inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~15_combout\ = (\inst7|uart|the_nios_uart_tx|baud_rate_counter\(3) & (\inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~14\ & VCC)) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(3) & 
-- (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~14\))
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~16\ = CARRY((!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(3) & !\inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(3),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_tx|baud_rate_counter[2]~14\,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~15_combout\,
	cout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~16\);

-- Location: LCCOMB_X27_Y20_N14
\inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~17_combout\ = (\inst7|uart|the_nios_uart_tx|baud_rate_counter\(4) & ((GND) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~16\))) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(4) & 
-- (\inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~16\ $ (GND)))
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~18\ = CARRY((\inst7|uart|the_nios_uart_tx|baud_rate_counter\(4)) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(4),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_tx|baud_rate_counter[3]~16\,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~17_combout\,
	cout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~18\);

-- Location: LCCOMB_X27_Y20_N16
\inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~19_combout\ = (\inst7|uart|the_nios_uart_tx|baud_rate_counter\(5) & (\inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~18\ & VCC)) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(5) & 
-- (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~18\))
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~20\ = CARRY((!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(5) & !\inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(5),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_tx|baud_rate_counter[4]~18\,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~19_combout\,
	cout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~20\);

-- Location: LCCOMB_X27_Y20_N18
\inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~21_combout\ = (\inst7|uart|the_nios_uart_tx|baud_rate_counter\(6) & ((GND) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~20\))) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(6) & 
-- (\inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~20\ $ (GND)))
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~22\ = CARRY((\inst7|uart|the_nios_uart_tx|baud_rate_counter\(6)) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(6),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_tx|baud_rate_counter[5]~20\,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~21_combout\,
	cout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~22\);

-- Location: LCCOMB_X27_Y20_N20
\inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~23_combout\ = (\inst7|uart|the_nios_uart_tx|baud_rate_counter\(7) & (\inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~22\ & VCC)) # (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(7) & 
-- (!\inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~22\))
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~24\ = CARRY((!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(7) & !\inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(7),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_tx|baud_rate_counter[6]~22\,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~23_combout\,
	cout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~24\);

-- Location: LCCOMB_X27_Y20_N22
\inst7|uart|the_nios_uart_tx|baud_rate_counter[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|baud_rate_counter[8]~25_combout\ = \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~24\ $ (\inst7|uart|the_nios_uart_tx|baud_rate_counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(8),
	cin => \inst7|uart|the_nios_uart_tx|baud_rate_counter[7]~24\,
	combout => \inst7|uart|the_nios_uart_tx|baud_rate_counter[8]~25_combout\);

-- Location: LCFF_X43_Y26_N7
\inst7|cpu|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[29]~10_combout\,
	sdata => \inst7|cpu|D_iw\(19),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(29));

-- Location: LCFF_X43_Y26_N19
\inst7|cpu|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[27]~12_combout\,
	sdata => \inst7|cpu|D_iw\(17),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(27));

-- Location: LCFF_X42_Y26_N7
\inst7|cpu|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[26]~13_combout\,
	sdata => \inst7|cpu|D_iw\(16),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(26));

-- Location: LCCOMB_X38_Y26_N4
\inst7|cpu|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~52_combout\ = ((\inst7|cpu|E_src2\(26) $ (\inst7|cpu|E_src1\(26) $ (\inst7|cpu|Add1~51\)))) # (GND)
-- \inst7|cpu|Add1~53\ = CARRY((\inst7|cpu|E_src2\(26) & (\inst7|cpu|E_src1\(26) & !\inst7|cpu|Add1~51\)) # (!\inst7|cpu|E_src2\(26) & ((\inst7|cpu|E_src1\(26)) # (!\inst7|cpu|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(26),
	datab => \inst7|cpu|E_src1\(26),
	datad => VCC,
	cin => \inst7|cpu|Add1~51\,
	combout => \inst7|cpu|Add1~52_combout\,
	cout => \inst7|cpu|Add1~53\);

-- Location: LCCOMB_X38_Y26_N6
\inst7|cpu|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~54_combout\ = (\inst7|cpu|E_src2\(27) & ((\inst7|cpu|E_src1\(27) & (!\inst7|cpu|Add1~53\)) # (!\inst7|cpu|E_src1\(27) & ((\inst7|cpu|Add1~53\) # (GND))))) # (!\inst7|cpu|E_src2\(27) & ((\inst7|cpu|E_src1\(27) & (\inst7|cpu|Add1~53\ & VCC)) 
-- # (!\inst7|cpu|E_src1\(27) & (!\inst7|cpu|Add1~53\))))
-- \inst7|cpu|Add1~55\ = CARRY((\inst7|cpu|E_src2\(27) & ((!\inst7|cpu|Add1~53\) # (!\inst7|cpu|E_src1\(27)))) # (!\inst7|cpu|E_src2\(27) & (!\inst7|cpu|E_src1\(27) & !\inst7|cpu|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(27),
	datab => \inst7|cpu|E_src1\(27),
	datad => VCC,
	cin => \inst7|cpu|Add1~53\,
	combout => \inst7|cpu|Add1~54_combout\,
	cout => \inst7|cpu|Add1~55\);

-- Location: LCCOMB_X38_Y26_N8
\inst7|cpu|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~56_combout\ = ((\inst7|cpu|E_src2\(28) $ (\inst7|cpu|E_src1\(28) $ (\inst7|cpu|Add1~55\)))) # (GND)
-- \inst7|cpu|Add1~57\ = CARRY((\inst7|cpu|E_src2\(28) & (\inst7|cpu|E_src1\(28) & !\inst7|cpu|Add1~55\)) # (!\inst7|cpu|E_src2\(28) & ((\inst7|cpu|E_src1\(28)) # (!\inst7|cpu|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(28),
	datab => \inst7|cpu|E_src1\(28),
	datad => VCC,
	cin => \inst7|cpu|Add1~55\,
	combout => \inst7|cpu|Add1~56_combout\,
	cout => \inst7|cpu|Add1~57\);

-- Location: LCCOMB_X38_Y26_N10
\inst7|cpu|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~58_combout\ = (\inst7|cpu|E_src2\(29) & ((\inst7|cpu|E_src1\(29) & (!\inst7|cpu|Add1~57\)) # (!\inst7|cpu|E_src1\(29) & ((\inst7|cpu|Add1~57\) # (GND))))) # (!\inst7|cpu|E_src2\(29) & ((\inst7|cpu|E_src1\(29) & (\inst7|cpu|Add1~57\ & VCC)) 
-- # (!\inst7|cpu|E_src1\(29) & (!\inst7|cpu|Add1~57\))))
-- \inst7|cpu|Add1~59\ = CARRY((\inst7|cpu|E_src2\(29) & ((!\inst7|cpu|Add1~57\) # (!\inst7|cpu|E_src1\(29)))) # (!\inst7|cpu|E_src2\(29) & (!\inst7|cpu|E_src1\(29) & !\inst7|cpu|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(29),
	datab => \inst7|cpu|E_src1\(29),
	datad => VCC,
	cin => \inst7|cpu|Add1~57\,
	combout => \inst7|cpu|Add1~58_combout\,
	cout => \inst7|cpu|Add1~59\);

-- Location: LCCOMB_X38_Y26_N12
\inst7|cpu|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~60_combout\ = ((\inst7|cpu|E_src1\(30) $ (\inst7|cpu|E_src2\(30) $ (\inst7|cpu|Add1~59\)))) # (GND)
-- \inst7|cpu|Add1~61\ = CARRY((\inst7|cpu|E_src1\(30) & ((!\inst7|cpu|Add1~59\) # (!\inst7|cpu|E_src2\(30)))) # (!\inst7|cpu|E_src1\(30) & (!\inst7|cpu|E_src2\(30) & !\inst7|cpu|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(30),
	datab => \inst7|cpu|E_src2\(30),
	datad => VCC,
	cin => \inst7|cpu|Add1~59\,
	combout => \inst7|cpu|Add1~60_combout\,
	cout => \inst7|cpu|Add1~61\);

-- Location: LCCOMB_X38_Y26_N14
\inst7|cpu|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~62_combout\ = (\inst7|cpu|E_arith_src1\(31) & ((\inst7|cpu|E_arith_src2\(31) & (!\inst7|cpu|Add1~61\)) # (!\inst7|cpu|E_arith_src2\(31) & (\inst7|cpu|Add1~61\ & VCC)))) # (!\inst7|cpu|E_arith_src1\(31) & ((\inst7|cpu|E_arith_src2\(31) & 
-- ((\inst7|cpu|Add1~61\) # (GND))) # (!\inst7|cpu|E_arith_src2\(31) & (!\inst7|cpu|Add1~61\))))
-- \inst7|cpu|Add1~63\ = CARRY((\inst7|cpu|E_arith_src1\(31) & (\inst7|cpu|E_arith_src2\(31) & !\inst7|cpu|Add1~61\)) # (!\inst7|cpu|E_arith_src1\(31) & ((\inst7|cpu|E_arith_src2\(31)) # (!\inst7|cpu|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_src1\(31),
	datab => \inst7|cpu|E_arith_src2\(31),
	datad => VCC,
	cin => \inst7|cpu|Add1~61\,
	combout => \inst7|cpu|Add1~62_combout\,
	cout => \inst7|cpu|Add1~63\);

-- Location: LCCOMB_X40_Y26_N0
\inst7|cpu|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~48_combout\ = ((\inst7|cpu|E_src2\(24) $ (\inst7|cpu|E_src1\(24) $ (!\inst7|cpu|Add2~47\)))) # (GND)
-- \inst7|cpu|Add2~49\ = CARRY((\inst7|cpu|E_src2\(24) & ((\inst7|cpu|E_src1\(24)) # (!\inst7|cpu|Add2~47\))) # (!\inst7|cpu|E_src2\(24) & (\inst7|cpu|E_src1\(24) & !\inst7|cpu|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(24),
	datab => \inst7|cpu|E_src1\(24),
	datad => VCC,
	cin => \inst7|cpu|Add2~47\,
	combout => \inst7|cpu|Add2~48_combout\,
	cout => \inst7|cpu|Add2~49\);

-- Location: LCCOMB_X40_Y26_N4
\inst7|cpu|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~52_combout\ = ((\inst7|cpu|E_src2\(26) $ (\inst7|cpu|E_src1\(26) $ (!\inst7|cpu|Add2~51\)))) # (GND)
-- \inst7|cpu|Add2~53\ = CARRY((\inst7|cpu|E_src2\(26) & ((\inst7|cpu|E_src1\(26)) # (!\inst7|cpu|Add2~51\))) # (!\inst7|cpu|E_src2\(26) & (\inst7|cpu|E_src1\(26) & !\inst7|cpu|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(26),
	datab => \inst7|cpu|E_src1\(26),
	datad => VCC,
	cin => \inst7|cpu|Add2~51\,
	combout => \inst7|cpu|Add2~52_combout\,
	cout => \inst7|cpu|Add2~53\);

-- Location: LCCOMB_X40_Y26_N6
\inst7|cpu|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~54_combout\ = (\inst7|cpu|E_src2\(27) & ((\inst7|cpu|E_src1\(27) & (\inst7|cpu|Add2~53\ & VCC)) # (!\inst7|cpu|E_src1\(27) & (!\inst7|cpu|Add2~53\)))) # (!\inst7|cpu|E_src2\(27) & ((\inst7|cpu|E_src1\(27) & (!\inst7|cpu|Add2~53\)) # 
-- (!\inst7|cpu|E_src1\(27) & ((\inst7|cpu|Add2~53\) # (GND)))))
-- \inst7|cpu|Add2~55\ = CARRY((\inst7|cpu|E_src2\(27) & (!\inst7|cpu|E_src1\(27) & !\inst7|cpu|Add2~53\)) # (!\inst7|cpu|E_src2\(27) & ((!\inst7|cpu|Add2~53\) # (!\inst7|cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(27),
	datab => \inst7|cpu|E_src1\(27),
	datad => VCC,
	cin => \inst7|cpu|Add2~53\,
	combout => \inst7|cpu|Add2~54_combout\,
	cout => \inst7|cpu|Add2~55\);

-- Location: LCCOMB_X40_Y26_N12
\inst7|cpu|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~60_combout\ = ((\inst7|cpu|E_src1\(30) $ (\inst7|cpu|E_src2\(30) $ (!\inst7|cpu|Add2~59\)))) # (GND)
-- \inst7|cpu|Add2~61\ = CARRY((\inst7|cpu|E_src1\(30) & ((\inst7|cpu|E_src2\(30)) # (!\inst7|cpu|Add2~59\))) # (!\inst7|cpu|E_src1\(30) & (\inst7|cpu|E_src2\(30) & !\inst7|cpu|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(30),
	datab => \inst7|cpu|E_src2\(30),
	datad => VCC,
	cin => \inst7|cpu|Add2~59\,
	combout => \inst7|cpu|Add2~60_combout\,
	cout => \inst7|cpu|Add2~61\);

-- Location: LCCOMB_X34_Y26_N6
\inst7|cpu|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_cnt[2]~9_combout\ = (\inst7|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\inst7|cpu|E_shift_rot_cnt[1]~8\))) # (!\inst7|cpu|E_shift_rot_cnt\(2) & (\inst7|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \inst7|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\inst7|cpu|E_shift_rot_cnt\(2)) # (!\inst7|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \inst7|cpu|E_shift_rot_cnt[1]~8\,
	combout => \inst7|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \inst7|cpu|E_shift_rot_cnt[2]~10\);

-- Location: LCFF_X29_Y21_N19
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCFF_X29_Y21_N17
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X27_Y21_N12
\inst7|jtag_uart|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|Add0~0_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- VCC)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (GND)))
-- \inst7|jtag_uart|Add0~1\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	combout => \inst7|jtag_uart|Add0~0_combout\,
	cout => \inst7|jtag_uart|Add0~1\);

-- Location: LCCOMB_X27_Y21_N14
\inst7|jtag_uart|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|Add0~2_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((\inst7|jtag_uart|Add0~1\) # (GND))) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & (!\inst7|jtag_uart|Add0~1\))
-- \inst7|jtag_uart|Add0~3\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # (!\inst7|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \inst7|jtag_uart|Add0~1\,
	combout => \inst7|jtag_uart|Add0~2_combout\,
	cout => \inst7|jtag_uart|Add0~3\);

-- Location: LCCOMB_X27_Y21_N16
\inst7|jtag_uart|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|Add0~4_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (!\inst7|jtag_uart|Add0~3\ & VCC)) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & (\inst7|jtag_uart|Add0~3\ $ (GND)))
-- \inst7|jtag_uart|Add0~5\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & !\inst7|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \inst7|jtag_uart|Add0~3\,
	combout => \inst7|jtag_uart|Add0~4_combout\,
	cout => \inst7|jtag_uart|Add0~5\);

-- Location: LCCOMB_X27_Y21_N18
\inst7|jtag_uart|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|Add0~6_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((\inst7|jtag_uart|Add0~5\) # (GND))) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (!\inst7|jtag_uart|Add0~5\))
-- \inst7|jtag_uart|Add0~7\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # (!\inst7|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \inst7|jtag_uart|Add0~5\,
	combout => \inst7|jtag_uart|Add0~6_combout\,
	cout => \inst7|jtag_uart|Add0~7\);

-- Location: LCCOMB_X27_Y21_N20
\inst7|jtag_uart|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|Add0~8_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\inst7|jtag_uart|Add0~7\ & VCC)) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (\inst7|jtag_uart|Add0~7\ $ (GND)))
-- \inst7|jtag_uart|Add0~9\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & !\inst7|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \inst7|jtag_uart|Add0~7\,
	combout => \inst7|jtag_uart|Add0~8_combout\,
	cout => \inst7|jtag_uart|Add0~9\);

-- Location: LCCOMB_X27_Y21_N22
\inst7|jtag_uart|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|Add0~10_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\inst7|jtag_uart|Add0~9\)) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (\inst7|jtag_uart|Add0~9\ & VCC))
-- \inst7|jtag_uart|Add0~11\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & !\inst7|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => VCC,
	cin => \inst7|jtag_uart|Add0~9\,
	combout => \inst7|jtag_uart|Add0~10_combout\,
	cout => \inst7|jtag_uart|Add0~11\);

-- Location: LCCOMB_X27_Y21_N24
\inst7|jtag_uart|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|Add0~12_combout\ = !\inst7|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst7|jtag_uart|Add0~11\,
	combout => \inst7|jtag_uart|Add0~12_combout\);

-- Location: M4K_X52_Y25
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_w:the_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|jtag_uart|fifo_wr~regout\,
	portbrewe => VCC,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|jtag_uart|fifo_wr~regout\,
	ena1 => \inst7|jtag_uart|r_val~0_combout\,
	portadatain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X28_Y21_N19
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCFF_X28_Y21_N17
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCFF_X28_Y21_N15
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCFF_X28_Y21_N13
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCFF_X28_Y21_N7
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: M4K_X26_Y26
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "nios:inst7|nios_jtag_uart:jtag_uart|nios_jtag_uart_scfifo_r:the_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|jtag_uart|wr_rfifo~combout\,
	portbrewe => VCC,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	clk1 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|jtag_uart|wr_rfifo~combout\,
	ena1 => \inst7|jtag_uart|fifo_rd~2_combout\,
	portadatain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X43_Y26_N6
\inst7|cpu|E_src2[29]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[29]~10_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(21)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst7|cpu|D_iw\(21),
	datad => \inst7|cpu|R_src2_use_imm~regout\,
	combout => \inst7|cpu|E_src2[29]~10_combout\);

-- Location: LCCOMB_X43_Y26_N18
\inst7|cpu|E_src2[27]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[27]~12_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst7|cpu|E_src2[27]~12_combout\);

-- Location: LCCOMB_X42_Y26_N6
\inst7|cpu|E_src2[26]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[26]~13_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst7|cpu|E_src2[26]~13_combout\);

-- Location: LCCOMB_X28_Y21_N6
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (GND)
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => VCC,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X28_Y21_N10
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- !\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => VCC,
	cin => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X29_Y21_N14
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ (((\inst7|jtag_uart|fifo_wr~regout\) # (VCC))))) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\inst7|jtag_uart|fifo_wr~regout\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \inst7|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X29_Y21_N16
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((VCC)))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\inst7|jtag_uart|fifo_wr~regout\)))))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (!\inst7|jtag_uart|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \inst7|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X29_Y21_N18
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) $ 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCCOMB_X28_Y21_N12
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => VCC,
	cin => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X28_Y21_N14
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & 
-- !\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => VCC,
	cin => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X28_Y21_N16
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => VCC,
	cin => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X28_Y21_N18
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	cin => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: LCFF_X41_Y26_N17
\inst7|cpu|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[29]~30_combout\,
	sdata => \inst7|cpu|E_src1\(29),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X47_Y23_N8
\inst7|uart|the_nios_uart_rx|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~6_combout\ = (\inst7|uart|the_nios_uart_rx|baud_rate_counter\(3) & (\inst7|uart|the_nios_uart_rx|Add0~5\ & VCC)) # (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(3) & (!\inst7|uart|the_nios_uart_rx|Add0~5\))
-- \inst7|uart|the_nios_uart_rx|Add0~7\ = CARRY((!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(3) & !\inst7|uart|the_nios_uart_rx|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(3),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_rx|Add0~5\,
	combout => \inst7|uart|the_nios_uart_rx|Add0~6_combout\,
	cout => \inst7|uart|the_nios_uart_rx|Add0~7\);

-- Location: LCCOMB_X47_Y23_N14
\inst7|uart|the_nios_uart_rx|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~12_combout\ = (\inst7|uart|the_nios_uart_rx|baud_rate_counter\(6) & ((GND) # (!\inst7|uart|the_nios_uart_rx|Add0~11\))) # (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(6) & (\inst7|uart|the_nios_uart_rx|Add0~11\ $ 
-- (GND)))
-- \inst7|uart|the_nios_uart_rx|Add0~13\ = CARRY((\inst7|uart|the_nios_uart_rx|baud_rate_counter\(6)) # (!\inst7|uart|the_nios_uart_rx|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(6),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_rx|Add0~11\,
	combout => \inst7|uart|the_nios_uart_rx|Add0~12_combout\,
	cout => \inst7|uart|the_nios_uart_rx|Add0~13\);

-- Location: LCCOMB_X24_Y28_N10
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout\(0) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0)) # (GND)))
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\(0) = CARRY((!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0)) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datad => VCC,
	cin => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout\(0),
	cout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\(0));

-- Location: LCCOMB_X24_Y28_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\ = !\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\);

-- Location: PIN_G5,	 I/O Standard: LVDS,	 Current Strength: Default
\inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(0),
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(1),
	differentialout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(1));

-- Location: LCFF_X28_Y24_N9
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0_regout\);

-- Location: LCFF_X31_Y15_N9
\inst7|sdram_controller|f_pop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector41~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|f_pop~regout\);

-- Location: LCFF_X28_Y18_N7
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(40));

-- Location: LCFF_X29_Y20_N13
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[29]~4_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(28));

-- Location: LCFF_X32_Y24_N9
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[31]~6_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X29_Y18_N4
\inst7|sdram_controller|pending~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~3_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6_combout\ & (\inst7|sdram_controller|active_addr\(13) & (\inst7|sdram_controller|active_addr\(12) $ 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7_combout\)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6_combout\ & (!\inst7|sdram_controller|active_addr\(13) & 
-- (\inst7|sdram_controller|active_addr\(12) $ (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6_combout\,
	datab => \inst7|sdram_controller|active_addr\(12),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7_combout\,
	datad => \inst7|sdram_controller|active_addr\(13),
	combout => \inst7|sdram_controller|pending~3_combout\);

-- Location: LCCOMB_X31_Y17_N24
\inst7|sdram_controller|pending~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~7_combout\ = (\inst7|sdram_controller|active_addr\(19) & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12_combout\ & (\inst7|sdram_controller|active_addr\(18) $ 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13_combout\)))) # (!\inst7|sdram_controller|active_addr\(19) & (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12_combout\ & 
-- (\inst7|sdram_controller|active_addr\(18) $ (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_addr\(19),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12_combout\,
	datac => \inst7|sdram_controller|active_addr\(18),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13_combout\,
	combout => \inst7|sdram_controller|pending~7_combout\);

-- Location: LCCOMB_X29_Y16_N18
\inst7|sdram_controller|WideOr10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|WideOr10~0_combout\ = (!\inst7|sdram_controller|m_state.001000000~regout\ & \inst7|sdram_controller|m_state.000000001~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_state.001000000~regout\,
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	combout => \inst7|sdram_controller|WideOr10~0_combout\);

-- Location: LCFF_X27_Y19_N11
\inst7|spi|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|Add1~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|state\(3));

-- Location: LCCOMB_X27_Y19_N30
\inst7|spi|SCLK_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|SCLK_reg~0_combout\ = (\inst7|spi|transmitting~regout\ & ((\inst7|spi|state\(4)) # ((\inst7|spi|state\(0)) # (!\inst7|spi|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|state\(4),
	datab => \inst7|spi|Equal9~0_combout\,
	datac => \inst7|spi|state\(0),
	datad => \inst7|spi|transmitting~regout\,
	combout => \inst7|spi|SCLK_reg~0_combout\);

-- Location: LCFF_X32_Y17_N25
\inst7|sdram_controller|active_addr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(7));

-- Location: LCFF_X32_Y21_N17
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[26]~14_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(25));

-- Location: LCFF_X29_Y17_N7
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(24));

-- Location: LCFF_X32_Y17_N13
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[24]~16_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(23));

-- Location: LCFF_X30_Y18_N5
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[23]~17_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(22));

-- Location: LCFF_X29_Y18_N21
\inst7|sdram_controller|active_addr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(3));

-- Location: LCFF_X29_Y17_N13
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[21]~19_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(20));

-- Location: LCFF_X29_Y18_N13
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(19));

-- Location: LCFF_X30_Y18_N3
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(17));

-- Location: LCFF_X31_Y21_N1
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|comb~1_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(16));

-- Location: LCFF_X42_Y24_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~regout\);

-- Location: LCCOMB_X31_Y15_N14
\inst7|sdram_controller|Selector41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector41~6_combout\ = (!\inst7|sdram_controller|refresh_request~regout\ & (\inst7|sdram_controller|m_state.100000000~regout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)) # 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	datab => \inst7|sdram_controller|refresh_request~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	datad => \inst7|sdram_controller|m_state.100000000~regout\,
	combout => \inst7|sdram_controller|Selector41~6_combout\);

-- Location: LCCOMB_X31_Y15_N8
\inst7|sdram_controller|Selector41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector41~7_combout\ = (\inst7|sdram_controller|Selector41~8_combout\) # (((\inst7|sdram_controller|pending~9_combout\ & \inst7|sdram_controller|Selector41~6_combout\)) # (!\inst7|sdram_controller|active_rnw~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector41~8_combout\,
	datab => \inst7|sdram_controller|pending~9_combout\,
	datac => \inst7|sdram_controller|Selector41~6_combout\,
	datad => \inst7|sdram_controller|active_rnw~2_combout\,
	combout => \inst7|sdram_controller|Selector41~7_combout\);

-- Location: LCCOMB_X32_Y21_N4
\inst7|addr_router_001|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal1~0_combout\ = (!\inst7|cpu|W_alu_result\(22) & (!\inst7|cpu|W_alu_result\(21) & (!\inst7|cpu|W_alu_result\(20) & \inst7|cpu|W_alu_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(22),
	datab => \inst7|cpu|W_alu_result\(21),
	datac => \inst7|cpu|W_alu_result\(20),
	datad => \inst7|cpu|W_alu_result\(23),
	combout => \inst7|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y24_N0
\inst7|addr_router_001|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal2~0_combout\ = (\inst7|cpu|W_alu_result\(13) & (!\inst7|cpu|W_alu_result\(9) & (!\inst7|cpu|W_alu_result\(11) & !\inst7|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(13),
	datab => \inst7|cpu|W_alu_result\(9),
	datac => \inst7|cpu|W_alu_result\(11),
	datad => \inst7|cpu|W_alu_result\(10),
	combout => \inst7|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y24_N10
\inst7|addr_router_001|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal2~1_combout\ = (\inst7|addr_router_001|Equal2~0_combout\ & !\inst7|cpu|W_alu_result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|addr_router_001|Equal2~0_combout\,
	datad => \inst7|cpu|W_alu_result\(8),
	combout => \inst7|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y15_N2
\inst7|sdram_controller|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector29~0_combout\ = (\inst7|sdram_controller|m_state.100000000~regout\ & (((!\inst7|sdram_controller|pending~8_combout\) # (!\inst7|sdram_controller|pending~10_combout\)) # (!\inst7|sdram_controller|pending~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|pending~4_combout\,
	datab => \inst7|sdram_controller|pending~10_combout\,
	datac => \inst7|sdram_controller|pending~8_combout\,
	datad => \inst7|sdram_controller|m_state.100000000~regout\,
	combout => \inst7|sdram_controller|Selector29~0_combout\);

-- Location: LCFF_X31_Y21_N11
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~regout\);

-- Location: LCFF_X30_Y17_N11
\inst7|width_adapter|address_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[16]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(16));

-- Location: LCFF_X32_Y21_N11
\inst7|width_adapter|address_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(20),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(20));

-- Location: LCFF_X32_Y21_N13
\inst7|width_adapter|address_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(21),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(21));

-- Location: LCCOMB_X30_Y15_N4
\inst7|sdram_controller|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector27~0_combout\ = (\inst7|sdram_controller|Selector31~0_combout\ & (((!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\ & !\inst7|sdram_controller|refresh_request~regout\)) # 
-- (!\inst7|sdram_controller|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst7|sdram_controller|refresh_request~regout\,
	datac => \inst7|sdram_controller|Selector31~0_combout\,
	datad => \inst7|sdram_controller|m_state.100000000~regout\,
	combout => \inst7|sdram_controller|Selector27~0_combout\);

-- Location: LCCOMB_X30_Y15_N20
\inst7|sdram_controller|Selector27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector27~5_combout\ = ((\inst7|sdram_controller|m_state.100000000~regout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\) # (\inst7|sdram_controller|refresh_request~regout\)))) # 
-- (!\inst7|sdram_controller|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst7|sdram_controller|refresh_request~regout\,
	datac => \inst7|sdram_controller|m_state.100000000~regout\,
	datad => \inst7|sdram_controller|WideOr8~0_combout\,
	combout => \inst7|sdram_controller|Selector27~5_combout\);

-- Location: LCFF_X32_Y31_N17
\inst7|sdram_controller|refresh_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(11));

-- Location: LCCOMB_X32_Y31_N6
\inst7|sdram_controller|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Equal0~1_combout\ = (!\inst7|sdram_controller|refresh_counter\(5) & (\inst7|sdram_controller|refresh_counter\(8) & (\inst7|sdram_controller|refresh_counter\(7) & !\inst7|sdram_controller|refresh_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_counter\(5),
	datab => \inst7|sdram_controller|refresh_counter\(8),
	datac => \inst7|sdram_controller|refresh_counter\(7),
	datad => \inst7|sdram_controller|refresh_counter\(6),
	combout => \inst7|sdram_controller|Equal0~1_combout\);

-- Location: LCFF_X31_Y31_N11
\inst7|sdram_controller|refresh_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Add0~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(2));

-- Location: LCFF_X35_Y20_N13
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9));

-- Location: LCFF_X35_Y20_N17
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4));

-- Location: LCCOMB_X35_Y20_N10
\inst7|uart|the_nios_uart_tx|pre_txd~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|pre_txd~2_combout\ = (!\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (\inst7|uart|the_nios_uart_tx|pre_txd~1_combout\ & (\inst7|uart|the_nios_uart_tx|pre_txd~0_combout\ & 
-- !\inst7|uart|the_nios_uart_tx|pre_txd~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \inst7|uart|the_nios_uart_tx|pre_txd~1_combout\,
	datac => \inst7|uart|the_nios_uart_tx|pre_txd~0_combout\,
	datad => \inst7|uart|the_nios_uart_tx|pre_txd~regout\,
	combout => \inst7|uart|the_nios_uart_tx|pre_txd~2_combout\);

-- Location: LCCOMB_X30_Y24_N4
\inst7|addr_router_001|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal2~3_combout\ = (\inst7|addr_router_001|Equal2~2_combout\ & (!\inst7|cpu|W_alu_result\(6) & !\inst7|cpu|W_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal2~2_combout\,
	datab => \inst7|cpu|W_alu_result\(6),
	datac => \inst7|cpu|W_alu_result\(7),
	combout => \inst7|addr_router_001|Equal2~3_combout\);

-- Location: LCFF_X41_Y23_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(0));

-- Location: LCFF_X45_Y25_N5
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: LCFF_X29_Y25_N1
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid~regout\);

-- Location: LCCOMB_X29_Y25_N0
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCFF_X28_Y25_N7
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~regout\);

-- Location: LCCOMB_X27_Y25_N24
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X27_Y25_N14
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X28_Y25_N16
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: LCFF_X35_Y17_N11
\inst7|sdram_controller|m_data[13]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector99~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[13]~_Duplicate_1_regout\);

-- Location: LCFF_X35_Y17_N7
\inst7|sdram_controller|m_data[10]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector102~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[10]~_Duplicate_1_regout\);

-- Location: LCFF_X35_Y17_N1
\inst7|sdram_controller|m_data[9]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector103~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[9]~_Duplicate_1_regout\);

-- Location: LCFF_X33_Y23_N13
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCFF_X30_Y26_N17
\inst7|data_ch1_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|read_latency_shift_reg~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCFF_X31_Y22_N29
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCCOMB_X31_Y22_N12
\inst7|cpu|av_ld_getting_data~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_getting_data~1_combout\ = (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ & (!\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0)) # (!\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\)))) # (!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ & 
-- (((!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0))) # (!\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datab => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datac => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datad => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|av_ld_getting_data~1_combout\);

-- Location: LCFF_X32_Y23_N23
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCFF_X31_Y20_N3
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCCOMB_X35_Y22_N16
\inst7|cpu|av_ld_getting_data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_getting_data~2_combout\ = (\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ & (!\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- ((!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\) # (!\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ & (((!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\)) # 
-- (!\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|av_ld_getting_data~2_combout\);

-- Location: LCCOMB_X31_Y22_N8
\inst7|rsp_xbar_mux_001|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|WideOr1~0_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0)) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0)) # 
-- (\inst7|data_clk_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datad => \inst7|data_clk_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCFF_X34_Y26_N17
\inst7|cpu_data_master_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_data_master_translator|end_begintransfer~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_data_master_translator|end_begintransfer~regout\);

-- Location: LCFF_X31_Y23_N9
\inst7|data_ch9_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9_s1_translator|wait_latency_counter~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|wait_latency_counter\(1));

-- Location: LCFF_X31_Y23_N11
\inst7|data_ch9_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9_s1_translator|wait_latency_counter~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X31_Y23_N12
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = \inst7|data_clk_s1_translator|wait_latency_counter\(0) $ (((!\inst7|cpu_data_master_translator|write_accepted~regout\ & 
-- (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|data_clk_s1_translator|wait_latency_counter\(0),
	datac => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X30_Y26_N4
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (!\inst7|cpu|W_alu_result\(5) & (\inst7|cpu|W_alu_result\(6) & !\inst7|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(5),
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X31_Y23_N14
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & (\inst7|addr_router_001|Equal4~0_combout\ & 
-- (!\inst7|data_clk_s1_translator|wait_latency_counter\(1) & \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datab => \inst7|addr_router_001|Equal4~0_combout\,
	datac => \inst7|data_clk_s1_translator|wait_latency_counter\(1),
	datad => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X33_Y23_N16
\inst7|data_ctr_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|read_latency_shift_reg~2_combout\ = (!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \inst7|data_ctr_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCFF_X33_Y23_N21
\inst7|data_ctr_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr_s1_translator|wait_latency_counter~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X31_Y21_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ = (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_byteenable\(1)) # (\inst7|cpu|d_byteenable\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|cpu|d_byteenable\(1),
	datad => \inst7|cpu|d_byteenable\(0),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\);

-- Location: LCCOMB_X30_Y26_N10
\inst7|data_ch1_s1_translator|av_waitrequest_generated~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_waitrequest_generated~0_combout\ = ((\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((\inst7|cpu|W_alu_result\(4)) # (!\inst7|cpu|W_alu_result\(6)))) # (!\inst7|cpu|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(5),
	datab => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|data_ch1_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X30_Y26_N6
\inst7|data_ch1_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|read_latency_shift_reg~0_combout\ = (!\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \inst7|data_ch1_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X31_Y20_N24
\inst7|cmd_xbar_demux_001|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|sink_ready~0_combout\ = (!\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|uart_s1_translator|wait_latency_counter\(1) & (!\inst7|cpu|W_alu_result\(6) & \inst7|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|uart_s1_translator|wait_latency_counter\(1),
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X32_Y20_N12
\inst7|cmd_xbar_demux_001|sink_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|sink_ready~1_combout\ = (\inst7|uart_s1_translator|wait_latency_counter\(0) & (\inst7|cmd_xbar_demux_001|sink_ready~0_combout\ & (\inst7|uart_s1_translator|waitrequest_reset_override~regout\ & 
-- \inst7|addr_router_001|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|wait_latency_counter\(0),
	datab => \inst7|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	datad => \inst7|addr_router_001|Equal4~0_combout\,
	combout => \inst7|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X31_Y24_N20
\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\inst7|jtag_uart|av_waitrequest~regout\ & (\inst7|cpu|W_alu_result\(12) & (!\inst7|cpu|W_alu_result\(8) & 
-- !\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|av_waitrequest~regout\,
	datab => \inst7|cpu|W_alu_result\(12),
	datac => \inst7|cpu|W_alu_result\(8),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X31_Y24_N6
\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & (\inst7|addr_router_001|Equal2~0_combout\ & (\inst7|addr_router_001|Equal8~1_combout\ & 
-- \inst7|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \inst7|addr_router_001|Equal2~0_combout\,
	datac => \inst7|addr_router_001|Equal8~1_combout\,
	datad => \inst7|addr_router_001|Equal1~2_combout\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X32_Y24_N16
\inst7|cmd_xbar_demux_001|sink_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\inst7|cpu|W_alu_result\(13) & (\inst7|cpu|W_alu_result\(12) & !\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(13),
	datac => \inst7|cpu|W_alu_result\(12),
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X32_Y24_N18
\inst7|cmd_xbar_demux_001|sink_ready~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|sink_ready~3_combout\ = (\inst7|cmd_xbar_demux_001|sink_ready~2_combout\ & (\inst7|cmd_xbar_mux|saved_grant\(1) & (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- \inst7|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux_001|sink_ready~2_combout\,
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \inst7|addr_router_001|Equal1~2_combout\,
	combout => \inst7|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X32_Y25_N0
\inst7|cmd_xbar_demux_001|sink_ready~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|sink_ready~4_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\ & 
-- !\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X31_Y24_N8
\inst7|cmd_xbar_demux_001|WideOr0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|WideOr0~3_combout\ = (\inst7|cmd_xbar_demux_001|sink_ready~3_combout\) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\) # ((\inst7|addr_router_001|Equal1~3_combout\ & 
-- \inst7|cmd_xbar_demux_001|sink_ready~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal1~3_combout\,
	datab => \inst7|cmd_xbar_demux_001|sink_ready~3_combout\,
	datac => \inst7|cmd_xbar_demux_001|sink_ready~4_combout\,
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	combout => \inst7|cmd_xbar_demux_001|WideOr0~3_combout\);

-- Location: LCFF_X32_Y20_N23
\inst7|spi_spi_control_port_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|wait_latency_counter~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X32_Y20_N2
\inst7|cmd_xbar_demux_001|WideOr0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|WideOr0~4_combout\ = (\inst7|cmd_xbar_demux_001|sink_ready~1_combout\) # ((\inst7|cmd_xbar_demux_001|WideOr0~3_combout\) # ((\inst7|spi|p1_wr_strobe~2_combout\ & 
-- !\inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \inst7|spi|p1_wr_strobe~2_combout\,
	datac => \inst7|cmd_xbar_demux_001|WideOr0~3_combout\,
	datad => \inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\,
	combout => \inst7|cmd_xbar_demux_001|WideOr0~4_combout\);

-- Location: LCCOMB_X34_Y26_N20
\inst7|cpu_data_master_translator|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|av_waitrequest~0_combout\ = (\inst7|cpu_data_master_translator|write_accepted~regout\) # ((\inst7|cpu_data_master_translator|end_begintransfer~regout\ & (\inst7|cmd_xbar_demux_001|WideOr0~5_combout\ & 
-- \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|end_begintransfer~regout\,
	datab => \inst7|cmd_xbar_demux_001|WideOr0~5_combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \inst7|cpu_data_master_translator|write_accepted~regout\,
	combout => \inst7|cpu_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X34_Y26_N24
\inst7|cpu_data_master_translator|write_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|write_accepted~0_combout\ = (\inst7|cmd_xbar_demux_001|WideOr0~5_combout\ & \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_demux_001|WideOr0~5_combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \inst7|cpu_data_master_translator|write_accepted~0_combout\);

-- Location: LCFF_X41_Y25_N29
\inst7|cpu|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[5]~14_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(5));

-- Location: LCCOMB_X41_Y28_N12
\inst7|cpu|E_arith_result[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[13]~0_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~26_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add2~26_combout\,
	datab => \inst7|cpu|Add1~26_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[13]~0_combout\);

-- Location: LCCOMB_X37_Y27_N30
\inst7|cpu|E_logic_result[23]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[23]~5_combout\ = (\inst7|cpu|E_src2\(23) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|E_src1\(23) & \inst7|cpu|R_logic_op\(0)))))) # (!\inst7|cpu|E_src2\(23) & ((\inst7|cpu|R_logic_op\(1) & (\inst7|cpu|E_src1\(23))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|E_src1\(23) & !\inst7|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(23),
	datab => \inst7|cpu|R_logic_op\(1),
	datac => \inst7|cpu|E_src1\(23),
	datad => \inst7|cpu|R_logic_op\(0),
	combout => \inst7|cpu|E_logic_result[23]~5_combout\);

-- Location: LCFF_X42_Y26_N23
\inst7|cpu|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[15]~15_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(15));

-- Location: LCFF_X43_Y25_N25
\inst7|cpu|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[14]~16_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(14));

-- Location: LCCOMB_X45_Y27_N16
\inst7|cpu|E_arith_result[23]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[23]~2_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~46_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~46_combout\,
	datab => \inst7|cpu|Add2~46_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[23]~2_combout\);

-- Location: LCCOMB_X37_Y27_N4
\inst7|cpu|E_logic_result[20]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[20]~8_combout\ = (\inst7|cpu|E_src1\(20) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|E_src2\(20) & \inst7|cpu|R_logic_op\(0)))))) # (!\inst7|cpu|E_src1\(20) & ((\inst7|cpu|R_logic_op\(1) & (\inst7|cpu|E_src2\(20))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|E_src2\(20) & !\inst7|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(20),
	datab => \inst7|cpu|R_logic_op\(1),
	datac => \inst7|cpu|E_src2\(20),
	datad => \inst7|cpu|R_logic_op\(0),
	combout => \inst7|cpu|E_logic_result[20]~8_combout\);

-- Location: LCCOMB_X36_Y27_N4
\inst7|cpu|E_logic_result[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[15]~13_combout\ = (\inst7|cpu|E_src1\(15) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(15)))))) # (!\inst7|cpu|E_src1\(15) & ((\inst7|cpu|E_src2\(15) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src2\(15) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(15),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src2\(15),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[15]~13_combout\);

-- Location: LCCOMB_X36_Y27_N30
\inst7|cpu|E_logic_result[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[14]~14_combout\ = (\inst7|cpu|E_src2\(14) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(14)))))) # (!\inst7|cpu|E_src2\(14) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(14)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(14),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|R_logic_op\(1),
	datad => \inst7|cpu|E_src1\(14),
	combout => \inst7|cpu|E_logic_result[14]~14_combout\);

-- Location: LCCOMB_X41_Y28_N0
\inst7|cpu|E_arith_result[11]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[11]~4_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~22_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|Add1~22_combout\,
	datac => \inst7|cpu|Add2~22_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[11]~4_combout\);

-- Location: LCCOMB_X42_Y25_N12
\inst7|cpu|E_logic_result[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[10]~16_combout\ = (\inst7|cpu|E_src1\(10) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(10)))))) # (!\inst7|cpu|E_src1\(10) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src2\(10)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(10),
	datab => \inst7|cpu|R_logic_op\(1),
	datac => \inst7|cpu|R_logic_op\(0),
	datad => \inst7|cpu|E_src2\(10),
	combout => \inst7|cpu|E_logic_result[10]~16_combout\);

-- Location: LCCOMB_X31_Y21_N10
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~0_combout\ = \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~regout\ $ 
-- (((!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~0_combout\);

-- Location: LCCOMB_X30_Y15_N12
\inst7|sdram_controller|Selector33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector33~1_combout\ = (!\inst7|sdram_controller|m_state.010000000~regout\ & ((!\inst7|sdram_controller|refresh_request~regout\) # (!\inst7|sdram_controller|m_state.100000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_state.100000000~regout\,
	datac => \inst7|sdram_controller|m_state.010000000~regout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|Selector33~1_combout\);

-- Location: LCFF_X29_Y16_N29
\inst7|sdram_controller|m_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector39~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_count\(0));

-- Location: LCCOMB_X29_Y16_N30
\inst7|sdram_controller|Selector38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector38~1_combout\ = (\inst7|sdram_controller|m_count\(1) & (\inst7|sdram_controller|m_count\(0) & ((\inst7|sdram_controller|m_state.000000100~regout\) # (\inst7|sdram_controller|m_state.000100000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_count\(1),
	datab => \inst7|sdram_controller|m_count\(0),
	datac => \inst7|sdram_controller|m_state.000000100~regout\,
	datad => \inst7|sdram_controller|m_state.000100000~regout\,
	combout => \inst7|sdram_controller|Selector38~1_combout\);

-- Location: LCCOMB_X29_Y16_N24
\inst7|sdram_controller|Selector38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector38~2_combout\ = (\inst7|sdram_controller|m_state.010000000~regout\) # ((\inst7|sdram_controller|Selector38~1_combout\) # ((\inst7|sdram_controller|m_state.000001000~regout\ & \inst7|sdram_controller|m_next~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.010000000~regout\,
	datab => \inst7|sdram_controller|Selector38~1_combout\,
	datac => \inst7|sdram_controller|m_state.000001000~regout\,
	datad => \inst7|sdram_controller|m_next~19_combout\,
	combout => \inst7|sdram_controller|Selector38~2_combout\);

-- Location: LCFF_X32_Y16_N11
\inst7|sdram_controller|i_next.101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector17~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_next.101~regout\);

-- Location: LCFF_X32_Y31_N5
\inst7|sdram_controller|i_next.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|i_next.000~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_next.000~regout\);

-- Location: LCCOMB_X32_Y31_N16
\inst7|sdram_controller|refresh_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter~1_combout\ = (\inst7|sdram_controller|Add0~22_combout\ & !\inst7|sdram_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|Add0~22_combout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_counter~1_combout\);

-- Location: LCFF_X33_Y16_N7
\inst7|sdram_controller|i_next.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector16~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_next.010~regout\);

-- Location: LCFF_X27_Y20_N25
\inst7|uart|the_nios_uart_tx|baud_clk_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|Equal0~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|baud_clk_en~regout\);

-- Location: LCCOMB_X35_Y20_N12
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\) # ((!\inst7|uart|the_nios_uart_tx|baud_clk_en~regout\ & 
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_clk_en~regout\,
	datab => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datac => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\);

-- Location: LCFF_X36_Y20_N17
\inst7|uart|the_nios_uart_regs|tx_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|tx_data\(3));

-- Location: LCCOMB_X35_Y20_N16
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & (\inst7|uart|the_nios_uart_regs|tx_data\(3))) # 
-- (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & ((\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|tx_data\(3),
	datab => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\);

-- Location: LCFF_X31_Y20_N21
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X46_Y27_N26
\inst7|cpu|D_ctrl_alu_force_xor~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_force_xor~5_combout\ = (\inst7|cpu|D_iw\(5) & ((\inst7|cpu|D_iw\(16) & ((!\inst7|cpu|D_iw\(15)))) # (!\inst7|cpu|D_iw\(16) & (\inst7|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|D_iw\(16),
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X35_Y27_N8
\inst7|cpu|D_ctrl_alu_force_xor~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_force_xor~6_combout\ = (\inst7|cpu|Equal2~0_combout\ & ((\inst7|cpu|D_iw\(2)) # ((\inst7|cpu|Equal101~0_combout\ & \inst7|cpu|D_ctrl_alu_force_xor~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal2~0_combout\,
	datab => \inst7|cpu|Equal101~0_combout\,
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|D_ctrl_alu_force_xor~5_combout\,
	combout => \inst7|cpu|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X45_Y23_N22
\inst7|cpu|D_ctrl_alu_force_xor~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_force_xor~7_combout\ = (\inst7|cpu|Equal2~2_combout\) # ((\inst7|cpu|D_iw\(5) & (\inst7|cpu|Equal2~3_combout\)) # (!\inst7|cpu|D_iw\(5) & ((\inst7|cpu|Equal2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|Equal2~2_combout\,
	datac => \inst7|cpu|Equal2~3_combout\,
	datad => \inst7|cpu|Equal2~4_combout\,
	combout => \inst7|cpu|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X35_Y27_N18
\inst7|cpu|D_ctrl_alu_force_xor~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_force_xor~8_combout\ = (\inst7|cpu|D_ctrl_alu_force_xor~9_combout\) # ((\inst7|cpu|D_ctrl_alu_force_xor~6_combout\) # ((!\inst7|cpu|D_iw\(2) & \inst7|cpu|D_ctrl_alu_force_xor~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_alu_force_xor~9_combout\,
	datab => \inst7|cpu|D_ctrl_alu_force_xor~6_combout\,
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|D_ctrl_alu_force_xor~7_combout\,
	combout => \inst7|cpu|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X45_Y26_N20
\inst7|cpu|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~6_combout\ = (\inst7|cpu|D_iw\(1) & (!\inst7|cpu|D_iw\(3) & (!\inst7|cpu|D_iw\(0) & \inst7|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(1),
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|Equal2~6_combout\);

-- Location: LCCOMB_X45_Y23_N20
\inst7|cpu|D_ctrl_br_cmp~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_br_cmp~0_combout\ = (\inst7|cpu|D_iw\(5) & ((\inst7|cpu|Equal2~3_combout\) # ((\inst7|cpu|Equal101~0_combout\ & \inst7|cpu|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|Equal101~0_combout\,
	datac => \inst7|cpu|Equal2~3_combout\,
	datad => \inst7|cpu|Equal2~0_combout\,
	combout => \inst7|cpu|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X46_Y26_N18
\inst7|cpu|Equal101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal101~2_combout\ = (\inst7|cpu|D_iw\(16) & (!\inst7|cpu|D_iw\(11) & !\inst7|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(16),
	datac => \inst7|cpu|D_iw\(11),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|Equal101~2_combout\);

-- Location: LCFF_X47_Y27_N1
\inst7|cpu|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_wr_dst_reg~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_wr_dst_reg~regout\);

-- Location: LCCOMB_X47_Y27_N26
\inst7|cpu|W_rf_wren\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wren~combout\ = ((\inst7|cpu|W_valid~regout\ & \inst7|cpu|R_wr_dst_reg~regout\)) # (!\inst7|rst_controller|r_sync_rst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|rst_controller|r_sync_rst~regout\,
	datac => \inst7|cpu|W_valid~regout\,
	datad => \inst7|cpu|R_wr_dst_reg~regout\,
	combout => \inst7|cpu|W_rf_wren~combout\);

-- Location: LCFF_X38_Y22_N9
\inst7|cpu|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte0_data_nxt[2]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X40_Y21_N28
\inst7|rsp_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~0_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(4) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCFF_X38_Y25_N17
\inst7|cpu|W_ipending_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_ipending_reg_nxt[0]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_ipending_reg\(0));

-- Location: LCCOMB_X38_Y25_N10
\inst7|cpu|D_iw[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_iw[24]~0_combout\ = (!\inst7|cpu|W_ipending_reg\(0) & (!\inst7|cpu|W_ipending_reg\(1) & (!\inst7|cpu|W_ipending_reg\(2) & !\inst7|cpu|W_ipending_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_ipending_reg\(0),
	datab => \inst7|cpu|W_ipending_reg\(1),
	datac => \inst7|cpu|W_ipending_reg\(2),
	datad => \inst7|cpu|W_ipending_reg\(3),
	combout => \inst7|cpu|D_iw[24]~0_combout\);

-- Location: LCFF_X36_Y25_N13
\inst7|cpu|hbreak_pending\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|hbreak_pending_nxt~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|hbreak_pending~regout\);

-- Location: LCCOMB_X35_Y23_N10
\inst7|rsp_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~1_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(3) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCFF_X40_Y23_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(1));

-- Location: LCFF_X43_Y24_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X41_Y23_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(0) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(0),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCFF_X45_Y25_N23
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X45_Y25_N24
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~regout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X45_Y25_N4
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCFF_X29_Y25_N29
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~regout\);

-- Location: LCFF_X46_Y25_N13
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X27_Y25_N10
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X28_Y25_N8
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(0),
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X28_Y25_N6
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCFF_X32_Y17_N11
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[15]~22_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(15));

-- Location: LCFF_X32_Y17_N21
\inst7|sdram_controller|active_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(15));

-- Location: LCFF_X32_Y17_N1
\inst7|sdram_controller|active_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(12));

-- Location: LCFF_X34_Y18_N17
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[10]~27_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(10));

-- Location: LCFF_X33_Y17_N17
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(6));

-- Location: LCFF_X34_Y17_N25
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(5));

-- Location: LCFF_X34_Y17_N23
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[4]~33_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(4));

-- Location: LCFF_X34_Y17_N21
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[3]~34_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(3));

-- Location: LCFF_X30_Y18_N19
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(2));

-- Location: LCFF_X30_Y20_N9
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[1]~36_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(1));

-- Location: LCFF_X30_Y20_N19
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[0]~37_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(0));

-- Location: LCFF_X31_Y24_N25
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X32_Y23_N11
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X33_Y23_N29
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X33_Y23_N28
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\)))) # (!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu_data_master_translator|write_accepted~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X33_Y23_N12
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # 
-- (!\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\))) # 
-- (!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\);

-- Location: LCCOMB_X30_Y26_N16
\inst7|data_ch1_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|read_latency_shift_reg~2_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg~0_combout\ & (\inst7|addr_router_001|Equal6~0_combout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & 
-- \inst7|data_ch1_s1_translator|wait_latency_counter[1]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \inst7|addr_router_001|Equal6~0_combout\,
	datac => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst7|data_ch1_s1_translator|wait_latency_counter[1]~4_combout\,
	combout => \inst7|data_ch1_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCFF_X30_Y26_N25
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X30_Y26_N24
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\)))) # (!\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu_data_master_translator|write_accepted~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X31_Y22_N28
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # 
-- (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\))) # 
-- (!\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\);

-- Location: LCFF_X32_Y23_N21
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X32_Y23_N20
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\)))) # (!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu_data_master_translator|write_accepted~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datac => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X32_Y23_N22
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ = (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\))))) # 
-- (!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\);

-- Location: LCFF_X31_Y20_N13
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X31_Y20_N12
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\)))) # (!\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\ & ((\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X31_Y20_N2
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ = (\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\))))) # (!\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\);

-- Location: LCFF_X41_Y28_N21
\inst7|cpu|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc_no_crst_nxt[11]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(11));

-- Location: LCCOMB_X42_Y27_N28
\inst7|addr_router|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router|Equal1~2_combout\ = (!\inst7|cpu|F_pc\(16) & (!\inst7|cpu|F_pc\(15) & (!\inst7|cpu|F_pc\(14) & !\inst7|cpu|F_pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(16),
	datab => \inst7|cpu|F_pc\(15),
	datac => \inst7|cpu|F_pc\(14),
	datad => \inst7|cpu|F_pc\(13),
	combout => \inst7|addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X31_Y25_N20
\inst7|cmd_xbar_mux|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_valid~0_combout\ = (!\inst7|cpu|i_read~regout\ & (!\inst7|cpu_instruction_master_translator|read_accepted~regout\ & (\inst7|cmd_xbar_mux|saved_grant\(0) & !\inst7|addr_router|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|i_read~regout\,
	datab => \inst7|cpu_instruction_master_translator|read_accepted~regout\,
	datac => \inst7|cmd_xbar_mux|saved_grant\(0),
	datad => \inst7|addr_router|Equal1~3_combout\,
	combout => \inst7|cmd_xbar_mux|src_valid~0_combout\);

-- Location: LCCOMB_X31_Y25_N2
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(0) & (!\inst7|cpu_instruction_master_translator|read_accepted~regout\ & !\inst7|cpu|i_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cpu_instruction_master_translator|read_accepted~regout\,
	datac => \inst7|cpu|i_read~regout\,
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X31_Y25_N28
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\inst7|cmd_xbar_mux|WideOr1~combout\ & ((\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # 
-- ((\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X31_Y25_N24
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (!\inst7|cpu|i_read~regout\ & (!\inst7|cpu_instruction_master_translator|read_accepted~regout\ & \inst7|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|i_read~regout\,
	datab => \inst7|cpu_instruction_master_translator|read_accepted~regout\,
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCFF_X32_Y18_N7
\inst7|width_adapter|endofpacket_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|endofpacket_reg~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|endofpacket_reg~regout\);

-- Location: LCCOMB_X40_Y19_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0) & 
-- (((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(0),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout\);

-- Location: LCCOMB_X34_Y26_N16
\inst7|cpu_data_master_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|end_begintransfer~0_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (((!\inst7|cmd_xbar_demux_001|WideOr0~5_combout\)) # 
-- (!\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\))) # (!\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst7|cpu_data_master_translator|end_begintransfer~regout\ & 
-- ((!\inst7|cmd_xbar_demux_001|WideOr0~5_combout\) # (!\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datac => \inst7|cpu_data_master_translator|end_begintransfer~regout\,
	datad => \inst7|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \inst7|cpu_data_master_translator|end_begintransfer~0_combout\);

-- Location: LCCOMB_X31_Y23_N0
\inst7|data_ch9_s1_translator|wait_latency_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator|wait_latency_counter[1]~0_combout\ = (\inst7|addr_router_001|Equal7~0_combout\ & (\inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst7|cpu|W_alu_result\(5) & 
-- !\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal7~0_combout\,
	datab => \inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst7|cpu|W_alu_result\(5),
	datad => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|data_ch9_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X31_Y23_N2
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst7|addr_router_001|Equal7~0_combout\ & (\inst7|cpu|W_alu_result\(5) & (\inst7|cpu_data_master_translator|uav_write~0_combout\ & 
-- !\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal7~0_combout\,
	datab => \inst7|cpu|W_alu_result\(5),
	datac => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X31_Y23_N8
\inst7|data_ch9_s1_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator|wait_latency_counter~1_combout\ = (\inst7|data_ch9_s1_translator|wait_latency_counter[1]~0_combout\ & ((\inst7|data_ch9_s1_translator|wait_latency_counter\(0) & 
-- (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & !\inst7|data_ch9_s1_translator|wait_latency_counter\(1))) # (!\inst7|data_ch9_s1_translator|wait_latency_counter\(0) & 
-- ((\inst7|data_ch9_s1_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator|wait_latency_counter\(0),
	datab => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst7|data_ch9_s1_translator|wait_latency_counter\(1),
	datad => \inst7|data_ch9_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst7|data_ch9_s1_translator|wait_latency_counter~1_combout\);

-- Location: LCCOMB_X31_Y23_N10
\inst7|data_ch9_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator|wait_latency_counter~2_combout\ = (!\inst7|data_ch9_s1_translator|wait_latency_counter\(0) & (\inst7|data_ch9_s1_translator|wait_latency_counter[1]~0_combout\ & ((\inst7|data_ch9_s1_translator|wait_latency_counter\(1)) # 
-- (!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator|wait_latency_counter\(1),
	datab => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst7|data_ch9_s1_translator|wait_latency_counter\(0),
	datad => \inst7|data_ch9_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \inst7|data_ch9_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X33_Y23_N24
\inst7|data_ctr_s1_translator|av_waitrequest_generated~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|av_waitrequest_generated~0_combout\ = \inst7|data_ctr_s1_translator|wait_latency_counter\(0) $ (((!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|addr_router_001|Equal5~1_combout\ 
-- & \inst7|cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|wait_latency_counter\(0),
	datab => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|addr_router_001|Equal5~1_combout\,
	datad => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	combout => \inst7|data_ctr_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X33_Y23_N10
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\inst7|data_ctr_s1_translator|av_waitrequest_generated~0_combout\ & (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ & 
-- (\inst7|addr_router_001|Equal5~1_combout\ & !\inst7|data_ctr_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\,
	datac => \inst7|addr_router_001|Equal5~1_combout\,
	datad => \inst7|data_ctr_s1_translator|wait_latency_counter\(1),
	combout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X33_Y23_N20
\inst7|data_ctr_s1_translator|wait_latency_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|wait_latency_counter~5_combout\ = (\inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- (!\inst7|data_ctr_s1_translator|wait_latency_counter\(0) & !\inst7|data_ctr_s1_translator|wait_latency_counter[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst7|data_ctr_s1_translator|wait_latency_counter\(0),
	datad => \inst7|data_ctr_s1_translator|wait_latency_counter[0]~4_combout\,
	combout => \inst7|data_ctr_s1_translator|wait_latency_counter~5_combout\);

-- Location: LCFF_X32_Y25_N13
\inst7|cmd_xbar_mux_001|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux_001|packet_in_progress~regout\);

-- Location: LCCOMB_X32_Y25_N10
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X32_Y20_N22
\inst7|spi_spi_control_port_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|wait_latency_counter~2_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst7|uart_s1_translator|waitrequest_reset_override~regout\ & 
-- (!\inst7|spi_spi_control_port_translator|wait_latency_counter\(0) & \inst7|spi|p1_wr_strobe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	datac => \inst7|spi_spi_control_port_translator|wait_latency_counter\(0),
	datad => \inst7|spi|p1_wr_strobe~2_combout\,
	combout => \inst7|spi_spi_control_port_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X41_Y25_N28
\inst7|cpu|R_src2_lo[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[5]~14_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(11)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_lo~0_combout\,
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst7|cpu|D_iw\(11),
	combout => \inst7|cpu|R_src2_lo[5]~14_combout\);

-- Location: LCCOMB_X42_Y26_N22
\inst7|cpu|R_src2_lo[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[15]~15_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst7|cpu|R_src2_lo~0_combout\,
	combout => \inst7|cpu|R_src2_lo[15]~15_combout\);

-- Location: LCCOMB_X43_Y25_N24
\inst7|cpu|R_src2_lo[14]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[14]~16_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(20))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(20),
	datab => \inst7|cpu|R_src2_lo~0_combout\,
	datac => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst7|cpu|R_src2_lo[14]~16_combout\);

-- Location: LCCOMB_X37_Y27_N24
\inst7|cpu|E_shift_rot_result_nxt[23]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[23]~5_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(24)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(22),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(24),
	combout => \inst7|cpu|E_shift_rot_result_nxt[23]~5_combout\);

-- Location: LCCOMB_X29_Y16_N6
\inst7|sdram_controller|Selector39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector39~1_combout\ = (\inst7|sdram_controller|m_count\(0) & ((\inst7|sdram_controller|m_state.000000001~regout\) # ((!\inst7|sdram_controller|init_done~regout\) # (!\inst7|sdram_controller|refresh_request~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|m_count\(0),
	datac => \inst7|sdram_controller|refresh_request~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector39~1_combout\);

-- Location: LCCOMB_X29_Y16_N8
\inst7|sdram_controller|Selector39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector39~2_combout\ = (!\inst7|sdram_controller|m_state.000100000~regout\ & ((!\inst7|sdram_controller|m_state.000000100~regout\) # (!\inst7|sdram_controller|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_count\(1),
	datab => \inst7|sdram_controller|m_state.000100000~regout\,
	datac => \inst7|sdram_controller|m_state.000000100~regout\,
	combout => \inst7|sdram_controller|Selector39~2_combout\);

-- Location: LCCOMB_X29_Y16_N2
\inst7|sdram_controller|Selector39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector39~3_combout\ = (\inst7|sdram_controller|Selector39~1_combout\ & (\inst7|sdram_controller|Selector39~2_combout\ & ((!\inst7|sdram_controller|m_next~19_combout\) # (!\inst7|sdram_controller|m_state.000001000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector39~1_combout\,
	datab => \inst7|sdram_controller|Selector39~2_combout\,
	datac => \inst7|sdram_controller|m_state.000001000~regout\,
	datad => \inst7|sdram_controller|m_next~19_combout\,
	combout => \inst7|sdram_controller|Selector39~3_combout\);

-- Location: LCCOMB_X29_Y16_N20
\inst7|sdram_controller|Selector39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector39~4_combout\ = (\inst7|sdram_controller|m_count\(1) & (((!\inst7|sdram_controller|m_state.000000100~regout\ & !\inst7|sdram_controller|m_state.000100000~regout\)) # (!\inst7|sdram_controller|m_count\(0)))) # 
-- (!\inst7|sdram_controller|m_count\(1) & (((!\inst7|sdram_controller|m_state.000000100~regout\ & !\inst7|sdram_controller|m_state.000100000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_count\(1),
	datab => \inst7|sdram_controller|m_count\(0),
	datac => \inst7|sdram_controller|m_state.000000100~regout\,
	datad => \inst7|sdram_controller|m_state.000100000~regout\,
	combout => \inst7|sdram_controller|Selector39~4_combout\);

-- Location: LCCOMB_X29_Y16_N28
\inst7|sdram_controller|Selector39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector39~5_combout\ = (\inst7|sdram_controller|Selector39~3_combout\) # ((\inst7|sdram_controller|Selector39~4_combout\ & (\inst7|sdram_controller|Selector39~0_combout\ & \inst7|sdram_controller|WideOr10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector39~4_combout\,
	datab => \inst7|sdram_controller|Selector39~3_combout\,
	datac => \inst7|sdram_controller|Selector39~0_combout\,
	datad => \inst7|sdram_controller|WideOr10~0_combout\,
	combout => \inst7|sdram_controller|Selector39~5_combout\);

-- Location: LCCOMB_X32_Y16_N10
\inst7|sdram_controller|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector17~0_combout\ = (\inst7|sdram_controller|i_state.111~regout\) # ((\inst7|sdram_controller|i_next.101~regout\ & ((\inst7|sdram_controller|i_state.101~regout\) # (!\inst7|sdram_controller|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.101~regout\,
	datab => \inst7|sdram_controller|i_state.111~regout\,
	datac => \inst7|sdram_controller|i_next.101~regout\,
	datad => \inst7|sdram_controller|WideOr6~0_combout\,
	combout => \inst7|sdram_controller|Selector17~0_combout\);

-- Location: LCFF_X33_Y16_N11
\inst7|sdram_controller|i_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|i_count[0]~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_count\(0));

-- Location: LCCOMB_X32_Y31_N4
\inst7|sdram_controller|i_next.000~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|i_next.000~0_combout\ = (\inst7|sdram_controller|i_next.000~regout\) # ((!\inst7|sdram_controller|i_state.101~regout\ & (!\inst7|sdram_controller|i_state.011~regout\ & \inst7|sdram_controller|i_state.000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.101~regout\,
	datab => \inst7|sdram_controller|i_state.011~regout\,
	datac => \inst7|sdram_controller|i_next.000~regout\,
	datad => \inst7|sdram_controller|i_state.000~regout\,
	combout => \inst7|sdram_controller|i_next.000~0_combout\);

-- Location: LCCOMB_X33_Y16_N26
\inst7|sdram_controller|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector16~0_combout\ = (\inst7|sdram_controller|i_next.010~regout\ & (((\inst7|sdram_controller|i_state.101~regout\) # (\inst7|sdram_controller|i_state.011~regout\)) # (!\inst7|sdram_controller|i_state.000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_next.010~regout\,
	datab => \inst7|sdram_controller|i_state.000~regout\,
	datac => \inst7|sdram_controller|i_state.101~regout\,
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|Selector16~0_combout\);

-- Location: LCCOMB_X33_Y16_N6
\inst7|sdram_controller|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector16~1_combout\ = (\inst7|sdram_controller|i_state.001~regout\) # ((\inst7|sdram_controller|Selector16~0_combout\) # ((\inst7|sdram_controller|i_state.010~regout\ & !\inst7|sdram_controller|Selector18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.001~regout\,
	datab => \inst7|sdram_controller|Selector16~0_combout\,
	datac => \inst7|sdram_controller|i_state.010~regout\,
	datad => \inst7|sdram_controller|Selector18~0_combout\,
	combout => \inst7|sdram_controller|Selector16~1_combout\);

-- Location: LCCOMB_X27_Y20_N2
\inst7|uart|the_nios_uart_tx|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|Equal0~0_combout\ = (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(2) & (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(3) & (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(1) & 
-- !\inst7|uart|the_nios_uart_tx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(2),
	datab => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(3),
	datac => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(1),
	datad => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(0),
	combout => \inst7|uart|the_nios_uart_tx|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y20_N28
\inst7|uart|the_nios_uart_tx|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|Equal0~1_combout\ = (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(7) & (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(4) & (!\inst7|uart|the_nios_uart_tx|baud_rate_counter\(5) & 
-- !\inst7|uart|the_nios_uart_tx|baud_rate_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(7),
	datab => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(4),
	datac => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(5),
	datad => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(6),
	combout => \inst7|uart|the_nios_uart_tx|Equal0~1_combout\);

-- Location: LCCOMB_X27_Y20_N24
\inst7|uart|the_nios_uart_tx|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|Equal0~2_combout\ = (\inst7|uart|the_nios_uart_tx|Equal0~1_combout\ & (\inst7|uart|the_nios_uart_tx|Equal0~0_combout\ & !\inst7|uart|the_nios_uart_tx|baud_rate_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|Equal0~1_combout\,
	datac => \inst7|uart|the_nios_uart_tx|Equal0~0_combout\,
	datad => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(8),
	combout => \inst7|uart|the_nios_uart_tx|Equal0~2_combout\);

-- Location: LCFF_X38_Y22_N13
\inst7|cpu|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte0_data_nxt[1]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X31_Y20_N20
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg~2_combout\) # ((\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|uart_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X29_Y19_N7
\inst7|spi|tx_holding_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|tx_holding_reg[4]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_reg\(4));

-- Location: LCFF_X38_Y25_N23
\inst7|cpu|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_control_rd_data[0]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X42_Y22_N20
\inst7|cpu|W_rf_wr_data[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[0]~8_combout\ = (!\inst7|cpu|R_ctrl_br_cmp~regout\ & ((\inst7|cpu|R_ctrl_rdctl_inst~regout\ & ((\inst7|cpu|W_control_rd_data\(0)))) # (!\inst7|cpu|R_ctrl_rdctl_inst~regout\ & (\inst7|cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(0),
	datab => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datac => \inst7|cpu|W_control_rd_data\(0),
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|W_rf_wr_data[0]~8_combout\);

-- Location: LCFF_X35_Y23_N17
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCFF_X36_Y23_N17
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCFF_X36_Y22_N27
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(15),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X45_Y26_N24
\inst7|cpu|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_b_is_dst~0_combout\ = (\inst7|cpu|D_iw\(1)) # ((!\inst7|cpu|D_iw\(3) & (\inst7|cpu|D_iw\(5) & !\inst7|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(1),
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|D_iw\(5),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X45_Y23_N2
\inst7|cpu|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~10_combout\ = (\inst7|cpu|D_iw\(4) & (!\inst7|cpu|D_iw\(1) & (!\inst7|cpu|D_iw\(3) & \inst7|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|Equal2~10_combout\);

-- Location: LCCOMB_X45_Y23_N12
\inst7|cpu|D_wr_dst_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_wr_dst_reg~2_combout\ = (\inst7|cpu|D_iw\(1)) # ((!\inst7|cpu|D_iw\(0)) # (!\inst7|cpu|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X36_Y23_N12
\inst7|cpu|F_iw[7]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[7]~18_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(7) & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(7),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[7]~18_combout\);

-- Location: LCFF_X35_Y26_N11
\inst7|cpu|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_waiting_for_data~regout\);

-- Location: LCCOMB_X35_Y26_N10
\inst7|cpu|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\inst7|cpu|av_ld_waiting_for_data~regout\ & (((!\inst7|cpu|av_ld_getting_data~6_combout\)) # (!\inst7|cpu|d_read~regout\))) # (!\inst7|cpu|av_ld_waiting_for_data~regout\ & 
-- (((\inst7|cpu|E_ld_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_read~regout\,
	datab => \inst7|cpu|av_ld_getting_data~6_combout\,
	datac => \inst7|cpu|av_ld_waiting_for_data~regout\,
	datad => \inst7|cpu|E_ld_stall~0_combout\,
	combout => \inst7|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCFF_X35_Y26_N25
\inst7|cpu|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_align_cycle_nxt[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X35_Y26_N2
\inst7|cpu|av_ld_aligning_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_aligning_data_nxt~0_combout\ = (\inst7|cpu|D_iw\(4) & ((\inst7|cpu|av_ld_aligning_data~regout\))) # (!\inst7|cpu|D_iw\(4) & (\inst7|cpu|d_read~regout\ & !\inst7|cpu|av_ld_aligning_data~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_read~regout\,
	datac => \inst7|cpu|D_iw\(4),
	datad => \inst7|cpu|av_ld_aligning_data~regout\,
	combout => \inst7|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X35_Y26_N20
\inst7|cpu|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_aligning_data_nxt~1_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|cpu|av_ld_align_cycle\(0) $ (((!\inst7|cpu|av_ld_aligning_data_nxt~0_combout\ & \inst7|cpu|D_iw\(3)))))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & 
-- (((\inst7|cpu|av_ld_aligning_data_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_align_cycle\(0),
	datab => \inst7|cpu|av_ld_aligning_data_nxt~0_combout\,
	datac => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|av_ld_aligning_data~regout\,
	combout => \inst7|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X46_Y26_N2
\inst7|cpu|D_ctrl_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_break~1_combout\ = (\inst7|cpu|D_iw\(13) & (\inst7|cpu|Equal2~5_combout\ & \inst7|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|Equal2~5_combout\,
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|D_ctrl_break~1_combout\);

-- Location: LCCOMB_X35_Y23_N6
\inst7|cpu|F_iw[8]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[8]~20_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(8) & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[8]~20_combout\);

-- Location: LCCOMB_X47_Y27_N6
\inst7|cpu|D_dst_regnum[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_dst_regnum[1]~0_combout\ = (\inst7|cpu|D_ctrl_exception~3_combout\ & ((\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst7|cpu|D_iw\(23)))) # (!\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst7|cpu|D_iw\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_b_is_dst~1_combout\,
	datab => \inst7|cpu|D_iw\(18),
	datac => \inst7|cpu|D_iw\(23),
	datad => \inst7|cpu|D_ctrl_exception~3_combout\,
	combout => \inst7|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X47_Y27_N18
\inst7|cpu|Equal2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~13_combout\ = (!\inst7|cpu|D_dst_regnum[0]~3_combout\ & (!\inst7|cpu|D_dst_regnum[3]~4_combout\ & !\inst7|cpu|D_dst_regnum[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_dst_regnum[0]~3_combout\,
	datab => \inst7|cpu|D_dst_regnum[3]~4_combout\,
	datad => \inst7|cpu|D_dst_regnum[1]~1_combout\,
	combout => \inst7|cpu|Equal2~13_combout\);

-- Location: LCCOMB_X47_Y27_N0
\inst7|cpu|D_wr_dst_reg\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_wr_dst_reg~combout\ = (!\inst7|cpu|D_wr_dst_reg~3_combout\ & ((\inst7|cpu|D_dst_regnum[4]~6_combout\) # ((\inst7|cpu|D_dst_regnum[2]~5_combout\) # (!\inst7|cpu|Equal2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_wr_dst_reg~3_combout\,
	datab => \inst7|cpu|D_dst_regnum[4]~6_combout\,
	datac => \inst7|cpu|D_dst_regnum[2]~5_combout\,
	datad => \inst7|cpu|Equal2~13_combout\,
	combout => \inst7|cpu|D_wr_dst_reg~combout\);

-- Location: LCFF_X38_Y19_N9
\inst7|width_adapter_001|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(2));

-- Location: LCFF_X40_Y18_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2));

-- Location: LCCOMB_X40_Y18_N18
\inst7|rsp_xbar_mux_001|src_data[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[2]~12_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(2)) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2) & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter_001|out_valid~0_combout\,
	datab => \inst7|width_adapter_001|data_reg\(2),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[2]~12_combout\);

-- Location: LCFF_X34_Y22_N21
\inst7|uart_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(2));

-- Location: LCFF_X34_Y22_N13
\inst7|spi_spi_control_port_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|av_readdata_pre[2]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X34_Y22_N20
\inst7|rsp_xbar_mux_001|src_data[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[2]~13_combout\ = (\inst7|spi_spi_control_port_translator|av_readdata_pre\(2) & ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0)) # ((\inst7|uart_s1_translator|av_readdata_pre\(2) & 
-- \inst7|uart_s1_translator|read_latency_shift_reg\(0))))) # (!\inst7|spi_spi_control_port_translator|av_readdata_pre\(2) & (((\inst7|uart_s1_translator|av_readdata_pre\(2) & \inst7|uart_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi_spi_control_port_translator|av_readdata_pre\(2),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(2),
	datad => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[2]~13_combout\);

-- Location: LCFF_X29_Y23_N1
\inst7|data_ctr_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(2));

-- Location: LCFF_X29_Y23_N11
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[2]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X29_Y23_N0
\inst7|rsp_xbar_mux_001|src_data[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[2]~14_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)) # ((\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) 
-- & \inst7|data_ctr_s1_translator|av_readdata_pre\(2))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ctr_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(2),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \inst7|rsp_xbar_mux_001|src_data[2]~14_combout\);

-- Location: LCFF_X28_Y22_N21
\inst7|data_ch9_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(2));

-- Location: LCFF_X28_Y22_N11
\inst7|data_ch1_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[2]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X28_Y22_N20
\inst7|rsp_xbar_mux_001|src_data[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[2]~15_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch1_s1_translator|av_readdata_pre\(2)) # ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|data_ch9_s1_translator|av_readdata_pre\(2))))) # (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(2),
	datad => \inst7|data_ch1_s1_translator|av_readdata_pre\(2),
	combout => \inst7|rsp_xbar_mux_001|src_data[2]~15_combout\);

-- Location: LCCOMB_X34_Y22_N16
\inst7|rsp_xbar_mux_001|src_data[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[2]~16_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(2)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(2) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(2) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(2),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[2]~16_combout\);

-- Location: LCCOMB_X29_Y23_N18
\inst7|rsp_xbar_mux_001|src_data[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[2]~17_combout\ = (\inst7|rsp_xbar_mux_001|src_data[2]~15_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[2]~14_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[2]~13_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[2]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[2]~15_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[2]~14_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[2]~13_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[2]~16_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[2]~17_combout\);

-- Location: LCCOMB_X38_Y22_N8
\inst7|cpu|av_ld_byte0_data_nxt[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data_nxt[2]~0_combout\ = (\inst7|cpu|av_ld_rshift8~1_combout\ & (((\inst7|rsp_xbar_mux_001|src_data[2]~17_combout\) # (\inst7|rsp_xbar_mux_001|src_data[2]~12_combout\)))) # (!\inst7|cpu|av_ld_rshift8~1_combout\ & 
-- (\inst7|cpu|av_ld_byte1_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte1_data\(2),
	datab => \inst7|rsp_xbar_mux_001|src_data[2]~17_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[2]~12_combout\,
	datad => \inst7|cpu|av_ld_rshift8~1_combout\,
	combout => \inst7|cpu|av_ld_byte0_data_nxt[2]~0_combout\);

-- Location: LCCOMB_X38_Y20_N24
\inst7|cpu|F_iw[24]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[24]~30_combout\ = (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(24) & (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(24),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[24]~30_combout\);

-- Location: LCCOMB_X38_Y20_N20
\inst7|cpu|F_iw[25]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[25]~32_combout\ = (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(25) & (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(25),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[25]~32_combout\);

-- Location: LCFF_X40_Y20_N19
\inst7|width_adapter_001|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(10));

-- Location: LCCOMB_X40_Y20_N28
\inst7|rsp_xbar_mux_001|src_data[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[10]~18_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(10)) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10) & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter_001|out_valid~0_combout\,
	datab => \inst7|width_adapter_001|data_reg\(10),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[10]~18_combout\);

-- Location: LCFF_X30_Y21_N11
\inst7|spi_spi_control_port_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(10),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(10));

-- Location: LCFF_X30_Y21_N29
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X30_Y21_N10
\inst7|rsp_xbar_mux_001|src_data[10]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[10]~19_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & \inst7|spi_spi_control_port_translator|av_readdata_pre\(10))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & 
-- (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|spi_spi_control_port_translator|av_readdata_pre\(10),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[10]~19_combout\);

-- Location: LCCOMB_X37_Y22_N22
\inst7|rsp_xbar_mux_001|src_data[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[10]~20_combout\ = (\inst7|rsp_xbar_mux_001|src_data[10]~98_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[10]~18_combout\) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(10) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(10),
	datab => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[10]~98_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[10]~18_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[10]~20_combout\);

-- Location: LCCOMB_X30_Y25_N0
\inst7|onchip_memory|wren~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory|wren~0_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ & ((\inst7|cmd_xbar_mux|src_valid~0_combout\) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & 
-- \inst7|cmd_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst7|cmd_xbar_mux|src_valid~0_combout\,
	combout => \inst7|onchip_memory|wren~0_combout\);

-- Location: LCFF_X38_Y25_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(2));

-- Location: LCFF_X30_Y23_N21
\inst7|data_clk|irq_mask\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk|irq_mask~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk|irq_mask~regout\);

-- Location: LCFF_X44_Y26_N27
\inst7|cpu|W_ienable_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|E_src1\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_ienable_reg\(0));

-- Location: LCFF_X29_Y21_N25
\inst7|jtag_uart|fifo_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|LessThan0~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|fifo_AE~regout\);

-- Location: LCFF_X29_Y24_N13
\inst7|jtag_uart|ien_AE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|ien_AE~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|ien_AE~regout\);

-- Location: LCCOMB_X29_Y24_N26
\inst7|jtag_uart|av_readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata\(9) = (\inst7|jtag_uart|fifo_AE~regout\ & \inst7|jtag_uart|ien_AE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|fifo_AE~regout\,
	datad => \inst7|jtag_uart|ien_AE~regout\,
	combout => \inst7|jtag_uart|av_readdata\(9));

-- Location: LCFF_X31_Y22_N19
\inst7|jtag_uart|ien_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|ien_AF~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|ien_AF~regout\);

-- Location: LCFF_X30_Y21_N15
\inst7|jtag_uart|pause_irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|pause_irq~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|pause_irq~regout\);

-- Location: LCFF_X27_Y21_N27
\inst7|jtag_uart|fifo_AF\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|LessThan1~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|fifo_AF~regout\);

-- Location: LCCOMB_X31_Y22_N0
\inst7|jtag_uart|av_readdata[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[8]~0_combout\ = (\inst7|jtag_uart|ien_AF~regout\ & ((\inst7|jtag_uart|fifo_AF~regout\) # (\inst7|jtag_uart|pause_irq~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|fifo_AF~regout\,
	datac => \inst7|jtag_uart|pause_irq~regout\,
	datad => \inst7|jtag_uart|ien_AF~regout\,
	combout => \inst7|jtag_uart|av_readdata[8]~0_combout\);

-- Location: LCCOMB_X38_Y25_N16
\inst7|cpu|W_ipending_reg_nxt[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_ipending_reg_nxt[0]~3_combout\ = (\inst7|cpu|W_ienable_reg\(0) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(0) & ((\inst7|jtag_uart|av_readdata\(9)) # (\inst7|jtag_uart|av_readdata[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|av_readdata\(9),
	datab => \inst7|cpu|W_ienable_reg\(0),
	datac => \inst7|jtag_uart|av_readdata[8]~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(0),
	combout => \inst7|cpu|W_ipending_reg_nxt[0]~3_combout\);

-- Location: LCCOMB_X36_Y25_N12
\inst7|cpu|hbreak_pending_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|hbreak_pending_nxt~0_combout\ = (!\inst7|cpu|hbreak_enabled~regout\ & ((\inst7|cpu|hbreak_pending~regout\) # (!\inst7|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|hbreak_req~0_combout\,
	datac => \inst7|cpu|hbreak_pending~regout\,
	datad => \inst7|cpu|hbreak_enabled~regout\,
	combout => \inst7|cpu|hbreak_pending_nxt~0_combout\);

-- Location: LCFF_X36_Y25_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCFF_X44_Y25_N21
\inst7|cpu|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|Equal101~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X44_Y25_N30
\inst7|cpu|Equal127~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal127~0_combout\ = (!\inst7|cpu|D_iw\(8) & \inst7|cpu|R_ctrl_wrctl_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(8),
	datac => \inst7|cpu|R_ctrl_wrctl_inst~regout\,
	combout => \inst7|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X38_Y25_N14
\inst7|cpu|Equal127~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal127~1_combout\ = (!\inst7|cpu|D_iw\(6) & !\inst7|cpu|D_iw\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|D_iw\(6),
	datad => \inst7|cpu|D_iw\(7),
	combout => \inst7|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X44_Y25_N16
\inst7|cpu|W_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (\inst7|cpu|Equal127~1_combout\ & ((\inst7|cpu|Equal127~0_combout\ & (\inst7|cpu|E_src1\(0))) # (!\inst7|cpu|Equal127~0_combout\ & ((\inst7|cpu|W_status_reg_pie~regout\))))) # 
-- (!\inst7|cpu|Equal127~1_combout\ & (((\inst7|cpu|W_status_reg_pie~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal127~1_combout\,
	datab => \inst7|cpu|Equal127~0_combout\,
	datac => \inst7|cpu|E_src1\(0),
	datad => \inst7|cpu|W_status_reg_pie~regout\,
	combout => \inst7|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCFF_X43_Y24_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X40_Y23_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(1) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(1),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCFF_X33_Y25_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~regout\);

-- Location: LCCOMB_X33_Y25_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_en\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_en~combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~regout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|write~regout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & \inst7|cpu|the_nios_CPU_nios2_oci|debugaccess~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|debugaccess~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_en~combout\);

-- Location: LCFF_X30_Y24_N13
\inst7|cpu|the_nios_CPU_nios2_oci|address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(4));

-- Location: LCCOMB_X34_Y24_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|address\(3) & (!\inst7|cpu|the_nios_CPU_nios2_oci|address\(1) & (!\inst7|cpu|the_nios_CPU_nios2_oci|address\(2) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(3),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(1),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(2),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|address\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCFF_X45_Y25_N29
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCFF_X46_Y25_N25
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(0));

-- Location: LCCOMB_X46_Y25_N24
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(0),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X45_Y25_N22
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCFF_X29_Y25_N15
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1~regout\);

-- Location: LCFF_X29_Y25_N9
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read2~regout\);

-- Location: LCFF_X29_Y25_N11
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req~regout\);

-- Location: LCCOMB_X29_Y25_N8
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req~regout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read2~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X29_Y25_N28
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCFF_X46_Y25_N27
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X46_Y25_N12
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(7),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: LCFF_X29_Y20_N15
\inst7|width_adapter|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~10_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(6));

-- Location: LCFF_X41_Y25_N13
\inst7|width_adapter|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~13_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(3));

-- Location: LCFF_X29_Y20_N19
\inst7|width_adapter|data_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~14_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(2));

-- Location: LCCOMB_X31_Y24_N28
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X32_Y23_N10
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6_combout\) # ((\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & !\inst7|data_clk_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6_combout\,
	datac => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|data_clk_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCCOMB_X32_Y25_N4
\inst7|cpu_instruction_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_instruction_master_translator|read_accepted~0_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(0) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\ & 
-- !\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cpu_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X31_Y25_N12
\inst7|cpu_instruction_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_instruction_master_translator|read_accepted~1_combout\ = (\inst7|addr_router|Equal1~3_combout\ & (((\inst7|cpu_instruction_master_translator|read_accepted~0_combout\)))) # (!\inst7|addr_router|Equal1~3_combout\ & 
-- (!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst7|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_instruction_master_translator|read_accepted~0_combout\,
	datac => \inst7|cmd_xbar_mux|saved_grant\(0),
	datad => \inst7|addr_router|Equal1~3_combout\,
	combout => \inst7|cpu_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X41_Y28_N28
\inst7|cpu|F_pc_no_crst_nxt[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[11]~0_combout\ = (\inst7|cpu|R_ctrl_break~regout\) # ((\inst7|cpu|F_pc_sel_nxt.10~0_combout\ & ((\inst7|cpu|F_pc_plus_one[11]~22_combout\))) # (!\inst7|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst7|cpu|E_arith_result[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_result[13]~0_combout\,
	datab => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \inst7|cpu|F_pc_plus_one[11]~22_combout\,
	datad => \inst7|cpu|R_ctrl_break~regout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[11]~0_combout\);

-- Location: LCCOMB_X41_Y28_N20
\inst7|cpu|F_pc_no_crst_nxt[11]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[11]~1_combout\ = (\inst7|cpu|F_pc_no_crst_nxt[11]~0_combout\ & !\inst7|cpu|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc_no_crst_nxt[11]~0_combout\,
	datac => \inst7|cpu|R_ctrl_exception~regout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[11]~1_combout\);

-- Location: LCFF_X40_Y18_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\);

-- Location: LCCOMB_X32_Y18_N6
\inst7|width_adapter|endofpacket_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|endofpacket_reg~0_combout\ = (\inst7|width_adapter|endofpacket_reg~regout\) # (!\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|width_adapter|endofpacket_reg~regout\,
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|endofpacket_reg~0_combout\);

-- Location: LCFF_X40_Y21_N19
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(19),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCFF_X38_Y21_N7
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(18),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X38_Y21_N6
\inst7|cpu|F_iw[18]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[18]~39_combout\ = (\inst7|rsp_xbar_demux|src0_valid~combout\ & ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(18)) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \inst7|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst7|rsp_xbar_demux|src0_valid~combout\ & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(18),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[18]~39_combout\);

-- Location: LCFF_X38_Y22_N19
\inst7|cpu|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte0_data_nxt[5]~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X41_Y21_N16
\inst7|rsp_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~10_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(20) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(20),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X33_Y16_N22
\inst7|sdram_controller|i_count[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|i_count[0]~4_combout\ = (\inst7|sdram_controller|i_state.011~regout\ & (!\inst7|sdram_controller|i_count\(0))) # (!\inst7|sdram_controller|i_state.011~regout\ & ((\inst7|sdram_controller|i_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_count\(0),
	datab => \inst7|sdram_controller|i_state.010~regout\,
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|i_count[0]~4_combout\);

-- Location: LCCOMB_X33_Y16_N10
\inst7|sdram_controller|i_count[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|i_count[0]~5_combout\ = (\inst7|sdram_controller|i_count[1]~0_combout\ & (((\inst7|sdram_controller|i_count\(0))))) # (!\inst7|sdram_controller|i_count[1]~0_combout\ & ((\inst7|sdram_controller|i_count[1]~1_combout\ & 
-- ((\inst7|sdram_controller|i_count[0]~4_combout\))) # (!\inst7|sdram_controller|i_count[1]~1_combout\ & (\inst7|sdram_controller|i_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_count[1]~0_combout\,
	datab => \inst7|sdram_controller|i_count[1]~1_combout\,
	datac => \inst7|sdram_controller|i_count\(0),
	datad => \inst7|sdram_controller|i_count[0]~4_combout\,
	combout => \inst7|sdram_controller|i_count[0]~5_combout\);

-- Location: LCCOMB_X27_Y20_N0
\inst7|uart|the_nios_uart_tx|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|always4~0_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\) # ((\inst7|uart|the_nios_uart_tx|Equal0~0_combout\ & (\inst7|uart|the_nios_uart_tx|Equal0~1_combout\ & 
-- !\inst7|uart|the_nios_uart_tx|baud_rate_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|Equal0~0_combout\,
	datab => \inst7|uart|the_nios_uart_tx|Equal0~1_combout\,
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datad => \inst7|uart|the_nios_uart_tx|baud_rate_counter\(8),
	combout => \inst7|uart|the_nios_uart_tx|always4~0_combout\);

-- Location: LCFF_X38_Y19_N19
\inst7|width_adapter_001|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(1));

-- Location: LCCOMB_X38_Y19_N28
\inst7|rsp_xbar_mux_001|src_data[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[1]~21_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(1)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1),
	datad => \inst7|width_adapter_001|data_reg\(1),
	combout => \inst7|rsp_xbar_mux_001|src_data[1]~21_combout\);

-- Location: LCFF_X33_Y21_N21
\inst7|uart_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(1),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(1));

-- Location: LCFF_X33_Y21_N13
\inst7|spi_spi_control_port_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|av_readdata_pre[1]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X33_Y21_N20
\inst7|rsp_xbar_mux_001|src_data[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[1]~22_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator|av_readdata_pre\(1)) # ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst7|spi_spi_control_port_translator|av_readdata_pre\(1))))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(1),
	datad => \inst7|spi_spi_control_port_translator|av_readdata_pre\(1),
	combout => \inst7|rsp_xbar_mux_001|src_data[1]~22_combout\);

-- Location: LCFF_X29_Y24_N17
\inst7|data_ctr_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(1));

-- Location: LCFF_X29_Y24_N7
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X29_Y24_N16
\inst7|rsp_xbar_mux_001|src_data[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[1]~23_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ctr_s1_translator|av_readdata_pre\(1)) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1))))) # (!\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(1),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \inst7|rsp_xbar_mux_001|src_data[1]~23_combout\);

-- Location: LCFF_X30_Y23_N7
\inst7|data_ch9_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(1));

-- Location: LCFF_X30_Y23_N19
\inst7|data_ch1_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[1]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X30_Y23_N6
\inst7|rsp_xbar_mux_001|src_data[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[1]~24_combout\ = (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch9_s1_translator|av_readdata_pre\(1)) # ((\inst7|data_ch1_s1_translator|av_readdata_pre\(1) & 
-- \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0))))) # (!\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch1_s1_translator|av_readdata_pre\(1) & ((\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch1_s1_translator|av_readdata_pre\(1),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(1),
	datad => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[1]~24_combout\);

-- Location: LCCOMB_X35_Y23_N16
\inst7|rsp_xbar_mux_001|src_data[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[1]~25_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(1)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(1) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(1) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(1),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[1]~25_combout\);

-- Location: LCCOMB_X33_Y21_N28
\inst7|rsp_xbar_mux_001|src_data[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[1]~26_combout\ = (\inst7|rsp_xbar_mux_001|src_data[1]~22_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[1]~23_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[1]~24_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[1]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[1]~22_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[1]~23_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[1]~24_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[1]~25_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[1]~26_combout\);

-- Location: LCCOMB_X38_Y22_N12
\inst7|cpu|av_ld_byte0_data_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data_nxt[1]~1_combout\ = (\inst7|cpu|av_ld_rshift8~1_combout\ & (((\inst7|rsp_xbar_mux_001|src_data[1]~21_combout\) # (\inst7|rsp_xbar_mux_001|src_data[1]~26_combout\)))) # (!\inst7|cpu|av_ld_rshift8~1_combout\ & 
-- (\inst7|cpu|av_ld_byte1_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte1_data\(1),
	datab => \inst7|rsp_xbar_mux_001|src_data[1]~21_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[1]~26_combout\,
	datad => \inst7|cpu|av_ld_rshift8~1_combout\,
	combout => \inst7|cpu|av_ld_byte0_data_nxt[1]~1_combout\);

-- Location: LCFF_X34_Y20_N19
\inst7|uart_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(9),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(9));

-- Location: LCFF_X34_Y20_N23
\inst7|spi_spi_control_port_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|av_readdata_pre[9]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X34_Y20_N18
\inst7|rsp_xbar_mux_001|src_data[9]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[9]~27_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator|av_readdata_pre\(9)) # ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(9) & 
-- \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|av_readdata_pre\(9) & 
-- ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|av_readdata_pre\(9),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(9),
	datad => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[9]~27_combout\);

-- Location: LCFF_X29_Y24_N21
\inst7|data_ctr_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(9));

-- Location: LCFF_X29_Y24_N27
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X29_Y24_N20
\inst7|rsp_xbar_mux_001|src_data[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[9]~28_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ctr_s1_translator|av_readdata_pre\(9)) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # (!\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(9),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst7|rsp_xbar_mux_001|src_data[9]~28_combout\);

-- Location: LCFF_X30_Y23_N17
\inst7|data_ch9_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(9));

-- Location: LCFF_X30_Y23_N31
\inst7|data_ch1_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[9]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X30_Y23_N16
\inst7|rsp_xbar_mux_001|src_data[9]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[9]~29_combout\ = (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch9_s1_translator|av_readdata_pre\(9)) # ((\inst7|data_ch1_s1_translator|av_readdata_pre\(9) & 
-- \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0))))) # (!\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch1_s1_translator|av_readdata_pre\(9) & ((\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch1_s1_translator|av_readdata_pre\(9),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(9),
	datad => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[9]~29_combout\);

-- Location: LCCOMB_X35_Y23_N4
\inst7|rsp_xbar_mux_001|src_data[9]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[9]~30_combout\ = (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(9) & ((\inst7|rsp_xbar_demux|src1_valid~combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(9) & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(9) & \inst7|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(9),
	datab => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[9]~30_combout\);

-- Location: LCCOMB_X40_Y20_N30
\inst7|rsp_xbar_mux_001|src_data[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[9]~31_combout\ = (\inst7|rsp_xbar_mux_001|src_data[9]~27_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[9]~28_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[9]~29_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[9]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[9]~27_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[9]~28_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[9]~29_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[9]~30_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[9]~31_combout\);

-- Location: LCFF_X40_Y20_N1
\inst7|width_adapter_001|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(9));

-- Location: LCCOMB_X40_Y20_N10
\inst7|width_adapter_001|data_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~0_combout\ = (\inst7|width_adapter_001|data_reg\(9)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9),
	datad => \inst7|width_adapter_001|data_reg\(9),
	combout => \inst7|width_adapter_001|data_reg~0_combout\);

-- Location: LCCOMB_X40_Y20_N4
\inst7|rsp_xbar_mux_001|src_data[9]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[9]~32_combout\ = (\inst7|rsp_xbar_mux_001|src_data[9]~31_combout\) # ((\inst7|width_adapter_001|data_reg~0_combout\ & \inst7|width_adapter_001|out_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|rsp_xbar_mux_001|src_data[9]~31_combout\,
	datac => \inst7|width_adapter_001|data_reg~0_combout\,
	datad => \inst7|width_adapter_001|out_valid~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[9]~32_combout\);

-- Location: LCFF_X29_Y23_N17
\inst7|data_ctr_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(7));

-- Location: LCFF_X29_Y23_N23
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[7]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X29_Y23_N16
\inst7|rsp_xbar_mux_001|src_data[7]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[7]~35_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)) # ((\inst7|data_ctr_s1_translator|av_readdata_pre\(7) & 
-- \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst7|data_ctr_s1_translator|av_readdata_pre\(7) & \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(7),
	datad => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[7]~35_combout\);

-- Location: LCFF_X38_Y19_N25
\inst7|width_adapter_001|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(0));

-- Location: LCFF_X37_Y19_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(0),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0));

-- Location: LCCOMB_X37_Y19_N18
\inst7|rsp_xbar_mux_001|src_data[0]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[0]~39_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(0)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0),
	datad => \inst7|width_adapter_001|data_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[0]~39_combout\);

-- Location: LCFF_X31_Y22_N11
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[0]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCFF_X31_Y22_N25
\inst7|data_ch1_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch1|readdata\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(0));

-- Location: LCFF_X31_Y22_N27
\inst7|data_ctr_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr_s1_translator|av_readdata_pre[0]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X31_Y22_N24
\inst7|rsp_xbar_mux_001|src_data[0]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[0]~41_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch1_s1_translator|av_readdata_pre\(0)) # ((\inst7|data_ctr_s1_translator|av_readdata_pre\(0) & 
-- \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0))))) # (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ctr_s1_translator|av_readdata_pre\(0) & ((\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ctr_s1_translator|av_readdata_pre\(0),
	datac => \inst7|data_ch1_s1_translator|av_readdata_pre\(0),
	datad => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[0]~41_combout\);

-- Location: LCFF_X30_Y22_N7
\inst7|data_ch9_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9_s1_translator|av_readdata_pre[0]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(0));

-- Location: LCFF_X42_Y26_N13
\inst7|cpu|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_logic_op_raw[1]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_compare_op\(1));

-- Location: LCCOMB_X35_Y27_N30
\inst7|cpu|Equal122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~2_combout\ = (!\inst7|cpu|E_logic_result[15]~13_combout\ & (!\inst7|cpu|E_logic_result[17]~11_combout\ & (!\inst7|cpu|E_logic_result[18]~10_combout\ & !\inst7|cpu|E_logic_result[16]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[15]~13_combout\,
	datab => \inst7|cpu|E_logic_result[17]~11_combout\,
	datac => \inst7|cpu|E_logic_result[18]~10_combout\,
	datad => \inst7|cpu|E_logic_result[16]~12_combout\,
	combout => \inst7|cpu|Equal122~2_combout\);

-- Location: LCCOMB_X38_Y28_N6
\inst7|cpu|E_logic_result[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[0]~23_combout\ = (\inst7|cpu|E_src1\(0) & (\inst7|cpu|E_src2\(0) & \inst7|cpu|R_logic_op\(0))) # (!\inst7|cpu|E_src1\(0) & (!\inst7|cpu|E_src2\(0) & !\inst7|cpu|R_logic_op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(0),
	datab => \inst7|cpu|E_src2\(0),
	datac => \inst7|cpu|R_logic_op\(0),
	combout => \inst7|cpu|E_logic_result[0]~23_combout\);

-- Location: LCCOMB_X40_Y28_N6
\inst7|cpu|E_logic_result[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[0]~24_combout\ = (\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|R_logic_op\(0) & ((\inst7|cpu|Add2~0_combout\))) # (!\inst7|cpu|R_logic_op\(0) & (!\inst7|cpu|E_logic_result[0]~23_combout\)))) # (!\inst7|cpu|R_logic_op\(1) & 
-- (((\inst7|cpu|E_logic_result[0]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(0),
	datab => \inst7|cpu|E_logic_result[0]~23_combout\,
	datac => \inst7|cpu|Add2~0_combout\,
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[0]~24_combout\);

-- Location: LCCOMB_X38_Y26_N20
\inst7|cpu|E_logic_result[30]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[30]~27_combout\ = (\inst7|cpu|E_src1\(30) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(30)))))) # (!\inst7|cpu|E_src1\(30) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src2\(30)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(30),
	datab => \inst7|cpu|R_logic_op\(1),
	datac => \inst7|cpu|R_logic_op\(0),
	datad => \inst7|cpu|E_src2\(30),
	combout => \inst7|cpu|E_logic_result[30]~27_combout\);

-- Location: LCCOMB_X40_Y26_N30
\inst7|cpu|E_logic_result[27]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[27]~30_combout\ = (\inst7|cpu|E_src2\(27) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(27)))))) # (!\inst7|cpu|E_src2\(27) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(27)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(27),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|R_logic_op\(1),
	datad => \inst7|cpu|E_src1\(27),
	combout => \inst7|cpu|E_logic_result[27]~30_combout\);

-- Location: LCCOMB_X40_Y26_N24
\inst7|cpu|E_logic_result[26]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[26]~31_combout\ = (\inst7|cpu|E_src2\(26) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(26)))))) # (!\inst7|cpu|E_src2\(26) & ((\inst7|cpu|E_src1\(26) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src1\(26) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(26),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src1\(26),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[26]~31_combout\);

-- Location: LCCOMB_X40_Y26_N26
\inst7|cpu|E_logic_result[25]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[25]~32_combout\ = (\inst7|cpu|E_src2\(25) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|E_src1\(25) & \inst7|cpu|R_logic_op\(0)))))) # (!\inst7|cpu|E_src2\(25) & ((\inst7|cpu|R_logic_op\(1) & (\inst7|cpu|E_src1\(25))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|E_src1\(25) & !\inst7|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|E_src2\(25),
	datac => \inst7|cpu|E_src1\(25),
	datad => \inst7|cpu|R_logic_op\(0),
	combout => \inst7|cpu|E_logic_result[25]~32_combout\);

-- Location: LCCOMB_X37_Y26_N12
\inst7|cpu|Equal122~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~8_combout\ = (!\inst7|cpu|E_logic_result[27]~30_combout\ & (!\inst7|cpu|E_logic_result[25]~32_combout\ & (!\inst7|cpu|E_logic_result[26]~31_combout\ & !\inst7|cpu|E_logic_result[28]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[27]~30_combout\,
	datab => \inst7|cpu|E_logic_result[25]~32_combout\,
	datac => \inst7|cpu|E_logic_result[26]~31_combout\,
	datad => \inst7|cpu|E_logic_result[28]~29_combout\,
	combout => \inst7|cpu|Equal122~8_combout\);

-- Location: LCCOMB_X44_Y25_N22
\inst7|cpu|E_control_rd_data[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_control_rd_data[0]~3_combout\ = (\inst7|cpu|D_iw\(6) & (((\inst7|cpu|W_estatus_reg~regout\) # (\inst7|cpu|D_iw\(7))))) # (!\inst7|cpu|D_iw\(6) & (\inst7|cpu|W_status_reg_pie~regout\ & ((!\inst7|cpu|D_iw\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_status_reg_pie~regout\,
	datab => \inst7|cpu|D_iw\(6),
	datac => \inst7|cpu|W_estatus_reg~regout\,
	datad => \inst7|cpu|D_iw\(7),
	combout => \inst7|cpu|E_control_rd_data[0]~3_combout\);

-- Location: LCCOMB_X44_Y26_N26
\inst7|cpu|E_control_rd_data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_control_rd_data[0]~4_combout\ = (\inst7|cpu|D_iw\(7) & ((\inst7|cpu|E_control_rd_data[0]~3_combout\ & ((\inst7|cpu|W_ienable_reg\(0)))) # (!\inst7|cpu|E_control_rd_data[0]~3_combout\ & (\inst7|cpu|W_bstatus_reg~regout\)))) # 
-- (!\inst7|cpu|D_iw\(7) & (((\inst7|cpu|E_control_rd_data[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(7),
	datab => \inst7|cpu|W_bstatus_reg~regout\,
	datac => \inst7|cpu|W_ienable_reg\(0),
	datad => \inst7|cpu|E_control_rd_data[0]~3_combout\,
	combout => \inst7|cpu|E_control_rd_data[0]~4_combout\);

-- Location: LCCOMB_X38_Y25_N22
\inst7|cpu|E_control_rd_data[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_control_rd_data[0]~5_combout\ = (\inst7|cpu|D_iw\(8) & (\inst7|cpu|W_ipending_reg\(0) & (\inst7|cpu|Equal127~1_combout\))) # (!\inst7|cpu|D_iw\(8) & (((\inst7|cpu|E_control_rd_data[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_ipending_reg\(0),
	datab => \inst7|cpu|Equal127~1_combout\,
	datac => \inst7|cpu|D_iw\(8),
	datad => \inst7|cpu|E_control_rd_data[0]~4_combout\,
	combout => \inst7|cpu|E_control_rd_data[0]~5_combout\);

-- Location: LCFF_X37_Y23_N31
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(1));

-- Location: LCFF_X36_Y23_N31
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(11));

-- Location: LCFF_X36_Y24_N19
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(15));

-- Location: LCFF_X33_Y21_N25
\inst7|uart_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(3));

-- Location: LCFF_X33_Y21_N31
\inst7|spi_spi_control_port_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|av_readdata_pre[3]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X33_Y21_N24
\inst7|rsp_xbar_mux_001|src_data[3]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[3]~46_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator|av_readdata_pre\(3)) # ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst7|spi_spi_control_port_translator|av_readdata_pre\(3))))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(3),
	datad => \inst7|spi_spi_control_port_translator|av_readdata_pre\(3),
	combout => \inst7|rsp_xbar_mux_001|src_data[3]~46_combout\);

-- Location: LCCOMB_X38_Y20_N12
\inst7|cpu|F_iw[29]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[29]~47_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(29) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(29),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[29]~47_combout\);

-- Location: LCCOMB_X35_Y26_N24
\inst7|cpu|av_ld_align_cycle_nxt[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_align_cycle_nxt[0]~1_combout\ = (!\inst7|cpu|av_ld_align_cycle\(0) & ((!\inst7|cpu|d_read~regout\) # (!\inst7|cpu|av_ld_getting_data~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|av_ld_getting_data~6_combout\,
	datac => \inst7|cpu|av_ld_align_cycle\(0),
	datad => \inst7|cpu|d_read~regout\,
	combout => \inst7|cpu|av_ld_align_cycle_nxt[0]~1_combout\);

-- Location: LCCOMB_X42_Y26_N18
\inst7|cpu|D_ctrl_exception~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_exception~5_combout\ = (\inst7|cpu|D_iw\(16) & (\inst7|cpu|Equal2~5_combout\ & !\inst7|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(16),
	datab => \inst7|cpu|Equal2~5_combout\,
	datac => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_ctrl_exception~5_combout\);

-- Location: LCFF_X36_Y26_N13
\inst7|cpu|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_shift_logical~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_shift_logical~regout\);

-- Location: LCFF_X29_Y24_N15
\inst7|data_ctr_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(4));

-- Location: LCFF_X29_Y24_N23
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[4]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X29_Y24_N14
\inst7|rsp_xbar_mux_001|src_data[4]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[4]~53_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ctr_s1_translator|av_readdata_pre\(4)) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4))))) # (!\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(4),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \inst7|rsp_xbar_mux_001|src_data[4]~53_combout\);

-- Location: LCCOMB_X38_Y19_N8
\inst7|width_adapter_001|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~1_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2)) # (\inst7|width_adapter_001|data_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~1_combout\);

-- Location: LCFF_X40_Y18_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(2));

-- Location: LCFF_X36_Y21_N1
\inst7|uart|the_nios_uart_regs|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data[2]~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(2));

-- Location: LCFF_X30_Y22_N13
\inst7|spi|data_to_cpu[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[2]~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(2));

-- Location: LCFF_X29_Y23_N25
\inst7|data_ctr|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(2));

-- Location: LCCOMB_X29_Y23_N10
\inst7|jtag_uart|av_readdata[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[2]~1_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) & \inst7|jtag_uart|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	datad => \inst7|jtag_uart|read_0~regout\,
	combout => \inst7|jtag_uart|av_readdata[2]~1_combout\);

-- Location: LCFF_X28_Y22_N9
\inst7|data_ch9|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(2));

-- Location: LCFF_X28_Y22_N13
\inst7|data_ch1|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(2));

-- Location: LCCOMB_X40_Y20_N18
\inst7|width_adapter_001|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~2_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10)) # 
-- (\inst7|width_adapter_001|data_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10),
	datac => \inst7|width_adapter_001|data_reg\(10),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~2_combout\);

-- Location: LCFF_X35_Y19_N21
\inst7|spi|data_to_cpu[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[10]~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(10));

-- Location: LCFF_X30_Y21_N27
\inst7|jtag_uart|ac\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|ac~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|ac~regout\);

-- Location: LCFF_X38_Y19_N1
\inst7|width_adapter_001|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~10_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(15));

-- Location: LCFF_X37_Y19_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(15),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15));

-- Location: LCCOMB_X37_Y19_N12
\inst7|rsp_xbar_mux_001|src_data[15]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[15]~57_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(15)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ 
-- & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15),
	datad => \inst7|width_adapter_001|data_reg\(15),
	combout => \inst7|rsp_xbar_mux_001|src_data[15]~57_combout\);

-- Location: LCFF_X36_Y22_N21
\inst7|spi_spi_control_port_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(15),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(15));

-- Location: LCFF_X36_Y22_N31
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|rvalid~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X36_Y22_N20
\inst7|rsp_xbar_mux_001|src_data[15]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[15]~58_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15)) # 
-- ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & \inst7|spi_spi_control_port_translator|av_readdata_pre\(15))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|spi_spi_control_port_translator|av_readdata_pre\(15),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	combout => \inst7|rsp_xbar_mux_001|src_data[15]~58_combout\);

-- Location: LCCOMB_X36_Y22_N16
\inst7|rsp_xbar_mux_001|src_data[15]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[15]~59_combout\ = (\inst7|rsp_xbar_mux_001|src_data[15]~100_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[15]~57_combout\) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(15) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(15),
	datab => \inst7|rsp_xbar_mux_001|src_data[15]~100_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[15]~57_combout\,
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[15]~59_combout\);

-- Location: LCCOMB_X38_Y21_N20
\inst7|rsp_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_payload~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2) & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: LCFF_X38_Y25_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(14));

-- Location: LCFF_X32_Y19_N17
\inst7|spi|ROE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|ROE~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|ROE~regout\);

-- Location: LCFF_X32_Y19_N25
\inst7|spi|RRDY\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|RRDY~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|RRDY~regout\);

-- Location: LCFF_X32_Y19_N13
\inst7|spi|iROE_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|iROE_reg~regout\);

-- Location: LCCOMB_X32_Y19_N12
\inst7|spi|irq_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|irq_reg~2_combout\ = (\inst7|spi|ROE~regout\ & ((\inst7|spi|iROE_reg~regout\) # ((\inst7|spi|iTRDY_reg~regout\ & !\inst7|spi|TRDY~0_combout\)))) # (!\inst7|spi|ROE~regout\ & (\inst7|spi|iTRDY_reg~regout\ & ((!\inst7|spi|TRDY~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|ROE~regout\,
	datab => \inst7|spi|iTRDY_reg~regout\,
	datac => \inst7|spi|iROE_reg~regout\,
	datad => \inst7|spi|TRDY~0_combout\,
	combout => \inst7|spi|irq_reg~2_combout\);

-- Location: LCFF_X33_Y20_N15
\inst7|uart|the_nios_uart_tx|tx_shift_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|tx_shift_empty~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|tx_shift_empty~regout\);

-- Location: LCFF_X35_Y21_N13
\inst7|uart|the_nios_uart_regs|control_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(3));

-- Location: LCFF_X36_Y20_N1
\inst7|uart|the_nios_uart_regs|control_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(2));

-- Location: LCCOMB_X35_Y21_N12
\inst7|uart|the_nios_uart_regs|qualified_irq~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|qualified_irq~1_combout\ = (\inst7|uart|the_nios_uart_regs|control_reg\(2) & ((\inst7|uart|the_nios_uart_rx|break_detect~regout\) # ((\inst7|uart|the_nios_uart_rx|rx_overrun~regout\ & 
-- \inst7|uart|the_nios_uart_regs|control_reg\(3))))) # (!\inst7|uart|the_nios_uart_regs|control_reg\(2) & (\inst7|uart|the_nios_uart_rx|rx_overrun~regout\ & (\inst7|uart|the_nios_uart_regs|control_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|control_reg\(2),
	datab => \inst7|uart|the_nios_uart_rx|rx_overrun~regout\,
	datac => \inst7|uart|the_nios_uart_regs|control_reg\(3),
	datad => \inst7|uart|the_nios_uart_rx|break_detect~regout\,
	combout => \inst7|uart|the_nios_uart_regs|qualified_irq~1_combout\);

-- Location: LCFF_X35_Y21_N11
\inst7|uart|the_nios_uart_rx|rx_char_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|rx_char_ready~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_char_ready~regout\);

-- Location: LCFF_X35_Y21_N7
\inst7|uart|the_nios_uart_regs|control_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|control_reg[6]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(6));

-- Location: LCCOMB_X30_Y23_N20
\inst7|data_clk|irq_mask~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk|irq_mask~0_combout\ = (\inst7|data_clk|always1~0_combout\ & ((\inst7|cpu|W_alu_result\(2) & (\inst7|data_clk|irq_mask~regout\)) # (!\inst7|cpu|W_alu_result\(2) & ((\inst7|cpu|d_writedata\(0)))))) # (!\inst7|data_clk|always1~0_combout\ & 
-- (((\inst7|data_clk|irq_mask~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk|always1~0_combout\,
	datab => \inst7|cpu|W_alu_result\(2),
	datac => \inst7|data_clk|irq_mask~regout\,
	datad => \inst7|cpu|d_writedata\(0),
	combout => \inst7|data_clk|irq_mask~0_combout\);

-- Location: LCCOMB_X29_Y21_N26
\inst7|jtag_uart|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|LessThan0~0_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \inst7|jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X29_Y21_N24
\inst7|jtag_uart|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|LessThan0~1_combout\ = (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & (!\inst7|jtag_uart|LessThan0~0_combout\ & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \inst7|jtag_uart|LessThan0~0_combout\,
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \inst7|jtag_uart|LessThan0~1_combout\);

-- Location: LCFF_X29_Y25_N21
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_regout\);

-- Location: LCCOMB_X30_Y21_N14
\inst7|jtag_uart|pause_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|pause_irq~0_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_regout\) # 
-- ((\inst7|jtag_uart|pause_irq~regout\ & !\inst7|jtag_uart|read_0~regout\)))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (((\inst7|jtag_uart|pause_irq~regout\ & 
-- !\inst7|jtag_uart|read_0~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_regout\,
	datac => \inst7|jtag_uart|pause_irq~regout\,
	datad => \inst7|jtag_uart|read_0~regout\,
	combout => \inst7|jtag_uart|pause_irq~0_combout\);

-- Location: LCCOMB_X27_Y21_N28
\inst7|jtag_uart|LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|LessThan1~0_combout\ = (\inst7|jtag_uart|Add0~4_combout\ & ((\inst7|jtag_uart|Add0~0_combout\) # ((\inst7|jtag_uart|Add0~2_combout\) # 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|Add0~0_combout\,
	datab => \inst7|jtag_uart|Add0~2_combout\,
	datac => \inst7|jtag_uart|Add0~4_combout\,
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \inst7|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X27_Y21_N30
\inst7|jtag_uart|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|LessThan1~1_combout\ = (\inst7|jtag_uart|Add0~8_combout\) # (\inst7|jtag_uart|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|Add0~8_combout\,
	datad => \inst7|jtag_uart|Add0~6_combout\,
	combout => \inst7|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X27_Y21_N26
\inst7|jtag_uart|LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|LessThan1~2_combout\ = (!\inst7|jtag_uart|Add0~10_combout\ & (!\inst7|jtag_uart|LessThan1~0_combout\ & (\inst7|jtag_uart|Add0~12_combout\ & !\inst7|jtag_uart|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|Add0~10_combout\,
	datab => \inst7|jtag_uart|LessThan1~0_combout\,
	datac => \inst7|jtag_uart|Add0~12_combout\,
	datad => \inst7|jtag_uart|LessThan1~1_combout\,
	combout => \inst7|jtag_uart|LessThan1~2_combout\);

-- Location: LCFF_X36_Y25_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCCOMB_X44_Y25_N24
\inst7|cpu|Equal127~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal127~2_combout\ = (\inst7|cpu|R_ctrl_wrctl_inst~regout\ & (!\inst7|cpu|D_iw\(8) & (\inst7|cpu|D_iw\(6) & !\inst7|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_wrctl_inst~regout\,
	datab => \inst7|cpu|D_iw\(8),
	datac => \inst7|cpu|D_iw\(6),
	datad => \inst7|cpu|D_iw\(7),
	combout => \inst7|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X44_Y25_N12
\inst7|cpu|Equal127~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal127~3_combout\ = (\inst7|cpu|R_ctrl_wrctl_inst~regout\ & (!\inst7|cpu|D_iw\(8) & (!\inst7|cpu|D_iw\(6) & \inst7|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_wrctl_inst~regout\,
	datab => \inst7|cpu|D_iw\(8),
	datac => \inst7|cpu|D_iw\(6),
	datad => \inst7|cpu|D_iw\(7),
	combout => \inst7|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X44_Y25_N6
\inst7|cpu|W_bstatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (!\inst7|cpu|R_ctrl_break~regout\ & ((\inst7|cpu|Equal127~3_combout\ & ((\inst7|cpu|E_src1\(0)))) # (!\inst7|cpu|Equal127~3_combout\ & (\inst7|cpu|W_bstatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal127~3_combout\,
	datab => \inst7|cpu|W_bstatus_reg~regout\,
	datac => \inst7|cpu|E_src1\(0),
	datad => \inst7|cpu|R_ctrl_break~regout\,
	combout => \inst7|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X44_Y25_N20
\inst7|cpu|Equal101~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal101~6_combout\ = (\inst7|cpu|Equal101~2_combout\ & (\inst7|cpu|D_ctrl_retaddr~0_combout\ & (\inst7|cpu|D_iw\(14) & \inst7|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal101~2_combout\,
	datab => \inst7|cpu|D_ctrl_retaddr~0_combout\,
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(12),
	combout => \inst7|cpu|Equal101~6_combout\);

-- Location: LCCOMB_X42_Y25_N8
\inst7|cpu|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_crst~0_combout\ = (\inst7|cpu|D_iw\(16) & \inst7|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(16),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X37_Y25_N10
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\);

-- Location: LCFF_X38_Y23_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X33_Y25_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35) & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: LCCOMB_X30_Y24_N12
\inst7|cmd_xbar_mux_001|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(42) = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & ((\inst7|cpu|W_alu_result\(6)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(0) & \inst7|cpu|F_pc\(4))))) # (!\inst7|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(0) & ((\inst7|cpu|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|F_pc\(4),
	combout => \inst7|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X33_Y25_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35) & 
-- (((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~regout\)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X28_Y21_N20
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCFF_X45_Y25_N1
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCFF_X45_Y25_N27
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(1));

-- Location: LCCOMB_X45_Y25_N28
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(1),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: LCFF_X29_Y25_N17
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~regout\);

-- Location: LCFF_X46_Y25_N21
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X46_Y25_N26
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: LCCOMB_X29_Y20_N14
\inst7|width_adapter|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~10_combout\ = (\inst7|cpu|d_writedata\(22) & !\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(22),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg~10_combout\);

-- Location: LCCOMB_X41_Y25_N12
\inst7|width_adapter|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~13_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(19),
	combout => \inst7|width_adapter|data_reg~13_combout\);

-- Location: LCCOMB_X29_Y20_N18
\inst7|width_adapter|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~14_combout\ = (\inst7|cpu|d_writedata\(18) & !\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(18),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg~14_combout\);

-- Location: LCCOMB_X40_Y18_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\);

-- Location: LCCOMB_X40_Y18_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\ & (((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~2_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_empty~0_combout\);

-- Location: LCFF_X33_Y26_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]~regout\);

-- Location: LCFF_X41_Y24_N11
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(19));

-- Location: LCFF_X40_Y20_N15
\inst7|width_adapter_001|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~11_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(13));

-- Location: LCFF_X40_Y20_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(13),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13));

-- Location: LCCOMB_X40_Y20_N24
\inst7|rsp_xbar_mux_001|src_data[13]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[13]~61_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(13)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ 
-- & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|data_reg\(13),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13),
	datad => \inst7|width_adapter_001|out_valid~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[13]~61_combout\);

-- Location: LCFF_X35_Y19_N1
\inst7|spi_spi_control_port_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(13),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(13));

-- Location: LCFF_X30_Y21_N25
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X35_Y19_N0
\inst7|rsp_xbar_mux_001|src_data[13]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[13]~62_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & \inst7|spi_spi_control_port_translator|av_readdata_pre\(13))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|spi_spi_control_port_translator|av_readdata_pre\(13),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst7|rsp_xbar_mux_001|src_data[13]~62_combout\);

-- Location: LCCOMB_X37_Y22_N24
\inst7|rsp_xbar_mux_001|src_data[13]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[13]~63_combout\ = (\inst7|rsp_xbar_mux_001|src_data[13]~61_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[13]~101_combout\) # ((\inst7|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[13]~61_combout\,
	datab => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(13),
	datad => \inst7|rsp_xbar_mux_001|src_data[13]~101_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[13]~63_combout\);

-- Location: LCFF_X37_Y24_N27
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(18));

-- Location: LCFF_X38_Y19_N3
\inst7|width_adapter_001|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~12_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(12));

-- Location: LCCOMB_X38_Y19_N4
\inst7|rsp_xbar_mux_001|src_data[12]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[12]~64_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(12)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ 
-- & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12),
	datad => \inst7|width_adapter_001|data_reg\(12),
	combout => \inst7|rsp_xbar_mux_001|src_data[12]~64_combout\);

-- Location: LCFF_X36_Y22_N19
\inst7|spi_spi_control_port_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(12),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(12));

-- Location: LCFF_X36_Y22_N13
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X36_Y22_N18
\inst7|rsp_xbar_mux_001|src_data[12]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[12]~65_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12)) # 
-- ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & \inst7|spi_spi_control_port_translator|av_readdata_pre\(12))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|spi_spi_control_port_translator|av_readdata_pre\(12),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	combout => \inst7|rsp_xbar_mux_001|src_data[12]~65_combout\);

-- Location: LCCOMB_X36_Y22_N6
\inst7|rsp_xbar_mux_001|src_data[12]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[12]~66_combout\ = (\inst7|rsp_xbar_mux_001|src_data[12]~64_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[12]~102_combout\) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(12) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[12]~64_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[12]~102_combout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(12),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[12]~66_combout\);

-- Location: LCFF_X38_Y19_N7
\inst7|width_adapter_001|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~13_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(11));

-- Location: LCFF_X38_Y19_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(11),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11));

-- Location: LCCOMB_X38_Y19_N16
\inst7|rsp_xbar_mux_001|src_data[11]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[11]~67_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(11)) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11) & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter_001|data_reg\(11),
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[11]~67_combout\);

-- Location: LCFF_X35_Y22_N13
\inst7|spi_spi_control_port_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(11),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X35_Y22_N12
\inst7|rsp_xbar_mux_001|src_data[11]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[11]~68_combout\ = (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & ((\inst7|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(11) & 
-- \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & (((\inst7|spi_spi_control_port_translator|av_readdata_pre\(11) & 
-- \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst7|spi_spi_control_port_translator|av_readdata_pre\(11),
	datad => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[11]~68_combout\);

-- Location: LCCOMB_X35_Y22_N22
\inst7|rsp_xbar_mux_001|src_data[11]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[11]~69_combout\ = (\inst7|rsp_xbar_mux_001|src_data[11]~68_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[11]~67_combout\) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(11) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[11]~68_combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(11),
	datac => \inst7|rsp_xbar_mux_001|src_data[11]~67_combout\,
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[11]~69_combout\);

-- Location: LCFF_X34_Y22_N19
\inst7|uart_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(8));

-- Location: LCFF_X34_Y22_N27
\inst7|spi_spi_control_port_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|av_readdata_pre[8]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X34_Y22_N18
\inst7|rsp_xbar_mux_001|src_data[8]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[8]~70_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator|av_readdata_pre\(8)) # ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst7|spi_spi_control_port_translator|av_readdata_pre\(8))))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(8),
	datad => \inst7|spi_spi_control_port_translator|av_readdata_pre\(8),
	combout => \inst7|rsp_xbar_mux_001|src_data[8]~70_combout\);

-- Location: LCFF_X31_Y22_N31
\inst7|data_ctr_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(8));

-- Location: LCFF_X31_Y22_N1
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[8]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X31_Y22_N30
\inst7|rsp_xbar_mux_001|src_data[8]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[8]~71_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ctr_s1_translator|av_readdata_pre\(8)) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8))))) # (!\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(8),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \inst7|rsp_xbar_mux_001|src_data[8]~71_combout\);

-- Location: LCFF_X28_Y22_N1
\inst7|data_ch9_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(8));

-- Location: LCFF_X28_Y22_N3
\inst7|data_ch1_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[8]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X28_Y22_N0
\inst7|rsp_xbar_mux_001|src_data[8]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[8]~72_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch1_s1_translator|av_readdata_pre\(8)) # ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|data_ch9_s1_translator|av_readdata_pre\(8))))) # (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(8),
	datad => \inst7|data_ch1_s1_translator|av_readdata_pre\(8),
	combout => \inst7|rsp_xbar_mux_001|src_data[8]~72_combout\);

-- Location: LCCOMB_X35_Y23_N8
\inst7|rsp_xbar_mux_001|src_data[8]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[8]~73_combout\ = (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(8) & ((\inst7|rsp_xbar_demux|src1_valid~combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(8) & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & \inst7|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(8),
	datab => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[8]~73_combout\);

-- Location: LCCOMB_X34_Y22_N8
\inst7|rsp_xbar_mux_001|src_data[8]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[8]~74_combout\ = (\inst7|rsp_xbar_mux_001|src_data[8]~71_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[8]~70_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[8]~72_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[8]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[8]~71_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[8]~70_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[8]~72_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[8]~73_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[8]~74_combout\);

-- Location: LCFF_X40_Y20_N27
\inst7|width_adapter_001|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~14_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(8));

-- Location: LCCOMB_X40_Y20_N12
\inst7|width_adapter_001|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~3_combout\ = (\inst7|width_adapter_001|data_reg\(8)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8),
	datad => \inst7|width_adapter_001|data_reg\(8),
	combout => \inst7|width_adapter_001|data_reg~3_combout\);

-- Location: LCCOMB_X40_Y20_N22
\inst7|rsp_xbar_mux_001|src_data[8]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[8]~75_combout\ = (\inst7|rsp_xbar_mux_001|src_data[8]~74_combout\) # ((\inst7|width_adapter_001|out_valid~0_combout\ & \inst7|width_adapter_001|data_reg~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[8]~74_combout\,
	datac => \inst7|width_adapter_001|out_valid~0_combout\,
	datad => \inst7|width_adapter_001|data_reg~3_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[8]~75_combout\);

-- Location: LCFF_X38_Y19_N11
\inst7|width_adapter_001|data_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~15_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(6));

-- Location: LCFF_X34_Y22_N23
\inst7|data_ch9_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(6));

-- Location: LCFF_X34_Y22_N5
\inst7|data_ch1_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[6]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X34_Y22_N22
\inst7|rsp_xbar_mux_001|src_data[6]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[6]~79_combout\ = (\inst7|data_ch1_s1_translator|av_readdata_pre\(6) & ((\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0)) # ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|data_ch9_s1_translator|av_readdata_pre\(6))))) # (!\inst7|data_ch1_s1_translator|av_readdata_pre\(6) & (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|av_readdata_pre\(6),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(6),
	datad => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[6]~79_combout\);

-- Location: LCFF_X38_Y19_N13
\inst7|width_adapter_001|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~16_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(5));

-- Location: LCCOMB_X37_Y19_N26
\inst7|rsp_xbar_mux_001|src_data[5]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[5]~82_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(5)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5),
	datad => \inst7|width_adapter_001|data_reg\(5),
	combout => \inst7|rsp_xbar_mux_001|src_data[5]~82_combout\);

-- Location: LCFF_X34_Y20_N3
\inst7|uart_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(5));

-- Location: LCFF_X34_Y20_N11
\inst7|spi_spi_control_port_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X34_Y20_N2
\inst7|rsp_xbar_mux_001|src_data[5]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[5]~83_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator|av_readdata_pre\(5)) # ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst7|spi_spi_control_port_translator|av_readdata_pre\(5))))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(5),
	datad => \inst7|spi_spi_control_port_translator|av_readdata_pre\(5),
	combout => \inst7|rsp_xbar_mux_001|src_data[5]~83_combout\);

-- Location: LCFF_X29_Y23_N3
\inst7|data_ctr_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(5));

-- Location: LCFF_X29_Y23_N13
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[5]~8_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X29_Y23_N2
\inst7|rsp_xbar_mux_001|src_data[5]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[5]~84_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)) # ((\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) 
-- & \inst7|data_ctr_s1_translator|av_readdata_pre\(5))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ctr_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(5),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \inst7|rsp_xbar_mux_001|src_data[5]~84_combout\);

-- Location: LCFF_X28_Y22_N17
\inst7|data_ch9_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(5));

-- Location: LCFF_X28_Y22_N7
\inst7|data_ch1_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[5]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X28_Y22_N16
\inst7|rsp_xbar_mux_001|src_data[5]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[5]~85_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch1_s1_translator|av_readdata_pre\(5)) # ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|data_ch9_s1_translator|av_readdata_pre\(5))))) # (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(5),
	datad => \inst7|data_ch1_s1_translator|av_readdata_pre\(5),
	combout => \inst7|rsp_xbar_mux_001|src_data[5]~85_combout\);

-- Location: LCCOMB_X34_Y22_N10
\inst7|rsp_xbar_mux_001|src_data[5]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[5]~86_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(5)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(5) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(5) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(5),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[5]~86_combout\);

-- Location: LCCOMB_X34_Y22_N24
\inst7|rsp_xbar_mux_001|src_data[5]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[5]~87_combout\ = (\inst7|rsp_xbar_mux_001|src_data[5]~84_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[5]~83_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[5]~85_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[5]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[5]~84_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[5]~83_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[5]~85_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[5]~86_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[5]~87_combout\);

-- Location: LCCOMB_X38_Y22_N18
\inst7|cpu|av_ld_byte0_data_nxt[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data_nxt[5]~7_combout\ = (\inst7|cpu|av_ld_rshift8~1_combout\ & ((\inst7|rsp_xbar_mux_001|src_data[5]~82_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[5]~87_combout\)))) # (!\inst7|cpu|av_ld_rshift8~1_combout\ & 
-- (((\inst7|cpu|av_ld_byte1_data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_rshift8~1_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[5]~82_combout\,
	datac => \inst7|cpu|av_ld_byte1_data\(5),
	datad => \inst7|rsp_xbar_mux_001|src_data[5]~87_combout\,
	combout => \inst7|cpu|av_ld_byte0_data_nxt[5]~7_combout\);

-- Location: LCCOMB_X38_Y20_N14
\inst7|rsp_xbar_mux_001|src_data[23]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[23]~88_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(23)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(23),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[23]~88_combout\);

-- Location: LCCOMB_X37_Y19_N24
\inst7|rsp_xbar_mux_001|src_data[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data\(23) = (\inst7|rsp_xbar_mux_001|src_data[23]~88_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[23]~88_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data\(23));

-- Location: LCCOMB_X38_Y21_N26
\inst7|rsp_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_payload~1_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6) & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X38_Y21_N4
\inst7|rsp_xbar_mux_001|src_data[22]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[22]~89_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & \inst7|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[22]~89_combout\);

-- Location: LCCOMB_X38_Y21_N12
\inst7|rsp_xbar_mux_001|src_data[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data\(22) = (\inst7|rsp_xbar_mux_001|src_payload~1_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[22]~89_combout\) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(22) & \inst7|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(22),
	datab => \inst7|rsp_xbar_mux_001|src_payload~1_combout\,
	datac => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[22]~89_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data\(22));

-- Location: LCCOMB_X41_Y21_N0
\inst7|rsp_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_payload~3_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X41_Y21_N18
\inst7|rsp_xbar_mux_001|src_data[20]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[20]~91_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & \inst7|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[20]~91_combout\);

-- Location: LCCOMB_X41_Y21_N2
\inst7|rsp_xbar_mux_001|src_data[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data\(20) = (\inst7|rsp_xbar_mux_001|src_data[20]~91_combout\) # ((\inst7|rsp_xbar_mux_001|src_payload~3_combout\) # ((\inst7|rsp_xbar_demux|src1_valid~combout\ & \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[20]~91_combout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(20),
	datad => \inst7|rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data\(20));

-- Location: LCCOMB_X40_Y21_N24
\inst7|rsp_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_payload~4_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X40_Y21_N18
\inst7|rsp_xbar_mux_001|src_data[19]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[19]~92_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(19)) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19))))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \inst7|rsp_xbar_mux_001|src_data[19]~92_combout\);

-- Location: LCCOMB_X40_Y21_N2
\inst7|rsp_xbar_mux_001|src_data[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data\(19) = (\inst7|rsp_xbar_mux_001|src_data[19]~92_combout\) # ((\inst7|rsp_xbar_mux_001|src_payload~4_combout\) # ((\inst7|rsp_xbar_demux|src1_valid~combout\ & \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[19]~92_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_payload~4_combout\,
	datad => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst7|rsp_xbar_mux_001|src_data\(19));

-- Location: LCCOMB_X37_Y19_N10
\inst7|rsp_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_payload~6_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X38_Y21_N24
\inst7|rsp_xbar_mux_001|src_data[16]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[16]~94_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst7|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(16))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) & (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datab => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[16]~94_combout\);

-- Location: LCCOMB_X38_Y21_N14
\inst7|rsp_xbar_mux_001|src_data[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data\(16) = (\inst7|rsp_xbar_mux_001|src_payload~6_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[16]~94_combout\) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(16) & \inst7|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_payload~6_combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(16),
	datac => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[16]~94_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data\(16));

-- Location: LCFF_X38_Y19_N15
\inst7|width_adapter_001|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~17_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(14));

-- Location: LCCOMB_X37_Y19_N28
\inst7|rsp_xbar_mux_001|src_data[14]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[14]~95_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(14)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ 
-- & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14),
	datad => \inst7|width_adapter_001|data_reg\(14),
	combout => \inst7|rsp_xbar_mux_001|src_data[14]~95_combout\);

-- Location: LCFF_X36_Y22_N1
\inst7|spi_spi_control_port_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(14),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(14));

-- Location: LCFF_X36_Y22_N3
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|woverflow~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X36_Y22_N0
\inst7|rsp_xbar_mux_001|src_data[14]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[14]~96_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & \inst7|spi_spi_control_port_translator|av_readdata_pre\(14))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|spi_spi_control_port_translator|av_readdata_pre\(14),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	combout => \inst7|rsp_xbar_mux_001|src_data[14]~96_combout\);

-- Location: LCCOMB_X36_Y22_N4
\inst7|rsp_xbar_mux_001|src_data[14]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[14]~97_combout\ = (\inst7|rsp_xbar_mux_001|src_data[14]~103_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[14]~95_combout\) # ((\inst7|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[14]~103_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[14]~95_combout\,
	datad => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst7|rsp_xbar_mux_001|src_data[14]~97_combout\);

-- Location: LCCOMB_X38_Y19_N18
\inst7|width_adapter_001|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~4_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & ((\inst7|width_adapter_001|data_reg\(1)) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1),
	combout => \inst7|width_adapter_001|data_reg~4_combout\);

-- Location: LCFF_X33_Y21_N9
\inst7|uart|the_nios_uart_regs|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data[1]~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(1));

-- Location: LCFF_X30_Y22_N17
\inst7|spi|data_to_cpu[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[1]~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(1));

-- Location: LCFF_X29_Y24_N5
\inst7|data_ctr|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(1));

-- Location: LCCOMB_X29_Y24_N6
\inst7|jtag_uart|av_readdata[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[1]~2_combout\ = (\inst7|jtag_uart|read_0~regout\ & ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1)))) # (!\inst7|jtag_uart|read_0~regout\ & 
-- (\inst7|jtag_uart|ien_AE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|ien_AE~regout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	datac => \inst7|jtag_uart|read_0~regout\,
	combout => \inst7|jtag_uart|av_readdata[1]~2_combout\);

-- Location: LCFF_X30_Y23_N15
\inst7|data_ch9|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(1));

-- Location: LCFF_X30_Y23_N23
\inst7|data_ch1|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(1));

-- Location: LCFF_X34_Y20_N5
\inst7|uart|the_nios_uart_regs|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(9));

-- Location: LCFF_X34_Y20_N7
\inst7|spi|data_to_cpu[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[9]~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(9));

-- Location: LCFF_X29_Y24_N9
\inst7|data_ctr|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(9));

-- Location: LCFF_X30_Y23_N9
\inst7|data_ch9|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(9));

-- Location: LCFF_X30_Y23_N27
\inst7|data_ch1|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(9));

-- Location: LCCOMB_X40_Y20_N0
\inst7|width_adapter_001|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~5_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & ((\inst7|width_adapter_001|data_reg\(9)) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(9),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9),
	combout => \inst7|width_adapter_001|data_reg~5_combout\);

-- Location: LCFF_X29_Y23_N9
\inst7|data_ctr|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(7));

-- Location: LCCOMB_X29_Y23_N22
\inst7|jtag_uart|av_readdata[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[7]~3_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) & \inst7|jtag_uart|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	datad => \inst7|jtag_uart|read_0~regout\,
	combout => \inst7|jtag_uart|av_readdata[7]~3_combout\);

-- Location: LCCOMB_X38_Y19_N24
\inst7|width_adapter_001|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~7_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & ((\inst7|width_adapter_001|data_reg\(0)) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(0),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(0),
	combout => \inst7|width_adapter_001|data_reg~7_combout\);

-- Location: LCFF_X37_Y19_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(0));

-- Location: LCCOMB_X31_Y22_N10
\inst7|jtag_uart|av_readdata[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[0]~4_combout\ = (\inst7|jtag_uart|read_0~regout\ & (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0))) # (!\inst7|jtag_uart|read_0~regout\ & 
-- ((\inst7|jtag_uart|ien_AF~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	datac => \inst7|jtag_uart|read_0~regout\,
	datad => \inst7|jtag_uart|ien_AF~regout\,
	combout => \inst7|jtag_uart|av_readdata[0]~4_combout\);

-- Location: LCFF_X30_Y22_N31
\inst7|data_ch1|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(0));

-- Location: LCFF_X31_Y22_N3
\inst7|data_ctr|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(0));

-- Location: LCFF_X30_Y22_N27
\inst7|data_ch9|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(0));

-- Location: LCCOMB_X42_Y26_N12
\inst7|cpu|D_logic_op_raw[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_logic_op_raw[1]~1_combout\ = (\inst7|cpu|Equal2~5_combout\ & ((\inst7|cpu|D_iw\(15)))) # (!\inst7|cpu|Equal2~5_combout\ & (\inst7|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|Equal2~5_combout\,
	datac => \inst7|cpu|D_iw\(4),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_logic_op_raw[1]~1_combout\);

-- Location: LCCOMB_X37_Y25_N8
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~6_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~regout\))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(1),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~6_combout\);

-- Location: LCCOMB_X37_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~7_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~6_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~6_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~7_combout\);

-- Location: LCFF_X36_Y25_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~regout\);

-- Location: LCCOMB_X37_Y25_N6
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~10_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~regout\))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(2),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~10_combout\);

-- Location: LCCOMB_X36_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~12_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~12_combout\);

-- Location: LCCOMB_X36_Y24_N18
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~18_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~18_combout\);

-- Location: LCFF_X33_Y21_N5
\inst7|uart|the_nios_uart_regs|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data[3]~14_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(3));

-- Location: LCFF_X33_Y21_N23
\inst7|spi|data_to_cpu[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[3]~17_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(3));

-- Location: LCCOMB_X36_Y26_N12
\inst7|cpu|D_ctrl_shift_logical~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_shift_logical~1_combout\ = (\inst7|cpu|D_iw\(15) & (!\inst7|cpu|D_iw\(16) & \inst7|cpu|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(15),
	datab => \inst7|cpu|D_iw\(16),
	datad => \inst7|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst7|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCFF_X29_Y24_N29
\inst7|data_ctr|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(4));

-- Location: LCCOMB_X29_Y24_N22
\inst7|jtag_uart|av_readdata[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[4]~6_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) & \inst7|jtag_uart|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	datac => \inst7|jtag_uart|read_0~regout\,
	combout => \inst7|jtag_uart|av_readdata[4]~6_combout\);

-- Location: LCFF_X37_Y18_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(2),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82_regout\);

-- Location: LCFF_X38_Y18_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(2),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98_regout\);

-- Location: LCFF_X38_Y18_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(2),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66_regout\);

-- Location: LCCOMB_X38_Y18_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~66_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\);

-- Location: LCFF_X37_Y18_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114_regout\);

-- Location: LCCOMB_X37_Y18_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~82_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\);

-- Location: LCFF_X38_Y17_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(2),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34_regout\);

-- Location: LCFF_X37_Y17_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(2),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18_regout\);

-- Location: LCFF_X37_Y17_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(2),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2_regout\);

-- Location: LCCOMB_X37_Y17_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~2_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~18_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\);

-- Location: LCFF_X38_Y17_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(2),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50_regout\);

-- Location: LCCOMB_X38_Y17_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~50_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~34_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\);

-- Location: LCCOMB_X40_Y18_N30
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132_combout\);

-- Location: LCFF_X36_Y21_N17
\inst7|uart|the_nios_uart_rx|rx_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_data\(2));

-- Location: LCCOMB_X36_Y21_N16
\inst7|uart|the_nios_uart_regs|selected_read_data[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[2]~0_combout\ = (\inst7|spi|Equal0~2_combout\ & ((\inst7|uart|the_nios_uart_rx|rx_data\(2)) # ((\inst7|uart|the_nios_uart_regs|tx_data\(2) & \inst7|spi|Equal0~1_combout\)))) # 
-- (!\inst7|spi|Equal0~2_combout\ & (\inst7|uart|the_nios_uart_regs|tx_data\(2) & ((\inst7|spi|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~2_combout\,
	datab => \inst7|uart|the_nios_uart_regs|tx_data\(2),
	datac => \inst7|uart|the_nios_uart_rx|rx_data\(2),
	datad => \inst7|spi|Equal0~1_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[2]~0_combout\);

-- Location: LCCOMB_X36_Y21_N10
\inst7|uart|the_nios_uart_regs|selected_read_data~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data~1_combout\ = (\inst7|uart|the_nios_uart_rx|break_detect~regout\ & (!\inst7|cpu|W_alu_result\(4) & (\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|break_detect~regout\,
	datab => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data~1_combout\);

-- Location: LCCOMB_X36_Y21_N0
\inst7|uart|the_nios_uart_regs|selected_read_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[2]~2_combout\ = (\inst7|uart|the_nios_uart_regs|selected_read_data~1_combout\) # ((\inst7|uart|the_nios_uart_regs|selected_read_data[2]~0_combout\) # ((\inst7|uart|the_nios_uart_regs|control_reg\(2) & 
-- \inst7|spi|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|selected_read_data~1_combout\,
	datab => \inst7|uart|the_nios_uart_regs|control_reg\(2),
	datac => \inst7|uart|the_nios_uart_regs|selected_read_data[2]~0_combout\,
	datad => \inst7|spi|Equal0~0_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[2]~2_combout\);

-- Location: LCFF_X31_Y19_N9
\inst7|spi|spi_slave_select_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(2));

-- Location: LCFF_X30_Y19_N17
\inst7|spi|endofpacketvalue_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(2));

-- Location: LCCOMB_X31_Y19_N8
\inst7|spi|p1_data_to_cpu[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[2]~0_combout\ = (\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|spi_slave_select_reg\(2)))) # (!\inst7|cpu|W_alu_result\(2) & (\inst7|spi|endofpacketvalue_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|endofpacketvalue_reg\(2),
	datac => \inst7|spi|spi_slave_select_reg\(2),
	combout => \inst7|spi|p1_data_to_cpu[2]~0_combout\);

-- Location: LCFF_X30_Y19_N19
\inst7|spi|rx_holding_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|shift_reg\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rx_holding_reg\(2));

-- Location: LCCOMB_X30_Y22_N10
\inst7|spi|data_to_cpu[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|data_to_cpu[1]~0_combout\ = \inst7|cpu|W_alu_result\(3) $ (((\inst7|cpu|W_alu_result\(2) & \inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|data_to_cpu[1]~0_combout\);

-- Location: LCCOMB_X30_Y22_N12
\inst7|spi|p1_data_to_cpu[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[2]~1_combout\ = (\inst7|spi|data_to_cpu[1]~0_combout\ & (\inst7|spi|p1_data_to_cpu[2]~0_combout\ & ((\inst7|cpu|W_alu_result\(4))))) # (!\inst7|spi|data_to_cpu[1]~0_combout\ & (((\inst7|spi|rx_holding_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|data_to_cpu[1]~0_combout\,
	datab => \inst7|spi|p1_data_to_cpu[2]~0_combout\,
	datac => \inst7|spi|rx_holding_reg\(2),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|spi|p1_data_to_cpu[2]~1_combout\);

-- Location: LCFF_X27_Y23_N17
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(7));

-- Location: LCCOMB_X29_Y23_N24
\inst7|data_ctr|read_mux_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(2) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(7) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(7),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ctr|read_mux_out\(2));

-- Location: LCFF_X27_Y22_N25
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(97));

-- Location: LCCOMB_X28_Y22_N8
\inst7|data_ch9|read_mux_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(2) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(97) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(97),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch9|read_mux_out\(2));

-- Location: LCFF_X25_Y22_N25
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(17));

-- Location: LCCOMB_X28_Y22_N12
\inst7|data_ch1|read_mux_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(2) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(17) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(17),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch1|read_mux_out\(2));

-- Location: LCFF_X38_Y18_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(10),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106_regout\);

-- Location: LCFF_X38_Y18_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(10),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74_regout\);

-- Location: LCCOMB_X38_Y18_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\);

-- Location: LCFF_X38_Y17_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(10),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42_regout\);

-- Location: LCFF_X37_Y17_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(10),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26_regout\);

-- Location: LCFF_X37_Y17_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10_regout\);

-- Location: LCCOMB_X37_Y17_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~26_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\);

-- Location: LCFF_X38_Y17_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58_regout\);

-- Location: LCCOMB_X38_Y17_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\);

-- Location: LCFF_X34_Y19_N15
\inst7|spi|spi_slave_select_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(10),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(10));

-- Location: LCCOMB_X34_Y19_N14
\inst7|spi|p1_data_to_cpu[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[10]~2_combout\ = (\inst7|spi|data_to_cpu[3]~1_combout\ & ((\inst7|cpu|W_alu_result\(3) & (\inst7|spi|SSO_reg~regout\)) # (!\inst7|cpu|W_alu_result\(3) & ((\inst7|spi|spi_slave_select_reg\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|data_to_cpu[3]~1_combout\,
	datab => \inst7|spi|SSO_reg~regout\,
	datac => \inst7|spi|spi_slave_select_reg\(10),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|p1_data_to_cpu[10]~2_combout\);

-- Location: LCFF_X35_Y19_N25
\inst7|spi|endofpacketvalue_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(10),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(10));

-- Location: LCCOMB_X35_Y19_N20
\inst7|spi|p1_data_to_cpu[10]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[10]~3_combout\ = (\inst7|spi|p1_data_to_cpu[10]~2_combout\) # ((\inst7|spi|endofpacketvalue_reg\(10) & (\inst7|spi|Equal0~3_combout\ & \inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(10),
	datab => \inst7|spi|Equal0~3_combout\,
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|spi|p1_data_to_cpu[10]~2_combout\,
	combout => \inst7|spi|p1_data_to_cpu[10]~3_combout\);

-- Location: LCCOMB_X30_Y21_N2
\inst7|jtag_uart|ac~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|ac~0_combout\ = (\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\) # (\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0_regout\,
	combout => \inst7|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X30_Y21_N26
\inst7|jtag_uart|ac~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|ac~1_combout\ = (\inst7|jtag_uart|ac~0_combout\) # ((\inst7|jtag_uart|ac~regout\ & ((!\inst7|jtag_uart|ien_AE~2_combout\) # (!\inst7|cpu|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(10),
	datab => \inst7|jtag_uart|ac~0_combout\,
	datac => \inst7|jtag_uart|ac~regout\,
	datad => \inst7|jtag_uart|ien_AE~2_combout\,
	combout => \inst7|jtag_uart|ac~1_combout\);

-- Location: LCCOMB_X38_Y19_N0
\inst7|width_adapter_001|data_reg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~10_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15)) # 
-- (\inst7|width_adapter_001|data_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(15),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~10_combout\);

-- Location: LCFF_X37_Y19_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(15));

-- Location: LCFF_X35_Y19_N11
\inst7|spi|data_to_cpu[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[15]~21_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(15));

-- Location: LCFF_X30_Y21_N13
\inst7|jtag_uart|rvalid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|rvalid~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|rvalid~regout\);

-- Location: LCCOMB_X32_Y19_N16
\inst7|spi|ROE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|ROE~0_combout\ = (\inst7|spi|RRDY~regout\ & ((\inst7|spi|transmitting~5_combout\) # ((!\inst7|spi|status_wr_strobe~combout\ & \inst7|spi|ROE~regout\)))) # (!\inst7|spi|RRDY~regout\ & (!\inst7|spi|status_wr_strobe~combout\ & 
-- (\inst7|spi|ROE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|RRDY~regout\,
	datab => \inst7|spi|status_wr_strobe~combout\,
	datac => \inst7|spi|ROE~regout\,
	datad => \inst7|spi|transmitting~5_combout\,
	combout => \inst7|spi|ROE~0_combout\);

-- Location: LCFF_X32_Y19_N1
\inst7|spi|data_rd_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_rd_strobe~combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_rd_strobe~regout\);

-- Location: LCCOMB_X32_Y19_N24
\inst7|spi|RRDY~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|RRDY~0_combout\ = (\inst7|spi|transmitting~5_combout\) # ((!\inst7|spi|status_wr_strobe~combout\ & (\inst7|spi|RRDY~regout\ & !\inst7|spi|data_rd_strobe~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|transmitting~5_combout\,
	datab => \inst7|spi|status_wr_strobe~combout\,
	datac => \inst7|spi|RRDY~regout\,
	datad => \inst7|spi|data_rd_strobe~regout\,
	combout => \inst7|spi|RRDY~0_combout\);

-- Location: LCFF_X32_Y19_N3
\inst7|spi|rd_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_rd_strobe~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rd_strobe~regout\);

-- Location: LCCOMB_X32_Y19_N0
\inst7|spi|p1_data_rd_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_rd_strobe~combout\ = (\inst7|spi|p1_wr_strobe~2_combout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & (\inst7|spi|Equal0~2_combout\ & !\inst7|spi|rd_strobe~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_wr_strobe~2_combout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|spi|Equal0~2_combout\,
	datad => \inst7|spi|rd_strobe~regout\,
	combout => \inst7|spi|p1_data_rd_strobe~combout\);

-- Location: LCFF_X28_Y20_N17
\inst7|spi|endofpacketvalue_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|endofpacketvalue_reg[1]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(1));

-- Location: LCFF_X30_Y19_N21
\inst7|spi|rx_holding_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|rx_holding_reg[3]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rx_holding_reg\(3));

-- Location: LCCOMB_X30_Y19_N16
\inst7|spi|EOP~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~1_combout\ = (\inst7|spi|rx_holding_reg\(3) & (\inst7|spi|endofpacketvalue_reg\(3) & (\inst7|spi|endofpacketvalue_reg\(2) $ (!\inst7|spi|rx_holding_reg\(2))))) # (!\inst7|spi|rx_holding_reg\(3) & (!\inst7|spi|endofpacketvalue_reg\(3) & 
-- (\inst7|spi|endofpacketvalue_reg\(2) $ (!\inst7|spi|rx_holding_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|rx_holding_reg\(3),
	datab => \inst7|spi|endofpacketvalue_reg\(3),
	datac => \inst7|spi|endofpacketvalue_reg\(2),
	datad => \inst7|spi|rx_holding_reg\(2),
	combout => \inst7|spi|EOP~1_combout\);

-- Location: LCFF_X30_Y19_N25
\inst7|spi|endofpacketvalue_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|endofpacketvalue_reg[7]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(7));

-- Location: LCCOMB_X30_Y20_N24
\inst7|spi|EOP~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~8_combout\ = (\inst7|spi|endofpacketvalue_reg\(7) & (\inst7|cpu|d_writedata\(7) & (\inst7|cpu|d_writedata\(6) $ (!\inst7|spi|endofpacketvalue_reg\(6))))) # (!\inst7|spi|endofpacketvalue_reg\(7) & (!\inst7|cpu|d_writedata\(7) & 
-- (\inst7|cpu|d_writedata\(6) $ (!\inst7|spi|endofpacketvalue_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(7),
	datab => \inst7|cpu|d_writedata\(6),
	datac => \inst7|cpu|d_writedata\(7),
	datad => \inst7|spi|endofpacketvalue_reg\(6),
	combout => \inst7|spi|EOP~8_combout\);

-- Location: LCFF_X35_Y19_N17
\inst7|spi|endofpacketvalue_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(15),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(15));

-- Location: LCFF_X35_Y19_N5
\inst7|spi|endofpacketvalue_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|endofpacketvalue_reg[14]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(14));

-- Location: LCFF_X35_Y19_N15
\inst7|spi|endofpacketvalue_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|endofpacketvalue_reg[13]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(13));

-- Location: LCFF_X35_Y19_N19
\inst7|spi|endofpacketvalue_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(12),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(12));

-- Location: LCCOMB_X35_Y19_N16
\inst7|spi|EOP~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~11_combout\ = (!\inst7|spi|endofpacketvalue_reg\(14) & (!\inst7|spi|endofpacketvalue_reg\(13) & (!\inst7|spi|endofpacketvalue_reg\(15) & !\inst7|spi|endofpacketvalue_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(14),
	datab => \inst7|spi|endofpacketvalue_reg\(13),
	datac => \inst7|spi|endofpacketvalue_reg\(15),
	datad => \inst7|spi|endofpacketvalue_reg\(12),
	combout => \inst7|spi|EOP~11_combout\);

-- Location: LCFF_X35_Y19_N7
\inst7|spi|endofpacketvalue_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(11),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(11));

-- Location: LCFF_X35_Y19_N13
\inst7|spi|endofpacketvalue_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(9),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(9));

-- Location: LCFF_X35_Y19_N3
\inst7|spi|endofpacketvalue_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(8));

-- Location: LCCOMB_X35_Y19_N24
\inst7|spi|EOP~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~12_combout\ = (!\inst7|spi|endofpacketvalue_reg\(11) & (!\inst7|spi|endofpacketvalue_reg\(8) & (!\inst7|spi|endofpacketvalue_reg\(10) & !\inst7|spi|endofpacketvalue_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(11),
	datab => \inst7|spi|endofpacketvalue_reg\(8),
	datac => \inst7|spi|endofpacketvalue_reg\(10),
	datad => \inst7|spi|endofpacketvalue_reg\(9),
	combout => \inst7|spi|EOP~12_combout\);

-- Location: LCCOMB_X32_Y19_N20
\inst7|spi|EOP~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~13_combout\ = (\inst7|spi|EOP~12_combout\ & \inst7|spi|EOP~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|EOP~12_combout\,
	datad => \inst7|spi|EOP~11_combout\,
	combout => \inst7|spi|EOP~13_combout\);

-- Location: LCCOMB_X33_Y20_N14
\inst7|uart|the_nios_uart_tx|tx_shift_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|tx_shift_empty~0_combout\ = (\inst7|uart|the_nios_uart_tx|tx_ready~regout\) # (\inst7|uart|the_nios_uart_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|tx_ready~regout\,
	datad => \inst7|uart|the_nios_uart_tx|WideOr0~combout\,
	combout => \inst7|uart|the_nios_uart_tx|tx_shift_empty~0_combout\);

-- Location: LCCOMB_X37_Y21_N16
\inst7|uart|the_nios_uart_rx|framing_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|framing_error~0_combout\ = (!\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & (!\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9) & 
-- \inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3~regout\,
	combout => \inst7|uart|the_nios_uart_rx|framing_error~0_combout\);

-- Location: LCCOMB_X33_Y20_N12
\inst7|uart|the_nios_uart_rx|rx_rd_strobe_onset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|rx_rd_strobe_onset~0_combout\ = (\inst7|spi|Equal0~2_combout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & (\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\ & 
-- !\inst7|uart_s1_translator|end_begintransfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~2_combout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\,
	datad => \inst7|uart_s1_translator|end_begintransfer~regout\,
	combout => \inst7|uart|the_nios_uart_rx|rx_rd_strobe_onset~0_combout\);

-- Location: LCCOMB_X29_Y21_N6
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & \inst7|jtag_uart|fifo_wr~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \inst7|jtag_uart|fifo_wr~regout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X28_Y21_N24
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCFF_X28_Y26_N17
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~regout\);

-- Location: LCFF_X28_Y26_N11
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate2~regout\);

-- Location: LCCOMB_X28_Y26_N10
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate2~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCFF_X27_Y25_N5
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~regout\);

-- Location: LCFF_X27_Y25_N9
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write2~regout\);

-- Location: LCCOMB_X27_Y25_N8
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write2~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~1_combout\);

-- Location: LCCOMB_X29_Y25_N20
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~1_combout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: LCCOMB_X37_Y24_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\);

-- Location: LCFF_X45_Y25_N7
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(2));

-- Location: LCCOMB_X45_Y25_N0
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(2),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X29_Y21_N2
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X29_Y21_N4
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (!\inst7|jtag_uart|r_val~0_combout\))) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \inst7|jtag_uart|r_val~0_combout\,
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X46_Y25_N7
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X46_Y25_N20
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(5),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: LCCOMB_X41_Y18_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\);

-- Location: LCFF_X32_Y26_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]~regout\);

-- Location: LCCOMB_X33_Y26_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (((!\inst7|cpu_data_master_translator|write_accepted~regout\ & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18_combout\);

-- Location: LCFF_X36_Y24_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X41_Y24_N10
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~29_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~29_combout\);

-- Location: LCCOMB_X40_Y20_N14
\inst7|width_adapter_001|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~11_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13)) # 
-- (\inst7|width_adapter_001|data_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(13),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~11_combout\);

-- Location: LCFF_X41_Y19_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(13));

-- Location: LCFF_X35_Y19_N9
\inst7|spi|data_to_cpu[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[13]~22_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(13));

-- Location: LCCOMB_X37_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~31_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~31_combout\);

-- Location: LCCOMB_X38_Y19_N2
\inst7|width_adapter_001|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~12_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12)) # 
-- (\inst7|width_adapter_001|data_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(12),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~12_combout\);

-- Location: LCFF_X35_Y19_N23
\inst7|spi|data_to_cpu[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[12]~23_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(12));

-- Location: LCCOMB_X38_Y19_N6
\inst7|width_adapter_001|data_reg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~13_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11)) # 
-- (\inst7|width_adapter_001|data_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(11),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~13_combout\);

-- Location: LCFF_X41_Y19_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(11));

-- Location: LCFF_X35_Y19_N29
\inst7|spi|data_to_cpu[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[11]~24_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(11));

-- Location: LCFF_X34_Y22_N15
\inst7|uart|the_nios_uart_regs|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(8));

-- Location: LCFF_X34_Y22_N3
\inst7|spi|data_to_cpu[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[8]~28_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(8));

-- Location: LCFF_X31_Y22_N21
\inst7|data_ctr|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(8));

-- Location: LCFF_X28_Y22_N25
\inst7|data_ch9|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(8));

-- Location: LCFF_X28_Y22_N27
\inst7|data_ch1|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(8));

-- Location: LCCOMB_X40_Y20_N26
\inst7|width_adapter_001|data_reg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~14_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & ((\inst7|width_adapter_001|data_reg\(8)) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(8),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8),
	combout => \inst7|width_adapter_001|data_reg~14_combout\);

-- Location: LCCOMB_X38_Y19_N10
\inst7|width_adapter_001|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~15_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & ((\inst7|width_adapter_001|data_reg\(6)) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(6),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6),
	combout => \inst7|width_adapter_001|data_reg~15_combout\);

-- Location: LCFF_X34_Y22_N7
\inst7|data_ch9|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(6));

-- Location: LCFF_X34_Y22_N1
\inst7|data_ch1|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(6));

-- Location: LCCOMB_X38_Y19_N12
\inst7|width_adapter_001|data_reg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~16_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & ((\inst7|width_adapter_001|data_reg\(5)) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(5),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5),
	combout => \inst7|width_adapter_001|data_reg~16_combout\);

-- Location: LCFF_X34_Y20_N21
\inst7|uart|the_nios_uart_regs|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data[5]~23_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(5));

-- Location: LCFF_X34_Y20_N17
\inst7|spi|data_to_cpu[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[5]~35_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(5));

-- Location: LCFF_X29_Y23_N15
\inst7|data_ctr|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(5));

-- Location: LCCOMB_X29_Y23_N12
\inst7|jtag_uart|av_readdata[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[5]~8_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) & \inst7|jtag_uart|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	datad => \inst7|jtag_uart|read_0~regout\,
	combout => \inst7|jtag_uart|av_readdata[5]~8_combout\);

-- Location: LCFF_X28_Y22_N5
\inst7|data_ch9|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(5));

-- Location: LCFF_X28_Y22_N31
\inst7|data_ch1|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(5));

-- Location: LCCOMB_X40_Y20_N2
\inst7|cpu|av_ld_byte3_data_nxt~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~17_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ 
-- & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(13),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCCOMB_X38_Y19_N14
\inst7|width_adapter_001|data_reg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~17_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14)) # 
-- (\inst7|width_adapter_001|data_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(14),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~17_combout\);

-- Location: LCFF_X35_Y19_N31
\inst7|spi|data_to_cpu[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[14]~36_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(14));

-- Location: LCFF_X30_Y21_N23
\inst7|jtag_uart|woverflow\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|woverflow~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|woverflow~regout\);

-- Location: LCFF_X38_Y18_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(1),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65_regout\);

-- Location: LCFF_X37_Y18_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113_regout\);

-- Location: LCFF_X38_Y17_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(1),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33_regout\);

-- Location: LCFF_X37_Y17_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(1),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17_regout\);

-- Location: LCFF_X37_Y17_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(1),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_regout\);

-- Location: LCCOMB_X37_Y17_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~17_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\);

-- Location: LCFF_X38_Y17_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(1),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49_regout\);

-- Location: LCCOMB_X38_Y17_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~140_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~33_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~49_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\);

-- Location: LCFF_X36_Y21_N9
\inst7|uart|the_nios_uart_rx|rx_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_data\(1));

-- Location: LCCOMB_X36_Y21_N8
\inst7|uart|the_nios_uart_regs|selected_read_data[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[1]~3_combout\ = (\inst7|spi|Equal0~2_combout\ & ((\inst7|uart|the_nios_uart_rx|rx_data\(1)) # ((\inst7|uart|the_nios_uart_regs|tx_data\(1) & \inst7|spi|Equal0~1_combout\)))) # 
-- (!\inst7|spi|Equal0~2_combout\ & (\inst7|uart|the_nios_uart_regs|tx_data\(1) & ((\inst7|spi|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~2_combout\,
	datab => \inst7|uart|the_nios_uart_regs|tx_data\(1),
	datac => \inst7|uart|the_nios_uart_rx|rx_data\(1),
	datad => \inst7|spi|Equal0~1_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[1]~3_combout\);

-- Location: LCCOMB_X36_Y21_N18
\inst7|uart|the_nios_uart_regs|selected_read_data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data~4_combout\ = (!\inst7|cpu|W_alu_result\(2) & (\inst7|uart|the_nios_uart_rx|framing_error~regout\ & (\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|uart|the_nios_uart_rx|framing_error~regout\,
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data~4_combout\);

-- Location: LCCOMB_X33_Y21_N8
\inst7|uart|the_nios_uart_regs|selected_read_data[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[1]~5_combout\ = (\inst7|uart|the_nios_uart_regs|selected_read_data~4_combout\) # ((\inst7|uart|the_nios_uart_regs|selected_read_data[1]~3_combout\) # ((\inst7|spi|Equal0~0_combout\ & 
-- \inst7|uart|the_nios_uart_regs|control_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|selected_read_data~4_combout\,
	datab => \inst7|spi|Equal0~0_combout\,
	datac => \inst7|uart|the_nios_uart_regs|selected_read_data[1]~3_combout\,
	datad => \inst7|uart|the_nios_uart_regs|control_reg\(1),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[1]~5_combout\);

-- Location: LCFF_X31_Y19_N1
\inst7|spi|spi_slave_select_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(1),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(1));

-- Location: LCCOMB_X31_Y19_N0
\inst7|spi|p1_data_to_cpu[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[1]~4_combout\ = (\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|spi_slave_select_reg\(1)))) # (!\inst7|cpu|W_alu_result\(2) & (\inst7|spi|endofpacketvalue_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|endofpacketvalue_reg\(1),
	datac => \inst7|spi|spi_slave_select_reg\(1),
	combout => \inst7|spi|p1_data_to_cpu[1]~4_combout\);

-- Location: LCCOMB_X30_Y22_N16
\inst7|spi|p1_data_to_cpu[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[1]~5_combout\ = (\inst7|spi|data_to_cpu[1]~0_combout\ & (((\inst7|spi|p1_data_to_cpu[1]~4_combout\ & \inst7|cpu|W_alu_result\(4))))) # (!\inst7|spi|data_to_cpu[1]~0_combout\ & (\inst7|spi|rx_holding_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|data_to_cpu[1]~0_combout\,
	datab => \inst7|spi|rx_holding_reg\(1),
	datac => \inst7|spi|p1_data_to_cpu[1]~4_combout\,
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|spi|p1_data_to_cpu[1]~5_combout\);

-- Location: LCFF_X28_Y23_N25
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(8));

-- Location: LCCOMB_X29_Y24_N4
\inst7|data_ctr|read_mux_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(1) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(8) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(8),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ctr|read_mux_out\(1));

-- Location: LCFF_X29_Y22_N9
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(98));

-- Location: LCCOMB_X30_Y23_N14
\inst7|data_ch9|read_mux_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(1) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(98) & (!\inst7|cpu|W_alu_result\(2) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(98),
	datab => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_ch9|read_mux_out\(1));

-- Location: LCFF_X30_Y23_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(18));

-- Location: LCCOMB_X30_Y23_N22
\inst7|data_ch1|read_mux_out[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(1) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(18) & (!\inst7|cpu|W_alu_result\(2) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(18),
	datab => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_ch1|read_mux_out\(1));

-- Location: LCCOMB_X34_Y20_N4
\inst7|uart|the_nios_uart_regs|selected_read_data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data~6_combout\ = (!\inst7|cpu|W_alu_result\(4) & (\inst7|uart|the_nios_uart_regs|control_reg\(9) & (\inst7|cpu|W_alu_result\(3) & \inst7|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(4),
	datab => \inst7|uart|the_nios_uart_regs|control_reg\(9),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data~6_combout\);

-- Location: LCFF_X34_Y19_N7
\inst7|spi|spi_slave_select_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(9),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(9));

-- Location: LCCOMB_X34_Y19_N6
\inst7|spi|p1_data_to_cpu[9]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[9]~6_combout\ = (\inst7|cpu|W_alu_result\(4) & \inst7|spi|spi_slave_select_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|spi|spi_slave_select_reg\(9),
	combout => \inst7|spi|p1_data_to_cpu[9]~6_combout\);

-- Location: LCCOMB_X34_Y19_N12
\inst7|spi|data_to_cpu[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|data_to_cpu[8]~2_combout\ = (\inst7|cpu|W_alu_result\(2) & ((!\inst7|cpu|W_alu_result\(4)) # (!\inst7|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|data_to_cpu[8]~2_combout\);

-- Location: LCCOMB_X35_Y19_N12
\inst7|spi|p1_data_to_cpu[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[9]~7_combout\ = (\inst7|cpu|W_alu_result\(2) & (!\inst7|spi|data_to_cpu[8]~3_combout\)) # (!\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|data_to_cpu[8]~3_combout\ & (\inst7|spi|endofpacketvalue_reg\(9))) # 
-- (!\inst7|spi|data_to_cpu[8]~3_combout\ & ((\inst7|spi|EOP~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|data_to_cpu[8]~3_combout\,
	datac => \inst7|spi|endofpacketvalue_reg\(9),
	datad => \inst7|spi|EOP~regout\,
	combout => \inst7|spi|p1_data_to_cpu[9]~7_combout\);

-- Location: LCCOMB_X34_Y19_N0
\inst7|spi|p1_data_to_cpu[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[9]~8_combout\ = (\inst7|spi|data_to_cpu[8]~2_combout\ & ((\inst7|spi|p1_data_to_cpu[9]~7_combout\ & ((\inst7|spi|p1_data_to_cpu[9]~6_combout\))) # (!\inst7|spi|p1_data_to_cpu[9]~7_combout\ & (\inst7|spi|iEOP_reg~regout\)))) # 
-- (!\inst7|spi|data_to_cpu[8]~2_combout\ & (((\inst7|spi|p1_data_to_cpu[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|data_to_cpu[8]~2_combout\,
	datab => \inst7|spi|iEOP_reg~regout\,
	datac => \inst7|spi|p1_data_to_cpu[9]~7_combout\,
	datad => \inst7|spi|p1_data_to_cpu[9]~6_combout\,
	combout => \inst7|spi|p1_data_to_cpu[9]~8_combout\);

-- Location: LCCOMB_X34_Y20_N6
\inst7|spi|p1_data_to_cpu[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[9]~9_combout\ = (\inst7|spi|p1_data_to_cpu[9]~8_combout\ & ((\inst7|cpu|W_alu_result\(3)) # (\inst7|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|p1_data_to_cpu[9]~8_combout\,
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|p1_data_to_cpu[9]~9_combout\);

-- Location: LCCOMB_X29_Y24_N8
\inst7|data_ctr|read_mux_out[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(9) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(0) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(0),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ctr|read_mux_out\(9));

-- Location: LCFF_X29_Y22_N11
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(90));

-- Location: LCCOMB_X30_Y23_N8
\inst7|data_ch9|read_mux_out[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(9) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(90) & (!\inst7|cpu|W_alu_result\(2) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(90),
	datab => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_ch9|read_mux_out\(9));

-- Location: LCFF_X30_Y23_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(10));

-- Location: LCCOMB_X30_Y23_N26
\inst7|data_ch1|read_mux_out[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(9) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(10) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(10),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch1|read_mux_out\(9));

-- Location: LCFF_X37_Y18_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(9),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89_regout\);

-- Location: LCFF_X38_Y18_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(9),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105_regout\);

-- Location: LCFF_X38_Y18_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(9),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73_regout\);

-- Location: LCCOMB_X38_Y18_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\);

-- Location: LCFF_X37_Y18_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(9),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121_regout\);

-- Location: LCCOMB_X37_Y18_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~121_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~143_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\);

-- Location: LCFF_X38_Y17_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57_regout\);

-- Location: LCFF_X38_Y18_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(7),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103_regout\);

-- Location: LCFF_X38_Y18_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(7),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71_regout\);

-- Location: LCCOMB_X38_Y18_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~103_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\);

-- Location: LCFF_X37_Y17_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(7),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23_regout\);

-- Location: LCFF_X37_Y17_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7_regout\);

-- Location: LCCOMB_X37_Y17_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~23_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\);

-- Location: LCFF_X31_Y19_N3
\inst7|spi|spi_slave_select_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(7),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(7));

-- Location: LCCOMB_X31_Y19_N2
\inst7|spi|p1_data_to_cpu[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[7]~10_combout\ = (\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|data_to_cpu[8]~3_combout\) # ((\inst7|spi|spi_slave_select_reg\(7))))) # (!\inst7|cpu|W_alu_result\(2) & (!\inst7|spi|data_to_cpu[8]~3_combout\ & 
-- ((\inst7|spi|RRDY~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|data_to_cpu[8]~3_combout\,
	datac => \inst7|spi|spi_slave_select_reg\(7),
	datad => \inst7|spi|RRDY~regout\,
	combout => \inst7|spi|p1_data_to_cpu[7]~10_combout\);

-- Location: LCCOMB_X32_Y19_N30
\inst7|spi|p1_data_to_cpu[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[7]~11_combout\ = (\inst7|spi|p1_data_to_cpu[7]~10_combout\ & (((\inst7|spi|iRRDY_reg~regout\)) # (!\inst7|spi|data_to_cpu[8]~3_combout\))) # (!\inst7|spi|p1_data_to_cpu[7]~10_combout\ & (\inst7|spi|data_to_cpu[8]~3_combout\ & 
-- ((\inst7|spi|endofpacketvalue_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_to_cpu[7]~10_combout\,
	datab => \inst7|spi|data_to_cpu[8]~3_combout\,
	datac => \inst7|spi|iRRDY_reg~regout\,
	datad => \inst7|spi|endofpacketvalue_reg\(7),
	combout => \inst7|spi|p1_data_to_cpu[7]~11_combout\);

-- Location: LCFF_X28_Y23_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(2));

-- Location: LCCOMB_X29_Y23_N8
\inst7|data_ctr|read_mux_out[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(7) = (!\inst7|cpu|W_alu_result\(2) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(2) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(2),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_ctr|read_mux_out\(7));

-- Location: LCFF_X29_Y19_N11
\inst7|spi|tx_holding_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|tx_holding_reg[1]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_reg\(1));

-- Location: LCFF_X37_Y18_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(0),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80_regout\);

-- Location: LCFF_X38_Y18_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(0),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96_regout\);

-- Location: LCFF_X38_Y18_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(0),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64_regout\);

-- Location: LCCOMB_X38_Y18_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~64_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~96_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\);

-- Location: LCFF_X37_Y18_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(0),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112_regout\);

-- Location: LCCOMB_X37_Y18_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~153_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~80_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~112_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\);

-- Location: LCFF_X38_Y17_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(0),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32_regout\);

-- Location: LCFF_X37_Y17_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(0),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16_regout\);

-- Location: LCFF_X37_Y17_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_regout\);

-- Location: LCCOMB_X37_Y17_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~16_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\);

-- Location: LCFF_X38_Y17_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48_regout\);

-- Location: LCCOMB_X38_Y17_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~155_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~32_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\);

-- Location: LCCOMB_X37_Y19_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~156_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~154_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~157_combout\);

-- Location: LCCOMB_X30_Y23_N10
\inst7|data_clk|read_mux_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk|read_mux_out~0_combout\ = (!\inst7|cpu|W_alu_result\(2) & ((\inst7|cpu|W_alu_result\(3) & (\inst7|data_clk|irq_mask~regout\)) # (!\inst7|cpu|W_alu_result\(3) & 
-- ((GLOBAL(\inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst7|cpu|W_alu_result\(2),
	datac => \inst7|data_clk|irq_mask~regout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	combout => \inst7|data_clk|read_mux_out~0_combout\);

-- Location: LCFF_X25_Y22_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(19));

-- Location: LCCOMB_X30_Y22_N30
\inst7|data_ch1|read_mux_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(0) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(19) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(19),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch1|read_mux_out\(0));

-- Location: LCFF_X27_Y23_N27
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(9));

-- Location: LCCOMB_X31_Y22_N2
\inst7|data_ctr|read_mux_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(0) = (!\inst7|cpu|W_alu_result\(2) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(9) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(9),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_ctr|read_mux_out\(0));

-- Location: LCFF_X27_Y22_N11
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(99));

-- Location: LCCOMB_X30_Y22_N26
\inst7|data_ch9|read_mux_out[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(0) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(99) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(99),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch9|read_mux_out\(0));

-- Location: LCFF_X42_Y22_N27
\inst7|cpu|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_result[27]~38_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(27));

-- Location: LCFF_X42_Y22_N13
\inst7|cpu|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_result[26]~39_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(26));

-- Location: LCCOMB_X36_Y25_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~regout\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1))))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(23) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~regout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCFF_X30_Y20_N11
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(12));

-- Location: LCFF_X38_Y18_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(3),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99_regout\);

-- Location: LCFF_X38_Y18_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(3),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67_regout\);

-- Location: LCCOMB_X38_Y18_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~67_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~99_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\);

-- Location: LCFF_X37_Y17_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(3),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19_regout\);

-- Location: LCFF_X37_Y17_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3_regout\);

-- Location: LCCOMB_X37_Y17_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~19_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\);

-- Location: LCFF_X36_Y21_N25
\inst7|uart|the_nios_uart_rx|rx_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_data\(3));

-- Location: LCCOMB_X36_Y21_N24
\inst7|uart|the_nios_uart_regs|selected_read_data[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[3]~12_combout\ = (\inst7|spi|Equal0~2_combout\ & ((\inst7|uart|the_nios_uart_rx|rx_data\(3)) # ((\inst7|uart|the_nios_uart_regs|tx_data\(3) & \inst7|spi|Equal0~1_combout\)))) # 
-- (!\inst7|spi|Equal0~2_combout\ & (\inst7|uart|the_nios_uart_regs|tx_data\(3) & ((\inst7|spi|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~2_combout\,
	datab => \inst7|uart|the_nios_uart_regs|tx_data\(3),
	datac => \inst7|uart|the_nios_uart_rx|rx_data\(3),
	datad => \inst7|spi|Equal0~1_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[3]~12_combout\);

-- Location: LCCOMB_X35_Y21_N18
\inst7|uart|the_nios_uart_regs|selected_read_data~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data~13_combout\ = (\inst7|cpu|W_alu_result\(3) & (!\inst7|cpu|W_alu_result\(4) & (!\inst7|cpu|W_alu_result\(2) & \inst7|uart|the_nios_uart_rx|rx_overrun~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|uart|the_nios_uart_rx|rx_overrun~regout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data~13_combout\);

-- Location: LCCOMB_X33_Y21_N4
\inst7|uart|the_nios_uart_regs|selected_read_data[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[3]~14_combout\ = (\inst7|uart|the_nios_uart_regs|selected_read_data[3]~12_combout\) # ((\inst7|uart|the_nios_uart_regs|selected_read_data~13_combout\) # ((\inst7|uart|the_nios_uart_regs|control_reg\(3) & 
-- \inst7|spi|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|control_reg\(3),
	datab => \inst7|uart|the_nios_uart_regs|selected_read_data[3]~12_combout\,
	datac => \inst7|uart|the_nios_uart_regs|selected_read_data~13_combout\,
	datad => \inst7|spi|Equal0~0_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[3]~14_combout\);

-- Location: LCFF_X31_Y19_N7
\inst7|spi|spi_slave_select_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(3));

-- Location: LCCOMB_X31_Y19_N6
\inst7|spi|p1_data_to_cpu[3]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[3]~15_combout\ = (\inst7|spi|data_to_cpu[8]~3_combout\ & (((\inst7|cpu|W_alu_result\(2))))) # (!\inst7|spi|data_to_cpu[8]~3_combout\ & ((\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|spi_slave_select_reg\(3)))) # 
-- (!\inst7|cpu|W_alu_result\(2) & (\inst7|spi|ROE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|ROE~regout\,
	datab => \inst7|spi|data_to_cpu[8]~3_combout\,
	datac => \inst7|spi|spi_slave_select_reg\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|p1_data_to_cpu[3]~15_combout\);

-- Location: LCCOMB_X31_Y19_N12
\inst7|spi|p1_data_to_cpu[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[3]~16_combout\ = (\inst7|spi|p1_data_to_cpu[3]~15_combout\ & ((\inst7|spi|iROE_reg~regout\) # ((!\inst7|spi|data_to_cpu[8]~3_combout\)))) # (!\inst7|spi|p1_data_to_cpu[3]~15_combout\ & (((\inst7|spi|data_to_cpu[8]~3_combout\ & 
-- \inst7|spi|endofpacketvalue_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_to_cpu[3]~15_combout\,
	datab => \inst7|spi|iROE_reg~regout\,
	datac => \inst7|spi|data_to_cpu[8]~3_combout\,
	datad => \inst7|spi|endofpacketvalue_reg\(3),
	combout => \inst7|spi|p1_data_to_cpu[3]~16_combout\);

-- Location: LCCOMB_X33_Y21_N22
\inst7|spi|p1_data_to_cpu[3]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[3]~17_combout\ = (\inst7|spi|Equal0~3_combout\ & (\inst7|spi|p1_data_to_cpu[3]~16_combout\)) # (!\inst7|spi|Equal0~3_combout\ & ((\inst7|spi|data_to_cpu[3]~1_combout\ & (\inst7|spi|p1_data_to_cpu[3]~16_combout\)) # 
-- (!\inst7|spi|data_to_cpu[3]~1_combout\ & ((\inst7|spi|rx_holding_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_to_cpu[3]~16_combout\,
	datab => \inst7|spi|Equal0~3_combout\,
	datac => \inst7|spi|rx_holding_reg\(3),
	datad => \inst7|spi|data_to_cpu[3]~1_combout\,
	combout => \inst7|spi|p1_data_to_cpu[3]~17_combout\);

-- Location: LCFF_X28_Y23_N15
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(6));

-- Location: LCFF_X29_Y22_N15
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(96));

-- Location: LCFF_X44_Y19_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(4),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20_regout\);

-- Location: LCFF_X44_Y19_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(4),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4_regout\);

-- Location: LCCOMB_X44_Y19_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~20_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~4_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\);

-- Location: LCCOMB_X34_Y20_N12
\inst7|uart|the_nios_uart_regs|selected_read_data~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data~16_combout\ = (!\inst7|cpu|W_alu_result\(4) & (\inst7|uart|the_nios_uart_tx|tx_overrun~regout\ & (\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(4),
	datab => \inst7|uart|the_nios_uart_tx|tx_overrun~regout\,
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data~16_combout\);

-- Location: LCFF_X31_Y19_N15
\inst7|spi|spi_slave_select_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(4),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(4));

-- Location: LCCOMB_X31_Y19_N14
\inst7|spi|p1_data_to_cpu[4]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[4]~18_combout\ = (\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|data_to_cpu[8]~3_combout\) # ((\inst7|spi|spi_slave_select_reg\(4))))) # (!\inst7|cpu|W_alu_result\(2) & (!\inst7|spi|data_to_cpu[8]~3_combout\ & 
-- ((\inst7|spi|TOE~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|data_to_cpu[8]~3_combout\,
	datac => \inst7|spi|spi_slave_select_reg\(4),
	datad => \inst7|spi|TOE~regout\,
	combout => \inst7|spi|p1_data_to_cpu[4]~18_combout\);

-- Location: LCCOMB_X32_Y19_N10
\inst7|spi|p1_data_to_cpu[4]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[4]~19_combout\ = (\inst7|spi|p1_data_to_cpu[4]~18_combout\ & (((\inst7|spi|iTOE_reg~regout\) # (!\inst7|spi|data_to_cpu[8]~3_combout\)))) # (!\inst7|spi|p1_data_to_cpu[4]~18_combout\ & (\inst7|spi|endofpacketvalue_reg\(4) & 
-- ((\inst7|spi|data_to_cpu[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_to_cpu[4]~18_combout\,
	datab => \inst7|spi|endofpacketvalue_reg\(4),
	datac => \inst7|spi|iTOE_reg~regout\,
	datad => \inst7|spi|data_to_cpu[8]~3_combout\,
	combout => \inst7|spi|p1_data_to_cpu[4]~19_combout\);

-- Location: LCFF_X27_Y23_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(5));

-- Location: LCCOMB_X29_Y24_N28
\inst7|data_ctr|read_mux_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(4) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(5) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(5),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ctr|read_mux_out\(4));

-- Location: LCFF_X25_Y22_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(15));

-- Location: LCFF_X31_Y19_N25
\inst7|spi|spi_slave_select_holding_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(2));

-- Location: LCFF_X27_Y23_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3));

-- Location: LCFF_X27_Y22_N23
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3));

-- Location: LCFF_X25_Y22_N23
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3));

-- Location: LCFF_X38_Y24_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(25));

-- Location: LCFF_X34_Y24_N11
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(26));

-- Location: LCFF_X34_Y19_N9
\inst7|spi|spi_slave_select_holding_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[10]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(10));

-- Location: LCFF_X43_Y18_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(15),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95_regout\);

-- Location: LCFF_X44_Y18_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(15),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111_regout\);

-- Location: LCFF_X44_Y18_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79_regout\);

-- Location: LCCOMB_X44_Y18_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~111_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\);

-- Location: LCFF_X43_Y18_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(15),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127_regout\);

-- Location: LCCOMB_X43_Y18_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127_regout\) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95_regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\);

-- Location: LCFF_X43_Y19_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(15),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47_regout\);

-- Location: LCFF_X44_Y19_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(15),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31_regout\);

-- Location: LCFF_X44_Y19_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(15),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15_regout\);

-- Location: LCCOMB_X44_Y19_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~31_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\);

-- Location: LCFF_X43_Y19_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(15),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63_regout\);

-- Location: LCCOMB_X43_Y19_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~63_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\);

-- Location: LCCOMB_X37_Y19_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180_combout\);

-- Location: LCCOMB_X35_Y19_N26
\inst7|spi|data_to_cpu[13]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|data_to_cpu[13]~4_combout\ = (\inst7|cpu|W_alu_result\(4) & (\inst7|cpu|W_alu_result\(3) $ (\inst7|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|data_to_cpu[13]~4_combout\);

-- Location: LCFF_X36_Y19_N25
\inst7|spi|spi_slave_select_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_reg[15]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(15));

-- Location: LCCOMB_X35_Y19_N10
\inst7|spi|p1_data_to_cpu[15]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[15]~21_combout\ = (\inst7|spi|data_to_cpu[13]~4_combout\ & ((\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|spi_slave_select_reg\(15)))) # (!\inst7|cpu|W_alu_result\(2) & (\inst7|spi|endofpacketvalue_reg\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|data_to_cpu[13]~4_combout\,
	datac => \inst7|spi|endofpacketvalue_reg\(15),
	datad => \inst7|spi|spi_slave_select_reg\(15),
	combout => \inst7|spi|p1_data_to_cpu[15]~21_combout\);

-- Location: LCCOMB_X30_Y21_N12
\inst7|jtag_uart|rvalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|rvalid~0_combout\ = (\inst7|jtag_uart|fifo_rd~2_combout\) # ((!\inst7|jtag_uart|fifo_rd~3_combout\ & \inst7|jtag_uart|rvalid~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|fifo_rd~3_combout\,
	datab => \inst7|jtag_uart|fifo_rd~2_combout\,
	datac => \inst7|jtag_uart|rvalid~regout\,
	combout => \inst7|jtag_uart|rvalid~0_combout\);

-- Location: LCCOMB_X32_Y19_N2
\inst7|spi|p1_rd_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_rd_strobe~0_combout\ = (\inst7|spi|p1_wr_strobe~2_combout\ & (!\inst7|cpu_data_master_translator|read_accepted~regout\ & (!\inst7|spi|rd_strobe~regout\ & \inst7|cpu|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_wr_strobe~2_combout\,
	datab => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datac => \inst7|spi|rd_strobe~regout\,
	datad => \inst7|cpu|d_read~regout\,
	combout => \inst7|spi|p1_rd_strobe~0_combout\);

-- Location: LCFF_X28_Y26_N13
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~regout\);

-- Location: LCFF_X27_Y25_N27
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~regout\);

-- Location: LCFF_X40_Y23_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(17));

-- Location: LCFF_X40_Y23_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(21));

-- Location: LCFF_X38_Y24_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X44_Y23_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(21))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(21),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(21),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCFF_X40_Y23_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X34_Y24_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(25)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(25),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(25),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCFF_X40_Y23_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X42_Y24_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(30))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(30),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(30),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCFF_X46_Y25_N29
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X46_Y25_N6
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(4),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: LCFF_X32_Y26_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]~regout\);

-- Location: LCCOMB_X32_Y26_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\ & ((\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23_combout\);

-- Location: LCCOMB_X36_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~15_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(19))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(19),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~15_combout\);

-- Location: LCFF_X41_Y24_N25
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(19));

-- Location: LCFF_X43_Y18_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(13),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93_regout\);

-- Location: LCFF_X44_Y18_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(13),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109_regout\);

-- Location: LCFF_X44_Y18_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(13),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77_regout\);

-- Location: LCCOMB_X44_Y18_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~109_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\);

-- Location: LCFF_X43_Y18_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(13),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125_regout\);

-- Location: LCCOMB_X43_Y18_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125_regout\) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93_regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\);

-- Location: LCFF_X43_Y19_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(13),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45_regout\);

-- Location: LCFF_X44_Y19_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(13),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29_regout\);

-- Location: LCFF_X44_Y19_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(13),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13_regout\);

-- Location: LCCOMB_X44_Y19_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\);

-- Location: LCFF_X43_Y19_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61_regout\);

-- Location: LCCOMB_X43_Y19_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\);

-- Location: LCCOMB_X41_Y19_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185_combout\);

-- Location: LCFF_X36_Y19_N19
\inst7|spi|spi_slave_select_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_reg[13]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(13));

-- Location: LCCOMB_X35_Y19_N8
\inst7|spi|p1_data_to_cpu[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[13]~22_combout\ = (\inst7|spi|data_to_cpu[13]~4_combout\ & ((\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|spi_slave_select_reg\(13)))) # (!\inst7|cpu|W_alu_result\(2) & (\inst7|spi|endofpacketvalue_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|data_to_cpu[13]~4_combout\,
	datac => \inst7|spi|endofpacketvalue_reg\(13),
	datad => \inst7|spi|spi_slave_select_reg\(13),
	combout => \inst7|spi|p1_data_to_cpu[13]~22_combout\);

-- Location: LCFF_X44_Y19_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(12),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28_regout\);

-- Location: LCFF_X44_Y19_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(12),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12_regout\);

-- Location: LCCOMB_X44_Y19_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\);

-- Location: LCFF_X36_Y19_N5
\inst7|spi|spi_slave_select_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_reg[12]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(12));

-- Location: LCCOMB_X35_Y19_N22
\inst7|spi|p1_data_to_cpu[12]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[12]~23_combout\ = (\inst7|spi|data_to_cpu[13]~4_combout\ & ((\inst7|cpu|W_alu_result\(2) & (\inst7|spi|spi_slave_select_reg\(12))) # (!\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|endofpacketvalue_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|spi_slave_select_reg\(12),
	datab => \inst7|spi|endofpacketvalue_reg\(12),
	datac => \inst7|spi|data_to_cpu[13]~4_combout\,
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|p1_data_to_cpu[12]~23_combout\);

-- Location: LCFF_X43_Y18_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(11),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91_regout\);

-- Location: LCFF_X44_Y18_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(11),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107_regout\);

-- Location: LCFF_X44_Y18_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(11),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75_regout\);

-- Location: LCCOMB_X44_Y18_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~107_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\);

-- Location: LCFF_X43_Y18_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(11),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123_regout\);

-- Location: LCCOMB_X43_Y18_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123_regout\) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91_regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\);

-- Location: LCFF_X43_Y19_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(11),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43_regout\);

-- Location: LCFF_X44_Y19_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(11),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27_regout\);

-- Location: LCFF_X44_Y19_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11_regout\);

-- Location: LCCOMB_X44_Y19_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\);

-- Location: LCFF_X43_Y19_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59_regout\);

-- Location: LCCOMB_X43_Y19_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\);

-- Location: LCCOMB_X41_Y19_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195_combout\);

-- Location: LCFF_X36_Y19_N15
\inst7|spi|spi_slave_select_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_reg[11]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(11));

-- Location: LCCOMB_X35_Y19_N28
\inst7|spi|p1_data_to_cpu[11]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[11]~24_combout\ = (\inst7|spi|data_to_cpu[13]~4_combout\ & ((\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|spi_slave_select_reg\(11)))) # (!\inst7|cpu|W_alu_result\(2) & (\inst7|spi|endofpacketvalue_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(11),
	datab => \inst7|spi|data_to_cpu[13]~4_combout\,
	datac => \inst7|spi|spi_slave_select_reg\(11),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|p1_data_to_cpu[11]~24_combout\);

-- Location: LCCOMB_X34_Y22_N14
\inst7|uart|the_nios_uart_regs|selected_read_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data\(8) = (\inst7|uart|the_nios_uart_regs|control_reg\(8) & ((\inst7|spi|Equal0~0_combout\) # ((\inst7|spi|Equal0~4_combout\ & \inst7|uart|the_nios_uart_regs|status_reg[8]~0_combout\)))) # 
-- (!\inst7|uart|the_nios_uart_regs|control_reg\(8) & (\inst7|spi|Equal0~4_combout\ & ((\inst7|uart|the_nios_uart_regs|status_reg[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|control_reg\(8),
	datab => \inst7|spi|Equal0~4_combout\,
	datac => \inst7|spi|Equal0~0_combout\,
	datad => \inst7|uart|the_nios_uart_regs|status_reg[8]~0_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data\(8));

-- Location: LCFF_X34_Y19_N27
\inst7|spi|spi_slave_select_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(8));

-- Location: LCCOMB_X34_Y19_N26
\inst7|spi|p1_data_to_cpu[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[8]~25_combout\ = (\inst7|cpu|W_alu_result\(4) & \inst7|spi|spi_slave_select_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|spi|spi_slave_select_reg\(8),
	combout => \inst7|spi|p1_data_to_cpu[8]~25_combout\);

-- Location: LCCOMB_X31_Y19_N18
\inst7|spi|E\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|E~combout\ = (\inst7|spi|ROE~regout\) # (\inst7|spi|TOE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|spi|ROE~regout\,
	datad => \inst7|spi|TOE~regout\,
	combout => \inst7|spi|E~combout\);

-- Location: LCCOMB_X35_Y19_N2
\inst7|spi|p1_data_to_cpu[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[8]~26_combout\ = (\inst7|spi|data_to_cpu[8]~3_combout\ & (((\inst7|spi|endofpacketvalue_reg\(8) & !\inst7|cpu|W_alu_result\(2))))) # (!\inst7|spi|data_to_cpu[8]~3_combout\ & ((\inst7|spi|E~combout\) # 
-- ((\inst7|cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|E~combout\,
	datab => \inst7|spi|data_to_cpu[8]~3_combout\,
	datac => \inst7|spi|endofpacketvalue_reg\(8),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|p1_data_to_cpu[8]~26_combout\);

-- Location: LCCOMB_X34_Y19_N22
\inst7|spi|p1_data_to_cpu[8]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[8]~27_combout\ = (\inst7|spi|data_to_cpu[8]~2_combout\ & ((\inst7|spi|p1_data_to_cpu[8]~26_combout\ & (\inst7|spi|p1_data_to_cpu[8]~25_combout\)) # (!\inst7|spi|p1_data_to_cpu[8]~26_combout\ & ((\inst7|spi|iE_reg~regout\))))) # 
-- (!\inst7|spi|data_to_cpu[8]~2_combout\ & (((\inst7|spi|p1_data_to_cpu[8]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|data_to_cpu[8]~2_combout\,
	datab => \inst7|spi|p1_data_to_cpu[8]~25_combout\,
	datac => \inst7|spi|iE_reg~regout\,
	datad => \inst7|spi|p1_data_to_cpu[8]~26_combout\,
	combout => \inst7|spi|p1_data_to_cpu[8]~27_combout\);

-- Location: LCCOMB_X34_Y22_N2
\inst7|spi|p1_data_to_cpu[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[8]~28_combout\ = (\inst7|spi|p1_data_to_cpu[8]~27_combout\ & ((\inst7|cpu|W_alu_result\(2)) # (\inst7|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|p1_data_to_cpu[8]~27_combout\,
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|p1_data_to_cpu[8]~28_combout\);

-- Location: LCCOMB_X31_Y22_N20
\inst7|data_ctr|read_mux_out[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(8) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(1) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(1),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ctr|read_mux_out\(8));

-- Location: LCFF_X27_Y22_N17
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(91));

-- Location: LCCOMB_X28_Y22_N24
\inst7|data_ch9|read_mux_out[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(8) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(91) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(91),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch9|read_mux_out\(8));

-- Location: LCFF_X25_Y22_N9
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(11));

-- Location: LCCOMB_X28_Y22_N26
\inst7|data_ch1|read_mux_out[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(8) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(11) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(11),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch1|read_mux_out\(8));

-- Location: LCFF_X44_Y18_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(6),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102_regout\);

-- Location: LCFF_X44_Y18_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(6),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70_regout\);

-- Location: LCCOMB_X44_Y18_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~70_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\);

-- Location: LCFF_X31_Y19_N31
\inst7|spi|spi_slave_select_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(6),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(6));

-- Location: LCCOMB_X31_Y19_N30
\inst7|spi|p1_data_to_cpu[6]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[6]~29_combout\ = (\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|data_to_cpu[8]~3_combout\) # ((\inst7|spi|spi_slave_select_reg\(6))))) # (!\inst7|cpu|W_alu_result\(2) & (!\inst7|spi|data_to_cpu[8]~3_combout\ & 
-- ((!\inst7|spi|TRDY~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|spi|data_to_cpu[8]~3_combout\,
	datac => \inst7|spi|spi_slave_select_reg\(6),
	datad => \inst7|spi|TRDY~0_combout\,
	combout => \inst7|spi|p1_data_to_cpu[6]~29_combout\);

-- Location: LCFF_X27_Y22_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(93));

-- Location: LCCOMB_X34_Y22_N6
\inst7|data_ch9|read_mux_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(6) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(93) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(93),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch9|read_mux_out\(6));

-- Location: LCFF_X25_Y22_N27
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(13));

-- Location: LCCOMB_X34_Y22_N0
\inst7|data_ch1|read_mux_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(6) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(13) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(13),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch1|read_mux_out\(6));

-- Location: LCFF_X44_Y18_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(5),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101_regout\);

-- Location: LCFF_X44_Y18_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69_regout\);

-- Location: LCCOMB_X44_Y18_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\);

-- Location: LCFF_X43_Y19_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(5),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53_regout\);

-- Location: LCFF_X36_Y21_N23
\inst7|uart|the_nios_uart_rx|rx_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_data\(5));

-- Location: LCCOMB_X36_Y21_N22
\inst7|uart|the_nios_uart_regs|selected_read_data[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[5]~21_combout\ = (\inst7|spi|Equal0~2_combout\ & ((\inst7|uart|the_nios_uart_rx|rx_data\(5)) # ((\inst7|uart|the_nios_uart_regs|tx_data\(5) & \inst7|spi|Equal0~1_combout\)))) # 
-- (!\inst7|spi|Equal0~2_combout\ & (\inst7|uart|the_nios_uart_regs|tx_data\(5) & ((\inst7|spi|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~2_combout\,
	datab => \inst7|uart|the_nios_uart_regs|tx_data\(5),
	datac => \inst7|uart|the_nios_uart_rx|rx_data\(5),
	datad => \inst7|spi|Equal0~1_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[5]~21_combout\);

-- Location: LCCOMB_X34_Y20_N24
\inst7|uart|the_nios_uart_regs|selected_read_data~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data~22_combout\ = (!\inst7|cpu|W_alu_result\(4) & (!\inst7|cpu|W_alu_result\(2) & (\inst7|cpu|W_alu_result\(3) & !\inst7|uart|the_nios_uart_tx|tx_shift_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(4),
	datab => \inst7|cpu|W_alu_result\(2),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|uart|the_nios_uart_tx|tx_shift_empty~regout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data~22_combout\);

-- Location: LCCOMB_X34_Y20_N20
\inst7|uart|the_nios_uart_regs|selected_read_data[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[5]~23_combout\ = (\inst7|uart|the_nios_uart_regs|selected_read_data~22_combout\) # ((\inst7|uart|the_nios_uart_regs|selected_read_data[5]~21_combout\) # ((\inst7|uart|the_nios_uart_regs|control_reg\(5) & 
-- \inst7|spi|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|selected_read_data~22_combout\,
	datab => \inst7|uart|the_nios_uart_regs|control_reg\(5),
	datac => \inst7|spi|Equal0~0_combout\,
	datad => \inst7|uart|the_nios_uart_regs|selected_read_data[5]~21_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[5]~23_combout\);

-- Location: LCFF_X34_Y19_N19
\inst7|spi|spi_slave_select_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(5));

-- Location: LCCOMB_X34_Y19_N18
\inst7|spi|p1_data_to_cpu[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[5]~32_combout\ = (\inst7|cpu|W_alu_result\(4) & ((\inst7|cpu|W_alu_result\(2) & (\inst7|spi|spi_slave_select_reg\(5))) # (!\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|rx_holding_reg\(5)))))) # (!\inst7|cpu|W_alu_result\(4) & 
-- (((\inst7|spi|rx_holding_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(4),
	datab => \inst7|cpu|W_alu_result\(2),
	datac => \inst7|spi|spi_slave_select_reg\(5),
	datad => \inst7|spi|rx_holding_reg\(5),
	combout => \inst7|spi|p1_data_to_cpu[5]~32_combout\);

-- Location: LCCOMB_X30_Y19_N2
\inst7|spi|p1_data_to_cpu[5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[5]~33_combout\ = (\inst7|cpu|W_alu_result\(4) & ((\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|rx_holding_reg\(5)))) # (!\inst7|cpu|W_alu_result\(2) & (\inst7|spi|endofpacketvalue_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(4),
	datab => \inst7|spi|endofpacketvalue_reg\(5),
	datac => \inst7|spi|rx_holding_reg\(5),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|p1_data_to_cpu[5]~33_combout\);

-- Location: LCCOMB_X33_Y19_N2
\inst7|spi|p1_data_to_cpu[5]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[5]~34_combout\ = (!\inst7|cpu|W_alu_result\(4) & (!\inst7|spi|tx_holding_primed~regout\ & (!\inst7|cpu|W_alu_result\(2) & !\inst7|spi|transmitting~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(4),
	datab => \inst7|spi|tx_holding_primed~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|spi|transmitting~regout\,
	combout => \inst7|spi|p1_data_to_cpu[5]~34_combout\);

-- Location: LCCOMB_X34_Y20_N16
\inst7|spi|p1_data_to_cpu[5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[5]~35_combout\ = (\inst7|cpu|W_alu_result\(3) & ((\inst7|spi|p1_data_to_cpu[5]~34_combout\) # ((\inst7|spi|p1_data_to_cpu[5]~33_combout\)))) # (!\inst7|cpu|W_alu_result\(3) & (((\inst7|spi|p1_data_to_cpu[5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_to_cpu[5]~34_combout\,
	datab => \inst7|spi|p1_data_to_cpu[5]~32_combout\,
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|spi|p1_data_to_cpu[5]~33_combout\,
	combout => \inst7|spi|p1_data_to_cpu[5]~35_combout\);

-- Location: LCFF_X28_Y23_N19
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(4));

-- Location: LCCOMB_X29_Y23_N14
\inst7|data_ctr|read_mux_out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(5) = (!\inst7|cpu|W_alu_result\(2) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(4) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(4),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_ctr|read_mux_out\(5));

-- Location: LCFF_X29_Y22_N25
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(94));

-- Location: LCCOMB_X28_Y22_N4
\inst7|data_ch9|read_mux_out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(5) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(94) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(94),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch9|read_mux_out\(5));

-- Location: LCFF_X30_Y27_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(14));

-- Location: LCCOMB_X28_Y22_N30
\inst7|data_ch1|read_mux_out[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(5) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(14) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(14),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch1|read_mux_out\(5));

-- Location: LCFF_X41_Y24_N13
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(27));

-- Location: LCFF_X38_Y18_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(14),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110_regout\);

-- Location: LCFF_X38_Y18_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(14),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78_regout\);

-- Location: LCCOMB_X38_Y18_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~78_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~110_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\);

-- Location: LCFF_X38_Y17_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(14),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46_regout\);

-- Location: LCFF_X37_Y17_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(14),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30_regout\);

-- Location: LCFF_X37_Y17_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14_regout\);

-- Location: LCCOMB_X37_Y17_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\);

-- Location: LCFF_X38_Y17_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(14),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62_regout\);

-- Location: LCCOMB_X38_Y17_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\);

-- Location: LCFF_X31_Y19_N11
\inst7|spi|spi_slave_select_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_reg[14]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(14));

-- Location: LCCOMB_X35_Y19_N30
\inst7|spi|p1_data_to_cpu[14]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[14]~36_combout\ = (\inst7|spi|data_to_cpu[13]~4_combout\ & ((\inst7|cpu|W_alu_result\(2) & (\inst7|spi|spi_slave_select_reg\(14))) # (!\inst7|cpu|W_alu_result\(2) & ((\inst7|spi|endofpacketvalue_reg\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|spi_slave_select_reg\(14),
	datab => \inst7|spi|data_to_cpu[13]~4_combout\,
	datac => \inst7|spi|endofpacketvalue_reg\(14),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|p1_data_to_cpu[14]~36_combout\);

-- Location: LCCOMB_X30_Y21_N22
\inst7|jtag_uart|woverflow~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|woverflow~2_combout\ = (\inst7|jtag_uart|woverflow~3_combout\ & (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\)) # (!\inst7|jtag_uart|woverflow~3_combout\ & 
-- ((\inst7|jtag_uart|woverflow~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|woverflow~3_combout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \inst7|jtag_uart|woverflow~regout\,
	combout => \inst7|jtag_uart|woverflow~2_combout\);

-- Location: LCFF_X31_Y19_N23
\inst7|spi|spi_slave_select_holding_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[1]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(1));

-- Location: LCFF_X28_Y23_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(4));

-- Location: LCFF_X29_Y22_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(4));

-- Location: LCFF_X30_Y27_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(4));

-- Location: LCFF_X34_Y19_N17
\inst7|spi|spi_slave_select_holding_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[9]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(9));

-- Location: LCFF_X31_Y19_N21
\inst7|spi|spi_slave_select_holding_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[7]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(7));

-- Location: LCFF_X28_Y23_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(1));

-- Location: LCFF_X25_Y22_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(4));

-- Location: LCFF_X27_Y23_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(4));

-- Location: LCFF_X27_Y22_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(4));

-- Location: LCCOMB_X41_Y26_N6
\inst7|cpu|E_alu_result[30]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[30]~21_combout\ = (\inst7|cpu|W_alu_result[24]~24_combout\ & (((\inst7|cpu|E_shift_rot_result\(30)) # (!\inst7|cpu|W_alu_result[24]~25_combout\)))) # (!\inst7|cpu|W_alu_result[24]~24_combout\ & 
-- (\inst7|cpu|E_logic_result[30]~27_combout\ & (\inst7|cpu|W_alu_result[24]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[30]~27_combout\,
	datab => \inst7|cpu|W_alu_result[24]~24_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|E_shift_rot_result\(30),
	combout => \inst7|cpu|E_alu_result[30]~21_combout\);

-- Location: LCCOMB_X41_Y26_N24
\inst7|cpu|E_alu_result[30]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[30]~22_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & (((\inst7|cpu|E_alu_result[30]~21_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|E_alu_result[30]~21_combout\ & ((\inst7|cpu|Add1~60_combout\))) 
-- # (!\inst7|cpu|E_alu_result[30]~21_combout\ & (\inst7|cpu|Add2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add2~60_combout\,
	datab => \inst7|cpu|Add1~60_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|E_alu_result[30]~21_combout\,
	combout => \inst7|cpu|E_alu_result[30]~22_combout\);

-- Location: LCCOMB_X41_Y26_N2
\inst7|cpu|E_alu_result[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[27]~27_combout\ = (\inst7|cpu|W_alu_result[24]~24_combout\ & ((\inst7|cpu|Add1~54_combout\) # ((\inst7|cpu|W_alu_result[24]~25_combout\)))) # (!\inst7|cpu|W_alu_result[24]~24_combout\ & (((!\inst7|cpu|W_alu_result[24]~25_combout\ & 
-- \inst7|cpu|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~54_combout\,
	datab => \inst7|cpu|W_alu_result[24]~24_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|Add2~54_combout\,
	combout => \inst7|cpu|E_alu_result[27]~27_combout\);

-- Location: LCCOMB_X41_Y26_N4
\inst7|cpu|E_alu_result[27]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[27]~28_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|E_alu_result[27]~27_combout\ & ((\inst7|cpu|E_shift_rot_result\(27)))) # (!\inst7|cpu|E_alu_result[27]~27_combout\ & 
-- (\inst7|cpu|E_logic_result[27]~30_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & (\inst7|cpu|E_alu_result[27]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result[24]~25_combout\,
	datab => \inst7|cpu|E_alu_result[27]~27_combout\,
	datac => \inst7|cpu|E_logic_result[27]~30_combout\,
	datad => \inst7|cpu|E_shift_rot_result\(27),
	combout => \inst7|cpu|E_alu_result[27]~28_combout\);

-- Location: LCCOMB_X41_Y26_N30
\inst7|cpu|E_alu_result[26]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[26]~29_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|W_alu_result[24]~24_combout\ & ((\inst7|cpu|E_shift_rot_result\(26)))) # (!\inst7|cpu|W_alu_result[24]~24_combout\ & 
-- (\inst7|cpu|E_logic_result[26]~31_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & (((\inst7|cpu|W_alu_result[24]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result[24]~25_combout\,
	datab => \inst7|cpu|E_logic_result[26]~31_combout\,
	datac => \inst7|cpu|W_alu_result[24]~24_combout\,
	datad => \inst7|cpu|E_shift_rot_result\(26),
	combout => \inst7|cpu|E_alu_result[26]~29_combout\);

-- Location: LCCOMB_X40_Y26_N22
\inst7|cpu|E_alu_result[26]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[26]~30_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & (((\inst7|cpu|E_alu_result[26]~29_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|E_alu_result[26]~29_combout\ & (\inst7|cpu|Add1~52_combout\)) # 
-- (!\inst7|cpu|E_alu_result[26]~29_combout\ & ((\inst7|cpu|Add2~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~52_combout\,
	datab => \inst7|cpu|Add2~52_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|E_alu_result[26]~29_combout\,
	combout => \inst7|cpu|E_alu_result[26]~30_combout\);

-- Location: LCCOMB_X30_Y20_N10
\inst7|cmd_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~8_combout\ = (\inst7|cpu|d_writedata\(12) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(12),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCFF_X31_Y19_N5
\inst7|spi|spi_slave_select_holding_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[3]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(3));

-- Location: LCFF_X28_Y23_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3));

-- Location: LCFF_X29_Y22_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3));

-- Location: LCFF_X41_Y21_N11
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(28));

-- Location: LCFF_X34_Y24_N7
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(30));

-- Location: LCFF_X33_Y24_N21
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(31));

-- Location: LCCOMB_X41_Y26_N16
\inst7|cpu|E_shift_rot_result_nxt[29]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[29]~30_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(30)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(28),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(30),
	combout => \inst7|cpu|E_shift_rot_result_nxt[29]~30_combout\);

-- Location: LCFF_X31_Y19_N29
\inst7|spi|spi_slave_select_holding_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[4]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(4));

-- Location: LCFF_X27_Y23_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2));

-- Location: LCFF_X25_Y22_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2));

-- Location: LCCOMB_X38_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~27_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCCOMB_X34_Y24_N10
\inst7|cmd_xbar_mux_001|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~22_combout\ = (\inst7|cpu|d_writedata\(26) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(26),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCFF_X36_Y19_N1
\inst7|spi|spi_slave_select_holding_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(15),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(15));

-- Location: LCFF_X46_Y23_N15
\inst7|uart|the_nios_uart_rx|baud_rate_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~15_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(6));

-- Location: LCFF_X46_Y23_N25
\inst7|uart|the_nios_uart_rx|baud_rate_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~17_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(3));

-- Location: LCCOMB_X46_Y23_N18
\inst7|uart|the_nios_uart_rx|rxd_edge\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|rxd_edge~combout\ = \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\ $ (\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\,
	datac => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst7|uart|the_nios_uart_rx|rxd_edge~combout\);

-- Location: LCCOMB_X28_Y26_N12
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: LCCOMB_X37_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~2_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X40_Y23_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~10_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCCOMB_X40_Y23_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~11_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(21) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(21),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCCOMB_X38_Y24_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~30_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCCOMB_X40_Y23_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~13_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(25) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(25),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCCOMB_X40_Y23_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~18_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(30) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(30),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCFF_X46_Y25_N17
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X46_Y25_N28
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: LCFF_X31_Y26_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]~regout\);

-- Location: LCCOMB_X32_Y26_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (((!\inst7|cpu_data_master_translator|write_accepted~regout\ & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]~regout\,
	datac => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28_combout\);

-- Location: LCCOMB_X41_Y24_N24
\inst7|cmd_xbar_mux_001|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~23_combout\ = (\inst7|cpu|d_writedata\(19) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(19),
	datad => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCFF_X36_Y19_N3
\inst7|spi|spi_slave_select_holding_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[13]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(13));

-- Location: LCFF_X36_Y19_N13
\inst7|spi|spi_slave_select_holding_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[12]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(12));

-- Location: LCFF_X36_Y19_N7
\inst7|spi|spi_slave_select_holding_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[11]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(11));

-- Location: LCFF_X34_Y19_N25
\inst7|spi|spi_slave_select_holding_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[8]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(8));

-- Location: LCFF_X22_Y28_N21
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0));

-- Location: LCFF_X31_Y19_N17
\inst7|spi|spi_slave_select_holding_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[6]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(6));

-- Location: LCFF_X25_Y22_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1));

-- Location: LCFF_X34_Y19_N21
\inst7|spi|spi_slave_select_holding_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(5));

-- Location: LCFF_X28_Y23_N27
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2));

-- Location: LCFF_X29_Y22_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2));

-- Location: LCCOMB_X41_Y24_N12
\inst7|cmd_xbar_mux_001|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~26_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(27),
	combout => \inst7|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCFF_X31_Y19_N27
\inst7|spi|spi_slave_select_holding_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(14),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(14));

-- Location: LCCOMB_X23_Y28_N10
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~0_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~0_combout\);

-- Location: LCCOMB_X23_Y28_N20
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~1_combout\);

-- Location: LCFF_X22_Y28_N5
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3));

-- Location: LCFF_X10_Y28_N17
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1));

-- Location: LCCOMB_X22_Y28_N8
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~0_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~0_combout\);

-- Location: LCFF_X22_Y28_N25
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0));

-- Location: LCCOMB_X22_Y28_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~0_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~0_combout\);

-- Location: LCCOMB_X22_Y28_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~0_combout\ & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~0_combout\ & !\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~0_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~0_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1_combout\);

-- Location: LCFF_X22_Y28_N15
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1));

-- Location: LCFF_X22_Y28_N27
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2));

-- Location: LCCOMB_X22_Y28_N10
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~2_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~2_combout\);

-- Location: LCCOMB_X41_Y21_N10
\inst7|cmd_xbar_mux_001|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~29_combout\ = (\inst7|cpu|d_writedata\(28) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(28),
	datad => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X34_Y24_N6
\inst7|cmd_xbar_mux_001|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~31_combout\ = (\inst7|cpu|d_writedata\(30) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(30),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X33_Y24_N20
\inst7|cmd_xbar_mux_001|src_payload~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~32_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(31),
	combout => \inst7|cmd_xbar_mux_001|src_payload~32_combout\);

-- Location: LCFF_X45_Y25_N13
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(6));

-- Location: LCCOMB_X46_Y23_N16
\inst7|uart|the_nios_uart_rx|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Equal0~2_combout\ = (\inst7|uart|the_nios_uart_rx|Equal0~1_combout\ & (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(0) & \inst7|uart|the_nios_uart_rx|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|Equal0~1_combout\,
	datac => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(0),
	datad => \inst7|uart|the_nios_uart_rx|Equal0~0_combout\,
	combout => \inst7|uart|the_nios_uart_rx|Equal0~2_combout\);

-- Location: LCFF_X46_Y25_N3
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X46_Y25_N16
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(2),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: LCFF_X31_Y26_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~regout\);

-- Location: LCFF_X31_Y26_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]~regout\);

-- Location: LCCOMB_X31_Y26_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & 
-- ((!\inst7|cpu_data_master_translator|write_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]~regout\,
	datad => \inst7|cpu_data_master_translator|write_accepted~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33_combout\);

-- Location: LCFF_X41_Y23_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X21_Y28_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~0_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~0_combout\);

-- Location: LCCOMB_X21_Y28_N8
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~1_combout\);

-- Location: LCCOMB_X21_Y28_N24
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~2_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~2_combout\);

-- Location: LCCOMB_X21_Y28_N10
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~2_combout\ & (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~1_combout\ & 
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~2_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~1_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3_combout\);

-- Location: LCFF_X23_Y28_N9
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(4));

-- Location: LCCOMB_X23_Y28_N8
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\ = (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(4)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(4),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\);

-- Location: LCCOMB_X23_Y28_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~1_combout\);

-- Location: LCFF_X22_Y28_N19
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(4));

-- Location: LCCOMB_X22_Y28_N18
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\ = (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(4)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(4),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\);

-- Location: LCCOMB_X22_Y28_N24
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~0_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~0_combout\);

-- Location: LCCOMB_X22_Y28_N14
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~0_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0))))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~0_combout\);

-- Location: LCCOMB_X22_Y28_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~0_combout\ & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~0_combout\ & !\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~0_combout\,
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~0_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1_combout\);

-- Location: LCCOMB_X22_Y28_N26
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~1_combout\);

-- Location: LCCOMB_X22_Y28_N4
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~2_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~2_combout\);

-- Location: LCCOMB_X22_Y28_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~1_combout\ & (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~2_combout\ & 
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|w_mux_outputs1411w~1_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~2_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3_combout\);

-- Location: LCCOMB_X22_Y28_N20
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\ & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3_combout\) # 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1_combout\)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3_combout\) # ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~3_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|muxlut_result0w~1_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\);

-- Location: LCFF_X10_Y28_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(1));

-- Location: LCFF_X40_Y23_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X43_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~70_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(14)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(14),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(14),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X46_Y25_N2
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: LCFF_X31_Y26_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]~regout\);

-- Location: LCCOMB_X31_Y26_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]~regout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\);

-- Location: LCCOMB_X41_Y23_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~24_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(15),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCFF_X10_Y28_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(1));

-- Location: LCCOMB_X40_Y23_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~26_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(14) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(14),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCCOMB_X31_Y21_N20
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)) # ((!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1))))) # 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3_combout\);

-- Location: LCCOMB_X46_Y26_N20
\inst7|cpu|D_ctrl_alu_subtract~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_subtract~6_combout\ = \inst7|cpu|D_iw\(14) $ (\inst7|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_ctrl_alu_subtract~6_combout\);

-- Location: LCCOMB_X33_Y23_N6
\inst7|data_ctr_s1_translator|wait_latency_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|wait_latency_counter~6_combout\ = (\inst7|data_ctr_s1_translator|wait_latency_counter\(1) & (((!\inst7|data_ctr_s1_translator|wait_latency_counter\(0))))) # (!\inst7|data_ctr_s1_translator|wait_latency_counter\(1) & 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\ & (\inst7|data_ctr_s1_translator|wait_latency_counter\(0) & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|data_ctr_s1_translator|wait_latency_counter\(1),
	datac => \inst7|data_ctr_s1_translator|wait_latency_counter\(0),
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_ctr_s1_translator|wait_latency_counter~6_combout\);

-- Location: LCCOMB_X45_Y23_N14
\inst7|cpu|D_wr_dst_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_wr_dst_reg~3_combout\ = ((\inst7|cpu|Equal2~10_combout\) # ((\inst7|cpu|Equal2~9_combout\) # (\inst7|cpu|R_ctrl_br_nxt~0_combout\))) # (!\inst7|cpu|D_wr_dst_reg~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_wr_dst_reg~2_combout\,
	datab => \inst7|cpu|Equal2~10_combout\,
	datac => \inst7|cpu|Equal2~9_combout\,
	datad => \inst7|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \inst7|cpu|D_wr_dst_reg~3_combout\);

-- Location: LCCOMB_X37_Y22_N20
\inst7|rsp_xbar_mux_001|src_data[10]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[10]~98_combout\ = (\inst7|rsp_xbar_mux_001|src_data[10]~19_combout\) # ((!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[10]~19_combout\,
	datab => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[10]~98_combout\);

-- Location: LCCOMB_X31_Y24_N24
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\) # 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ & (\inst7|cpu|d_read~regout\ & !\inst7|cpu_data_master_translator|read_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	datac => \inst7|cpu|d_read~regout\,
	datad => \inst7|cpu_data_master_translator|read_accepted~regout\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCCOMB_X36_Y22_N26
\inst7|rsp_xbar_mux_001|src_data[15]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[15]~100_combout\ = (\inst7|rsp_xbar_mux_001|src_data[15]~58_combout\) # ((!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (\inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \inst7|rsp_xbar_mux_001|src_data[15]~58_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[15]~100_combout\);

-- Location: LCCOMB_X30_Y21_N0
\inst7|jtag_uart|ien_AE~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|ien_AE~2_combout\ = (!\inst7|cpu_data_master_translator|write_accepted~regout\ & (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & (\inst7|cpu|W_alu_result\(2) & \inst7|jtag_uart|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|jtag_uart|av_waitrequest~1_combout\,
	combout => \inst7|jtag_uart|ien_AE~2_combout\);

-- Location: LCCOMB_X37_Y22_N16
\inst7|rsp_xbar_mux_001|src_data[13]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[13]~101_combout\ = (\inst7|rsp_xbar_mux_001|src_data[13]~62_combout\) # ((!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[13]~62_combout\,
	datab => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[13]~101_combout\);

-- Location: LCCOMB_X36_Y22_N14
\inst7|rsp_xbar_mux_001|src_data[12]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[12]~102_combout\ = (\inst7|rsp_xbar_mux_001|src_data[12]~65_combout\) # ((!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (\inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \inst7|rsp_xbar_mux_001|src_data[12]~65_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[12]~102_combout\);

-- Location: LCCOMB_X36_Y22_N22
\inst7|rsp_xbar_mux_001|src_data[14]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[14]~103_combout\ = (\inst7|rsp_xbar_mux_001|src_data[14]~96_combout\) # ((!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(14) & \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst7|rsp_xbar_mux_001|src_data[14]~96_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[14]~103_combout\);

-- Location: LCCOMB_X35_Y21_N10
\inst7|uart|the_nios_uart_rx|rx_char_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|rx_char_ready~2_combout\ = (!\inst7|uart|the_nios_uart_rx|rx_rd_strobe_onset~0_combout\ & ((\inst7|uart|the_nios_uart_rx|rx_char_ready~regout\) # ((\inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3~regout\ & 
-- !\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3~regout\,
	datab => \inst7|uart|the_nios_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \inst7|uart|the_nios_uart_rx|rx_char_ready~regout\,
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \inst7|uart|the_nios_uart_rx|rx_char_ready~2_combout\);

-- Location: LCCOMB_X30_Y21_N20
\inst7|jtag_uart|woverflow~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|woverflow~3_combout\ = (!\inst7|cpu_data_master_translator|write_accepted~regout\ & (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & (!\inst7|cpu|W_alu_result\(2) & \inst7|jtag_uart|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|jtag_uart|av_waitrequest~1_combout\,
	combout => \inst7|jtag_uart|woverflow~3_combout\);

-- Location: LCCOMB_X42_Y22_N26
\inst7|cpu|E_alu_result[27]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[27]~38_combout\ = (\inst7|cpu|E_alu_result[27]~28_combout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & !\inst7|cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_result[27]~28_combout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result[27]~38_combout\);

-- Location: LCCOMB_X42_Y22_N12
\inst7|cpu|E_alu_result[26]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[26]~39_combout\ = (\inst7|cpu|E_alu_result[26]~30_combout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & !\inst7|cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_alu_result[26]~30_combout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result[26]~39_combout\);

-- Location: LCCOMB_X46_Y23_N14
\inst7|uart|the_nios_uart_rx|baud_rate_counter~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~15_combout\ = (\inst7|uart|the_nios_uart_rx|Equal0~2_combout\ & (\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\ $ (((\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0)))))) # 
-- (!\inst7|uart|the_nios_uart_rx|Equal0~2_combout\ & ((\inst7|uart|the_nios_uart_rx|Add0~12_combout\) # (\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\ $ (\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\,
	datab => \inst7|uart|the_nios_uart_rx|Equal0~2_combout\,
	datac => \inst7|uart|the_nios_uart_rx|Add0~12_combout\,
	datad => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~15_combout\);

-- Location: LCCOMB_X46_Y23_N24
\inst7|uart|the_nios_uart_rx|baud_rate_counter~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~17_combout\ = (\inst7|uart|the_nios_uart_rx|Equal0~2_combout\ & (\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\ $ (((\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0)))))) # 
-- (!\inst7|uart|the_nios_uart_rx|Equal0~2_combout\ & ((\inst7|uart|the_nios_uart_rx|Add0~6_combout\) # (\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\ $ (\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\,
	datab => \inst7|uart|the_nios_uart_rx|Equal0~2_combout\,
	datac => \inst7|uart|the_nios_uart_rx|Add0~6_combout\,
	datad => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~17_combout\);

-- Location: LCCOMB_X35_Y27_N24
\inst7|cpu|D_ctrl_alu_force_xor~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_force_xor~9_combout\ = (\inst7|cpu|D_iw\(1) & (!\inst7|cpu|D_iw\(0) & !\inst7|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X32_Y25_N12
\inst7|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\inst7|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \inst7|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: LCCOMB_X38_Y25_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]~1_combout\ = !\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[2]~1_combout\);

-- Location: LCCOMB_X36_Y25_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ = !\inst7|rst_controller|r_sync_rst~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|rst_controller|r_sync_rst~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\);

-- Location: LCCOMB_X29_Y25_N16
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X30_Y21_N24
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: LCCOMB_X27_Y25_N26
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X21_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCFF_X19_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCFF_X24_Y25_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCFF_X24_Y25_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCFF_X24_Y25_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCFF_X24_Y25_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCFF_X24_Y25_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X24_Y25_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\);

-- Location: LCCOMB_X24_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~10_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\);

-- Location: LCCOMB_X24_Y25_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\);

-- Location: LCCOMB_X24_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\);

-- Location: LCCOMB_X24_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~16_combout\);

-- Location: LCFF_X27_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCFF_X27_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCFF_X27_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LCFF_X24_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\);

-- Location: LCFF_X24_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\);

-- Location: LCFF_X24_Y24_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\);

-- Location: LCFF_X24_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\);

-- Location: LCFF_X21_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCFF_X25_Y25_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X22_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCFF_X22_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X22_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X22_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCFF_X27_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\);

-- Location: LCCOMB_X27_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: LCFF_X27_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\);

-- Location: LCCOMB_X27_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: LCFF_X27_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\);

-- Location: LCCOMB_X27_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCFF_X24_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\);

-- Location: LCCOMB_X24_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: LCFF_X24_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\);

-- Location: LCCOMB_X24_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: LCFF_X24_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\);

-- Location: LCCOMB_X24_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCFF_X24_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\);

-- Location: LCCOMB_X24_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCFF_X20_Y24_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X21_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCCOMB_X21_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCCOMB_X19_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCCOMB_X25_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\);

-- Location: LCCOMB_X25_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X24_Y25_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\);

-- Location: LCCOMB_X24_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\);

-- Location: LCCOMB_X24_Y25_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\);

-- Location: LCCOMB_X25_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\);

-- Location: LCCOMB_X24_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCFF_X25_Y25_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X25_Y25_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X25_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X25_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\);

-- Location: LCCOMB_X22_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X27_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X27_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X27_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X25_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\);

-- Location: LCCOMB_X24_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X24_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X24_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X24_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X24_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: LCFF_X21_Y25_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X25_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X24_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\);

-- Location: LCCOMB_X24_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~8_combout\);

-- Location: LCCOMB_X24_Y25_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~9_combout\);

-- Location: LCCOMB_X24_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X25_Y25_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X25_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X24_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X24_Y25_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X25_Y25_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X25_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X24_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X25_Y25_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X25_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X23_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X22_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\);

-- Location: LCCOMB_X20_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SPI_MISO~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SPI_MISO,
	combout => \SPI_MISO~combout\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X43_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N10
\inst7|width_adapter|address_reg[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[16]~feeder_combout\ = \inst7|cpu|W_alu_result\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(16),
	combout => \inst7|width_adapter|address_reg[16]~feeder_combout\);

-- Location: LCCOMB_X45_Y25_N26
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y25_N6
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[2]~feeder_combout\);

-- Location: LCCOMB_X45_Y25_N12
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[6]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N8
\inst7|spi|spi_slave_select_holding_reg[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[10]~feeder_combout\ = \inst7|cpu|d_writedata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(10),
	combout => \inst7|spi|spi_slave_select_holding_reg[10]~feeder_combout\);

-- Location: LCCOMB_X43_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(1),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N16
\inst7|spi|spi_slave_select_holding_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[9]~feeder_combout\ = \inst7|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(9),
	combout => \inst7|spi|spi_slave_select_holding_reg[9]~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N24
\inst7|spi|endofpacketvalue_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|endofpacketvalue_reg[7]~feeder_combout\ = \inst7|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(7),
	combout => \inst7|spi|endofpacketvalue_reg[7]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N20
\inst7|spi|spi_slave_select_holding_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[7]~feeder_combout\ = \inst7|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(7),
	combout => \inst7|spi|spi_slave_select_holding_reg[7]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N18
\inst7|jtag_uart|ien_AF~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|ien_AF~feeder_combout\ = \inst7|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(0),
	combout => \inst7|jtag_uart|ien_AF~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N6
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout\ = \inst7|width_adapter|out_data[25]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[25]~15_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N12
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout\ = \inst7|width_adapter|out_data[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[20]~20_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N2
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]~feeder_combout\ = \inst7|sdram_controller|comb~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|comb~0_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[17]~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N16
\inst7|spi|spi_slave_select_holding_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[6]~feeder_combout\ = \inst7|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(6),
	combout => \inst7|spi|spi_slave_select_holding_reg[6]~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N6
\inst7|uart|the_nios_uart_regs|control_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|control_reg[6]~feeder_combout\ = \inst7|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(6),
	combout => \inst7|uart|the_nios_uart_regs|control_reg[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N28
\inst7|spi|spi_slave_select_holding_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[4]~feeder_combout\ = \inst7|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(4),
	combout => \inst7|spi|spi_slave_select_holding_reg[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N6
\inst7|spi|tx_holding_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|tx_holding_reg[4]~feeder_combout\ = \inst7|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(4),
	combout => \inst7|spi|tx_holding_reg[4]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N4
\inst7|spi|spi_slave_select_holding_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[3]~feeder_combout\ = \inst7|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(3),
	combout => \inst7|spi|spi_slave_select_holding_reg[3]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N16
\inst7|spi|endofpacketvalue_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|endofpacketvalue_reg[1]~feeder_combout\ = \inst7|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(1),
	combout => \inst7|spi|endofpacketvalue_reg[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y24_N12
\inst7|jtag_uart|ien_AE~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|ien_AE~feeder_combout\ = \inst7|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(1),
	combout => \inst7|jtag_uart|ien_AE~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N10
\inst7|spi|tx_holding_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|tx_holding_reg[1]~feeder_combout\ = \inst7|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(1),
	combout => \inst7|spi|tx_holding_reg[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N22
\inst7|spi|spi_slave_select_holding_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[1]~feeder_combout\ = \inst7|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(1),
	combout => \inst7|spi|spi_slave_select_holding_reg[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N20
\inst7|spi|rx_holding_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|rx_holding_reg[3]~feeder_combout\ = \inst7|spi|shift_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|shift_reg\(3),
	combout => \inst7|spi|rx_holding_reg[3]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N4
\inst7|spi|endofpacketvalue_reg[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|endofpacketvalue_reg[14]~feeder_combout\ = \inst7|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(14),
	combout => \inst7|spi|endofpacketvalue_reg[14]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N14
\inst7|spi|endofpacketvalue_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|endofpacketvalue_reg[13]~feeder_combout\ = \inst7|cpu|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(13),
	combout => \inst7|spi|endofpacketvalue_reg[13]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N2
\inst7|spi|spi_slave_select_holding_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[13]~feeder_combout\ = \inst7|cpu|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(13),
	combout => \inst7|spi|spi_slave_select_holding_reg[13]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N12
\inst7|spi|spi_slave_select_holding_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[12]~feeder_combout\ = \inst7|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(12),
	combout => \inst7|spi|spi_slave_select_holding_reg[12]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N6
\inst7|spi|spi_slave_select_holding_reg[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[11]~feeder_combout\ = \inst7|cpu|d_writedata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(11),
	combout => \inst7|spi|spi_slave_select_holding_reg[11]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N24
\inst7|spi|spi_slave_select_holding_reg[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[8]~feeder_combout\ = \inst7|cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(8),
	combout => \inst7|spi|spi_slave_select_holding_reg[8]~feeder_combout\);

-- Location: LCCOMB_X33_Y17_N16
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]~feeder_combout\ = \inst7|width_adapter|out_data[6]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[6]~31_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[6]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N24
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]~feeder_combout\ = \inst7|width_adapter|out_data[5]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[5]~32_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y18_N18
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]~feeder_combout\ = \inst7|width_adapter|out_data[2]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[2]~35_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[2]~feeder_combout\);

-- Location: LCCOMB_X36_Y23_N16
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(11),
	combout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N12
\inst7|spi_spi_control_port_translator|av_readdata_pre[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|av_readdata_pre[2]~feeder_combout\ = \inst7|spi|data_to_cpu\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|data_to_cpu\(2),
	combout => \inst7|spi_spi_control_port_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N10
\inst7|data_ch1_s1_translator|av_readdata_pre[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[2]~feeder_combout\ = \inst7|data_ch1|readdata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(2),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N28
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder_combout\ = \inst7|jtag_uart|ac~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|ac~regout\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: LCCOMB_X36_Y25_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y21_N12
\inst7|spi_spi_control_port_translator|av_readdata_pre[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|av_readdata_pre[1]~feeder_combout\ = \inst7|spi|data_to_cpu\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|data_to_cpu\(1),
	combout => \inst7|spi_spi_control_port_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N18
\inst7|data_ch1_s1_translator|av_readdata_pre[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[1]~feeder_combout\ = \inst7|data_ch1|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(1),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: LCCOMB_X34_Y20_N22
\inst7|spi_spi_control_port_translator|av_readdata_pre[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|av_readdata_pre[9]~feeder_combout\ = \inst7|spi|data_to_cpu\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|data_to_cpu\(9),
	combout => \inst7|spi_spi_control_port_translator|av_readdata_pre[9]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N30
\inst7|data_ch1_s1_translator|av_readdata_pre[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[9]~feeder_combout\ = \inst7|data_ch1|readdata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(9),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[9]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N26
\inst7|data_ctr_s1_translator|av_readdata_pre[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|av_readdata_pre[0]~feeder_combout\ = \inst7|data_ctr|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ctr|readdata\(0),
	combout => \inst7|data_ctr_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N6
\inst7|data_ch9_s1_translator|av_readdata_pre[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator|av_readdata_pre[0]~feeder_combout\ = \inst7|data_ch9|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch9|readdata\(0),
	combout => \inst7|data_ch9_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y21_N30
\inst7|spi_spi_control_port_translator|av_readdata_pre[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|av_readdata_pre[3]~feeder_combout\ = \inst7|spi|data_to_cpu\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|data_to_cpu\(3),
	combout => \inst7|spi_spi_control_port_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N26
\inst7|spi_spi_control_port_translator|av_readdata_pre[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|av_readdata_pre[8]~feeder_combout\ = \inst7|spi|data_to_cpu\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|data_to_cpu\(8),
	combout => \inst7|spi_spi_control_port_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N2
\inst7|data_ch1_s1_translator|av_readdata_pre[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[8]~feeder_combout\ = \inst7|data_ch1|readdata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(8),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: LCCOMB_X34_Y22_N4
\inst7|data_ch1_s1_translator|av_readdata_pre[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[6]~feeder_combout\ = \inst7|data_ch1|readdata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(6),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N6
\inst7|data_ch1_s1_translator|av_readdata_pre[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[5]~feeder_combout\ = \inst7|data_ch1|readdata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(5),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N24
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N24
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder_combout\);

-- Location: LCCOMB_X28_Y26_N16
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: LCCOMB_X27_Y25_N4
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N24
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(4),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N8
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(4),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(4),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N10
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[90]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N26
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(4),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N26
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(4),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[9]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N10
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(4),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N14
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N14
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder_combout\);

-- Location: LCCOMB_X30_Y27_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N22
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N22
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N24
\inst7|spi|spi_slave_select_reg[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_reg[15]~feeder_combout\ = \inst7|spi|spi_slave_select_holding_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|spi_slave_select_holding_reg\(15),
	combout => \inst7|spi|spi_slave_select_reg[15]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N18
\inst7|spi|spi_slave_select_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_reg[13]~feeder_combout\ = \inst7|spi|spi_slave_select_holding_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|spi_slave_select_holding_reg\(13),
	combout => \inst7|spi|spi_slave_select_reg[13]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N4
\inst7|spi|spi_slave_select_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_reg[12]~feeder_combout\ = \inst7|spi|spi_slave_select_holding_reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|spi_slave_select_holding_reg\(12),
	combout => \inst7|spi|spi_slave_select_reg[12]~feeder_combout\);

-- Location: LCCOMB_X36_Y19_N14
\inst7|spi|spi_slave_select_reg[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_reg[11]~feeder_combout\ = \inst7|spi|spi_slave_select_holding_reg\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|spi_slave_select_holding_reg\(11),
	combout => \inst7|spi|spi_slave_select_reg[11]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[91]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N8
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[93]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N26
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder_combout\);

-- Location: LCCOMB_X25_Y22_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N18
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N24
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder_combout\);

-- Location: LCCOMB_X30_Y27_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N10
\inst7|spi|spi_slave_select_reg[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_reg[14]~feeder_combout\ = \inst7|spi|spi_slave_select_holding_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|spi_slave_select_holding_reg\(14),
	combout => \inst7|spi|spi_slave_select_reg[14]~feeder_combout\);

-- Location: LCCOMB_X10_Y28_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y26_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~feeder_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~feeder_combout\);

-- Location: LCCOMB_X10_Y28_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder_combout\);

-- Location: LCCOMB_X44_Y18_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79feeder_combout\ = \inst7|sdram_controller|za_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(15),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~79feeder_combout\);

-- Location: LCCOMB_X37_Y17_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14feeder_combout\ = \inst7|sdram_controller|za_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(14),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14feeder_combout\);

-- Location: LCCOMB_X43_Y19_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61feeder_combout\ = \inst7|sdram_controller|za_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(13),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61feeder_combout\);

-- Location: LCCOMB_X44_Y19_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11feeder_combout\ = \inst7|sdram_controller|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(11),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11feeder_combout\);

-- Location: LCCOMB_X43_Y19_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59feeder_combout\ = \inst7|sdram_controller|za_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(11),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59feeder_combout\);

-- Location: LCCOMB_X37_Y17_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10feeder_combout\ = \inst7|sdram_controller|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(10),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10feeder_combout\);

-- Location: LCCOMB_X38_Y17_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58feeder_combout\ = \inst7|sdram_controller|za_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(10),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~58feeder_combout\);

-- Location: LCCOMB_X38_Y17_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder_combout\ = \inst7|sdram_controller|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(9),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57feeder_combout\);

-- Location: LCCOMB_X37_Y17_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7feeder_combout\ = \inst7|sdram_controller|za_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(7),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7feeder_combout\);

-- Location: LCCOMB_X44_Y18_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69feeder_combout\ = \inst7|sdram_controller|za_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(5),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~69feeder_combout\);

-- Location: LCCOMB_X37_Y17_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3feeder_combout\ = \inst7|sdram_controller|za_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(3),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~3feeder_combout\);

-- Location: LCCOMB_X37_Y18_N18
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114feeder_combout\ = \inst7|sdram_controller|za_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(2),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~114feeder_combout\);

-- Location: LCCOMB_X37_Y18_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder_combout\ = \inst7|sdram_controller|za_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113feeder_combout\);

-- Location: LCCOMB_X37_Y17_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0feeder_combout\ = \inst7|sdram_controller|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(0),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0feeder_combout\);

-- Location: LCCOMB_X38_Y17_N30
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48feeder_combout\ = \inst7|sdram_controller|za_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(0),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~48feeder_combout\);

-- Location: LCCOMB_X21_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: LCCOMB_X42_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: LCCOMB_X38_Y25_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[14]~feeder_combout\);

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector97~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(15),
	regout => \inst7|sdram_controller|za_data\(15));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector98~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(14),
	regout => \inst7|sdram_controller|za_data\(14));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector99~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(13),
	regout => \inst7|sdram_controller|za_data\(13));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector100~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(12),
	regout => \inst7|sdram_controller|za_data\(12));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector101~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(11),
	regout => \inst7|sdram_controller|za_data\(11));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector102~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(10),
	regout => \inst7|sdram_controller|za_data\(10));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector103~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(9),
	regout => \inst7|sdram_controller|za_data\(9));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector104~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(8),
	regout => \inst7|sdram_controller|za_data\(8));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector105~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(7),
	regout => \inst7|sdram_controller|za_data\(7));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector106~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(6),
	regout => \inst7|sdram_controller|za_data\(6));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector107~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(5),
	regout => \inst7|sdram_controller|za_data\(5));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector108~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(4),
	regout => \inst7|sdram_controller|za_data\(4));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector109~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(3),
	regout => \inst7|sdram_controller|za_data\(3));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector110~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(2),
	regout => \inst7|sdram_controller|za_data\(2));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector111~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(1),
	regout => \inst7|sdram_controller|za_data\(1));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "clear",
	oe_power_up => "low",
	oe_register_mode => "register",
	oe_sync_reset => "clear",
	operation_mode => "bidir",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector112~1_combout\,
	oe => \inst7|sdram_controller|always5~2_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	inclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|ALT_INV_m_state.000010000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDRAM_DQ(0),
	regout => \inst7|sdram_controller|za_data\(0));

-- Location: LCCOMB_X31_Y21_N26
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]~1_combout\ = \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3_combout\ $ (\inst7|sdram_controller|f_select~combout\ $ 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3_combout\,
	datab => \inst7|sdram_controller|f_select~combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]~1_combout\);

-- Location: LCCOMB_X28_Y15_N2
\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\NIOS_RESET_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_NIOS_RESET_N,
	combout => \NIOS_RESET_N~combout\);

-- Location: CLKCTRL_G2
\NIOS_RESET_N~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \NIOS_RESET_N~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \NIOS_RESET_N~clkctrl_outclk\);

-- Location: LCFF_X28_Y15_N3
\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \ALT_INV_NIOS_RESET_N~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X28_Y15_N24
\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X28_Y15_N25
\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \ALT_INV_NIOS_RESET_N~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCFF_X31_Y15_N31
\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	aclr => \ALT_INV_NIOS_RESET_N~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G13
\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCFF_X31_Y21_N27
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[0]~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0));

-- Location: LCCOMB_X31_Y15_N10
\inst7|sdram_controller|f_select\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|f_select~combout\ = (\inst7|sdram_controller|f_pop~regout\ & (\inst7|sdram_controller|pending~9_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1)) # 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|f_pop~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	datad => \inst7|sdram_controller|pending~9_combout\,
	combout => \inst7|sdram_controller|f_select~combout\);

-- Location: LCCOMB_X31_Y21_N16
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]~0_combout\ = \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1) $ 
-- (((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3_combout\ & (!\inst7|sdram_controller|f_select~combout\ & \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0))) # 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3_combout\ & (\inst7|sdram_controller|f_select~combout\ & !\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~3_combout\,
	datab => \inst7|sdram_controller|f_select~combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]~0_combout\);

-- Location: LCFF_X31_Y21_N17
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries[1]~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1));

-- Location: LCCOMB_X31_Y15_N2
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)) # 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y15_N28
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~0_combout\ = \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ $ (((\inst7|sdram_controller|f_pop~regout\ & 
-- (\inst7|sdram_controller|pending~9_combout\ & \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|f_pop~regout\,
	datab => \inst7|sdram_controller|pending~9_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~0_combout\);

-- Location: LCFF_X31_Y15_N29
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\);

-- Location: LCCOMB_X31_Y25_N10
\inst7|cpu|F_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_valid~0_combout\ = (!\inst7|cpu|i_read~regout\ & \inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|i_read~regout\,
	datad => \inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \inst7|cpu|F_valid~0_combout\);

-- Location: LCCOMB_X29_Y26_N0
\inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCCOMB_X24_Y28_N26
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X19_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCFF_X19_Y24_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X19_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X19_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X19_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCFF_X19_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X19_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X19_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X19_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X19_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X19_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X19_Y24_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X21_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: LCFF_X21_Y24_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X21_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X21_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X21_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X21_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X19_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X19_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X19_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X19_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X19_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X19_Y24_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X25_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: LCCOMB_X23_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\);

-- Location: LCCOMB_X23_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X23_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\);

-- Location: LCFF_X21_Y24_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCCOMB_X23_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X21_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: LCFF_X21_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X21_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X21_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X23_Y24_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X23_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\);

-- Location: LCFF_X23_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X27_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X23_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X23_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X23_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCFF_X27_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\);

-- Location: LCCOMB_X27_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: LCCOMB_X23_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X23_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCFF_X35_Y22_N15
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\);

-- Location: LCCOMB_X35_Y22_N8
\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: LCFF_X35_Y22_N9
\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\);

-- Location: LCCOMB_X35_Y22_N20
\inst7|onchip_memory_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- !\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X35_Y22_N21
\inst7|onchip_memory_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y22_N24
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst7|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X35_Y22_N25
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X35_Y22_N30
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X35_Y22_N26
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X35_Y22_N10
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- !\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X35_Y22_N11
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X35_Y22_N14
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\))) # (!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X35_Y22_N19
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\);

-- Location: LCCOMB_X35_Y22_N28
\inst7|rsp_xbar_demux|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_demux|src0_valid~combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_demux|src0_valid~combout\);

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\NIOS_PLL_ARESET~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_NIOS_PLL_ARESET,
	combout => \NIOS_PLL_ARESET~combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\NIOS_CLK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_NIOS_CLK_50,
	combout => \NIOS_CLK_50~combout\);

-- Location: PLL_1
\inst1|altpll_component|pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 9,
	c0_initial => 1,
	c0_low => 9,
	c0_mode => "even",
	c0_ph => 1,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_high => 9,
	c2_initial => 1,
	c2_low => 9,
	c2_mode => "even",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "-139",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 20000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 2.500000",
	m => 18,
	m_initial => 1,
	m_ph => 1,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	areset => \NIOS_PLL_ARESET~combout\,
	inclk => \inst1|altpll_component|pll_INCLK_bus\,
	clk => \inst1|altpll_component|pll_CLK_bus\);

-- Location: CLKCTRL_G3
\inst1|altpll_component|_clk0~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|altpll_component|_clk0~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X20_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X20_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X18_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X18_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X18_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X18_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X18_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X18_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X19_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X19_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: CLKCTRL_G9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X20_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X20_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X20_Y24_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X20_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X20_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X20_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCFF_X20_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X19_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCFF_X19_Y24_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X19_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X19_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X20_Y24_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X34_Y25_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X34_Y25_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\);

-- Location: LCFF_X34_Y25_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X34_Y25_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: LCFF_X34_Y25_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X34_Y25_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~0_combout\ = 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_uir~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X34_Y25_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X34_Y25_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X34_Y25_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X34_Y25_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X34_Y25_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X34_Y25_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X34_Y25_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: LCFF_X34_Y25_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCCOMB_X34_Y25_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|sync2_udr~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X34_Y25_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X40_Y25_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCCOMB_X34_Y25_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(0) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(1) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(0),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(1),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCFF_X34_Y25_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X42_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCFF_X42_Y24_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.100~regout\);

-- Location: LCCOMB_X43_Y24_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]~6_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.100~regout\ 
-- & ((\altera_internal_jtag~TDIUTAP\))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.100~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(36),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.100~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X35_Y25_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~24_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X25_Y25_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\)) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X43_Y24_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~23_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(35) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(35),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X43_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~25_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~23_combout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~24_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~23_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCCOMB_X25_Y25_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCFF_X43_Y24_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[35]~6_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~25_combout\,
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(35));

-- Location: LCFF_X40_Y25_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X40_Y25_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(1) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(0) & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(1),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(0),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X40_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~32_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(35),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCCOMB_X43_Y24_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\ = 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\);

-- Location: LCFF_X40_Y24_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~32_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(34));

-- Location: LCFF_X40_Y25_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X33_Y25_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X40_Y25_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35) & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X43_Y23_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~8_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~8_combout\);

-- Location: LCCOMB_X34_Y25_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(1) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(0) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(1),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|ir\(0),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCFF_X43_Y23_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~8_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X25_Y25_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~20_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & (\altera_internal_jtag~TDIUTAP\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X43_Y24_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]~21_combout\ = 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]~21_combout\);

-- Location: LCFF_X25_Y25_N15
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X38_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(37),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: LCFF_X38_Y23_N31
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X40_Y24_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(28),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: LCFF_X40_Y24_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X25_Y25_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~22_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(37),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCFF_X25_Y25_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~22_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X43_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: LCFF_X43_Y24_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X41_Y23_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~16_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(28) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCFF_X41_Y23_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X40_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(28),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(28),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X29_Y26_N28
\inst7|rst_controller|r_sync_rst_dly~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|r_sync_rst_dly~feeder_combout\ = \inst7|rst_controller|r_sync_rst_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|rst_controller|r_sync_rst_chain\(1),
	combout => \inst7|rst_controller|r_sync_rst_dly~feeder_combout\);

-- Location: LCFF_X29_Y26_N29
\inst7|rst_controller|r_sync_rst_dly\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller|r_sync_rst_dly~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|r_sync_rst_dly~regout\);

-- Location: LCCOMB_X34_Y26_N18
\inst7|cpu_data_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|read_accepted~0_combout\ = (\inst7|cpu|d_read~regout\ & \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_read~regout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \inst7|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X33_Y23_N0
\inst7|cpu_data_master_translator|uav_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|uav_write~0_combout\ = (!\inst7|cpu_data_master_translator|write_accepted~regout\ & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|cpu_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X37_Y22_N18
\inst7|cpu|F_iw[10]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[10]~24_combout\ = (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(10) & (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(10),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[10]~24_combout\);

-- Location: LCCOMB_X37_Y20_N22
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~2_combout\);

-- Location: LCFF_X37_Y20_N23
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(4));

-- Location: LCFF_X37_Y20_N1
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X33_Y25_N28
\inst7|cpu|the_nios_CPU_nios2_oci|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|write~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|write~regout\ & (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|write~regout\ & 
-- (\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ & (\inst7|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datab => \inst7|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|write~0_combout\);

-- Location: LCFF_X33_Y25_N29
\inst7|cpu|the_nios_CPU_nios2_oci|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\);

-- Location: LCCOMB_X31_Y24_N0
\inst7|cpu_data_master_translator|uav_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|uav_read~0_combout\ = (\inst7|cpu|d_read~regout\ & !\inst7|cpu_data_master_translator|read_accepted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_read~regout\,
	datad => \inst7|cpu_data_master_translator|read_accepted~regout\,
	combout => \inst7|cpu_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X31_Y25_N26
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\inst7|cmd_xbar_mux_001|WideOr1~combout\ & ((\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # 
-- ((\inst7|cpu_data_master_translator|uav_read~0_combout\ & \inst7|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X32_Y25_N24
\inst7|cpu|the_nios_CPU_nios2_oci|read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|read~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|read~regout\ & (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|read~regout\ & 
-- (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|read~regout\,
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|read~0_combout\);

-- Location: LCFF_X32_Y25_N25
\inst7|cpu|the_nios_CPU_nios2_oci|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|read~regout\);

-- Location: LCCOMB_X33_Y25_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|write~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|read~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|read~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X33_Y25_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: LCFF_X33_Y25_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~regout\);

-- Location: LCCOMB_X33_Y25_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~0_combout\ = ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|write~regout\ & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X33_Y25_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~0_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|write~regout\ & 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~regout\) # (!\inst7|cpu|the_nios_CPU_nios2_oci|read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|read~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ociram_readdata_ready~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~1_combout\);

-- Location: LCFF_X33_Y25_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\);

-- Location: LCCOMB_X32_Y25_N16
\inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\ & 
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X32_Y25_N17
\inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X36_Y22_N10
\inst7|rsp_xbar_demux_001|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_demux_001|src0_valid~combout\ = (\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X40_Y21_N8
\inst7|cpu|F_iw[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[4]~0_combout\ = (\inst7|rsp_xbar_mux|src_payload~0_combout\) # (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & \inst7|rsp_xbar_demux_001|src0_valid~combout\)) # (!\inst7|cpu|D_iw[24]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst7|cpu|D_iw[24]~1_combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[4]~0_combout\);

-- Location: LCFF_X40_Y21_N9
\inst7|cpu|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[4]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(4));

-- Location: LCCOMB_X30_Y25_N30
\inst7|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\inst7|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X31_Y25_N30
\inst7|cmd_xbar_mux|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|update_grant~0_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & (!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|cmd_xbar_mux|saved_grant\(1)) # (\inst7|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cmd_xbar_mux|saved_grant\(0),
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X31_Y25_N8
\inst7|cmd_xbar_mux|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|packet_in_progress~0_combout\ = !\inst7|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst7|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: LCFF_X31_Y25_N9
\inst7|cmd_xbar_mux|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux|packet_in_progress~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux|packet_in_progress~regout\);

-- Location: LCCOMB_X32_Y24_N28
\inst7|addr_router_001|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal0~0_combout\ = (\inst7|cpu|W_alu_result\(13)) # ((!\inst7|addr_router_001|Equal1~2_combout\) # (!\inst7|cpu|W_alu_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(13),
	datac => \inst7|cpu|W_alu_result\(12),
	datad => \inst7|addr_router_001|Equal1~2_combout\,
	combout => \inst7|addr_router_001|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y25_N0
\inst7|cmd_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|WideOr1~combout\ = (\inst7|cmd_xbar_mux|src_valid~0_combout\) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & (!\inst7|addr_router_001|Equal0~0_combout\ & \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|src_valid~0_combout\,
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|addr_router_001|Equal0~0_combout\,
	datad => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \inst7|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X31_Y25_N18
\inst7|cmd_xbar_mux|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|update_grant~1_combout\ = (\inst7|cmd_xbar_mux|WideOr1~combout\ & (\inst7|cmd_xbar_mux|update_grant~0_combout\)) # (!\inst7|cmd_xbar_mux|WideOr1~combout\ & ((!\inst7|cmd_xbar_mux|packet_in_progress~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux|update_grant~0_combout\,
	datac => \inst7|cmd_xbar_mux|packet_in_progress~regout\,
	datad => \inst7|cmd_xbar_mux|WideOr1~combout\,
	combout => \inst7|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X30_Y25_N12
\inst7|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\inst7|cmd_xbar_mux|update_grant~1_combout\ & ((\inst7|cmd_xbar_demux|src0_valid~0_combout\) # (\inst7|cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \inst7|cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst7|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X30_Y25_N31
\inst7|cmd_xbar_mux|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X43_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(30),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: LCFF_X43_Y23_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X35_Y24_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X40_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~48_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(27) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47_combout\ 
-- & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(27) & 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~47_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(27),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCFF_X40_Y24_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~48_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X40_Y25_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(26),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: LCFF_X40_Y25_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X35_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(26)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(26),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~0_combout\);

-- Location: LCFF_X35_Y24_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~0_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X35_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~1\)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3) & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~1\) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X35_Y24_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~3\ $ 
-- (GND))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) & !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X35_Y24_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(28))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(28),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~2_combout\);

-- Location: LCFF_X35_Y24_N31
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~2_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X35_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(6) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~7\ $ 
-- (GND))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(6) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(6) & !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X35_Y24_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~4_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(30),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~4_combout\);

-- Location: LCFF_X35_Y24_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~4_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X34_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[4]~4_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(6)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(4),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(6),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X42_Y24_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~0_combout\) # 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X42_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]~7_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux6~1_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCFF_X42_Y24_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[31]~7_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(32),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X43_Y23_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: LCFF_X43_Y23_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X41_Y23_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~19_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(31) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(31),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCFF_X41_Y23_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X33_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(31),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X40_Y24_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~58_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(33)) 
-- # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~57_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(33),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCFF_X40_Y24_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X40_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(32),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: LCFF_X40_Y24_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X35_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~6_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(32)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~6_combout\);

-- Location: LCFF_X35_Y24_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~6_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X36_Y25_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[6]~6_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(8)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(6),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X35_Y26_N8
\inst7|cpu|E_ld_stall~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_ld_stall~1_combout\ = (\inst7|cpu|E_valid~regout\ & \inst7|cpu|R_ctrl_ld~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|R_ctrl_ld~regout\,
	combout => \inst7|cpu|E_ld_stall~1_combout\);

-- Location: LCFF_X31_Y24_N31
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X31_Y24_N30
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\)))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & (!\inst7|cpu_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datab => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datac => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X31_Y24_N4
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\))))) # 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\);

-- Location: LCFF_X31_Y24_N5
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCFF_X32_Y23_N1
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X32_Y23_N0
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\)))) # (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu_data_master_translator|write_accepted~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datac => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X32_Y23_N18
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & (\inst7|cpu|d_read~regout\ & 
-- (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & !\inst7|cpu_data_master_translator|read_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst7|cpu|d_read~regout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \inst7|cpu_data_master_translator|read_accepted~regout\,
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6_combout\);

-- Location: LCCOMB_X32_Y23_N26
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst7|data_clk_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6_combout\) # (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~6_combout\,
	datac => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|data_clk_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X32_Y23_N27
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y23_N16
\inst7|data_clk_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator|read_latency_shift_reg~0_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & 
-- (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & !\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|data_clk_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X32_Y23_N17
\inst7|data_clk_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X32_Y23_N2
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst7|data_clk_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst7|data_clk_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\))))) # 
-- (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|data_clk_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\);

-- Location: LCFF_X32_Y23_N3
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCCOMB_X31_Y24_N14
\inst7|cpu|av_ld_getting_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_getting_data~0_combout\ = (\inst7|data_clk_s1_translator|read_latency_shift_reg\(0) & (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ & 
-- ((!\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst7|data_clk_s1_translator|read_latency_shift_reg\(0) & 
-- (((!\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\)) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	combout => \inst7|cpu|av_ld_getting_data~0_combout\);

-- Location: LCCOMB_X32_Y20_N8
\inst7|uart_s1_translator|waitrequest_reset_override~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst7|uart_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCFF_X32_Y20_N9
\inst7|uart_s1_translator|waitrequest_reset_override\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator|waitrequest_reset_override~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|waitrequest_reset_override~regout\);

-- Location: LCCOMB_X40_Y21_N0
\inst7|rsp_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~8_combout\ = (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(19) & (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(19),
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X40_Y21_N22
\inst7|cpu|F_iw[19]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[19]~36_combout\ = (\inst7|rsp_xbar_mux|src_payload~8_combout\) # (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & \inst7|rsp_xbar_demux_001|src0_valid~combout\)) # (!\inst7|cpu|D_iw[24]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datab => \inst7|rsp_xbar_mux|src_payload~8_combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[19]~36_combout\);

-- Location: LCFF_X40_Y21_N23
\inst7|cpu|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[19]~36_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(19));

-- Location: LCCOMB_X40_Y28_N4
\inst7|cpu|Equal133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal133~0_combout\ = (!\inst7|cpu|D_iw\(3) & !\inst7|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|Equal133~0_combout\);

-- Location: LCCOMB_X45_Y23_N24
\inst7|cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ = (!\inst7|cpu|D_iw\(5) & (!\inst7|cpu|D_iw\(2) & (\inst7|cpu|Equal133~0_combout\ & !\inst7|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|D_iw\(2),
	datac => \inst7|cpu|Equal133~0_combout\,
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X45_Y26_N8
\inst7|cpu|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~3_combout\ = (!\inst7|cpu|D_iw\(1) & (!\inst7|cpu|D_iw\(3) & (!\inst7|cpu|D_iw\(0) & !\inst7|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(1),
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|Equal2~3_combout\);

-- Location: LCCOMB_X45_Y27_N0
\inst7|cpu|Equal2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~12_combout\ = (\inst7|cpu|D_iw\(5) & (\inst7|cpu|Equal2~3_combout\ & \inst7|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|Equal2~3_combout\,
	datac => \inst7|cpu|D_iw\(2),
	combout => \inst7|cpu|Equal2~12_combout\);

-- Location: LCCOMB_X47_Y27_N8
\inst7|cpu|D_dst_regnum[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_dst_regnum[0]~2_combout\ = ((\inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\inst7|cpu|Equal2~12_combout\) # (\inst7|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\))) # (!\inst7|cpu|D_ctrl_exception~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_exception~3_combout\,
	datab => \inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \inst7|cpu|Equal2~12_combout\,
	datad => \inst7|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \inst7|cpu|D_dst_regnum[0]~2_combout\);

-- Location: LCCOMB_X40_Y23_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~3_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(3) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(3),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCFF_X40_Y23_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X34_Y23_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(3)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X40_Y23_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~6_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(4),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCFF_X40_Y23_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X38_Y23_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(4)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCFF_X38_Y23_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(5),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X40_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~12_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(5),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCFF_X40_Y23_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X35_Y24_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(27)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~1_combout\);

-- Location: LCFF_X35_Y24_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~1_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X37_Y24_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~1_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X37_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]~4_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~1_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]~4_combout\);

-- Location: LCCOMB_X38_Y25_N20
\inst7|cmd_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~3_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(2),
	combout => \inst7|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCFF_X38_Y25_N21
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(2));

-- Location: LCCOMB_X37_Y23_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~11_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(5))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(5),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~11_combout\);

-- Location: LCCOMB_X40_Y25_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~regout\) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~0_combout\);

-- Location: LCFF_X40_Y25_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~regout\);

-- Location: LCFF_X40_Y25_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd_d1~regout\);

-- Location: LCCOMB_X40_Y25_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd_d1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_rd_d1~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\);

-- Location: LCFF_X37_Y23_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~11_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X38_Y25_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[2]~4_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(2)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(2),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[2]~4_combout\);

-- Location: LCCOMB_X43_Y23_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(23),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: LCFF_X43_Y23_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X41_Y21_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~12_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~12_combout\);

-- Location: LCFF_X41_Y21_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~12_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X45_Y23_N18
\inst7|cpu|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~2_combout\ = (!\inst7|cpu|D_iw\(4) & (!\inst7|cpu|D_iw\(1) & (\inst7|cpu|D_iw\(3) & !\inst7|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|Equal2~2_combout\);

-- Location: LCCOMB_X45_Y23_N26
\inst7|cpu|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~7_combout\ = (\inst7|cpu|D_iw\(4) & (!\inst7|cpu|D_iw\(1) & (!\inst7|cpu|D_iw\(3) & !\inst7|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|Equal2~7_combout\);

-- Location: LCCOMB_X45_Y23_N28
\inst7|cpu|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~4_combout\ = (\inst7|cpu|D_iw\(4) & (!\inst7|cpu|D_iw\(1) & (\inst7|cpu|D_iw\(3) & !\inst7|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|Equal2~4_combout\);

-- Location: LCCOMB_X45_Y23_N30
\inst7|cpu|D_ctrl_br_cmp~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_br_cmp~1_combout\ = (\inst7|cpu|Equal2~2_combout\) # ((\inst7|cpu|Equal2~7_combout\) # ((!\inst7|cpu|D_iw\(5) & \inst7|cpu|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|Equal2~2_combout\,
	datac => \inst7|cpu|Equal2~7_combout\,
	datad => \inst7|cpu|Equal2~4_combout\,
	combout => \inst7|cpu|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X45_Y23_N0
\inst7|cpu|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_ctrl_br_nxt~0_combout\ = (\inst7|cpu|D_iw\(2) & (\inst7|cpu|D_iw\(1) & !\inst7|cpu|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(2),
	datac => \inst7|cpu|D_iw\(1),
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X45_Y23_N16
\inst7|cpu|D_ctrl_br_cmp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_br_cmp~2_combout\ = (\inst7|cpu|R_ctrl_br_nxt~0_combout\) # ((!\inst7|cpu|D_iw\(2) & ((\inst7|cpu|D_ctrl_br_cmp~0_combout\) # (\inst7|cpu|D_ctrl_br_cmp~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_br_cmp~0_combout\,
	datab => \inst7|cpu|D_ctrl_br_cmp~1_combout\,
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \inst7|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCFF_X45_Y23_N17
\inst7|cpu|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_br_cmp~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_br_cmp~regout\);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_PLL_ARESET~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_PLL_ARESET,
	combout => \LVDS_PLL_ARESET~combout\);

-- Location: CLKCTRL_G1
\LVDS_PLL_ARESET~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \LVDS_PLL_ARESET~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \LVDS_PLL_ARESET~clkctrl_outclk\);

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCLK,
	combout => \LVDS_OUTCLK~combout\);

-- Location: PLL_3
\inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 3,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 15,
	c1_initial => 1,
	c1_low => 15,
	c1_mode => "even",
	c1_ph => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	charge_pump_current => 53,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 10000,
	inclk1_input_frequency => 10000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 1.000000",
	m => 6,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "source_synchronous",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 4196,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	areset => \LVDS_PLL_ARESET~clkctrl_outclk\,
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_INCLK_bus\,
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\);

-- Location: CLKCTRL_G10
\inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y23_N4
\inst7|data_clk|d1_data_in~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk|d1_data_in~feeder_combout\ = GLOBAL(\inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	combout => \inst7|data_clk|d1_data_in~feeder_combout\);

-- Location: LCFF_X30_Y23_N5
\inst7|data_clk|d1_data_in\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk|d1_data_in~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk|d1_data_in~regout\);

-- Location: LCFF_X30_Y23_N3
\inst7|data_clk|d2_data_in\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_clk|d1_data_in~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk|d2_data_in~regout\);

-- Location: LCCOMB_X30_Y23_N2
\inst7|data_clk|edge_capture~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk|edge_capture~0_combout\ = (\inst7|data_clk|edge_capture~regout\) # ((\inst7|data_clk|d1_data_in~regout\ & !\inst7|data_clk|d2_data_in~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk|edge_capture~regout\,
	datab => \inst7|data_clk|d1_data_in~regout\,
	datac => \inst7|data_clk|d2_data_in~regout\,
	combout => \inst7|data_clk|edge_capture~0_combout\);

-- Location: LCCOMB_X37_Y28_N2
\inst7|cpu|W_alu_result[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[2]~2_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[2]~1_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|F_pc[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[2]~1_combout\,
	datab => \inst7|cpu|F_pc[0]~8_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[2]~2_combout\);

-- Location: LCCOMB_X36_Y26_N24
\inst7|cpu|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_shift_rot_right~0_combout\ = (!\inst7|cpu|D_iw\(13) & (\inst7|cpu|D_iw\(14) & (\inst7|cpu|D_iw\(12) & \inst7|cpu|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(13),
	datab => \inst7|cpu|D_iw\(14),
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|Equal2~5_combout\,
	combout => \inst7|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X36_Y26_N25
\inst7|cpu|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_shift_rot_right~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X46_Y26_N6
\inst7|cpu|Equal101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal101~1_combout\ = (\inst7|cpu|D_iw\(14) & !\inst7|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|Equal101~1_combout\);

-- Location: LCCOMB_X36_Y26_N18
\inst7|cpu|D_ctrl_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_rot_right~0_combout\ = (!\inst7|cpu|D_iw\(13) & (\inst7|cpu|Equal101~1_combout\ & (\inst7|cpu|D_iw\(12) & \inst7|cpu|Equal2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(13),
	datab => \inst7|cpu|Equal101~1_combout\,
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|Equal2~5_combout\,
	combout => \inst7|cpu|D_ctrl_rot_right~0_combout\);

-- Location: LCFF_X36_Y26_N19
\inst7|cpu|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_rot_right~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_rot_right~regout\);

-- Location: LCCOMB_X41_Y26_N28
\inst7|cpu|E_shift_rot_result_nxt[30]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[30]~28_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(31)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(29),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(31),
	combout => \inst7|cpu|E_shift_rot_result_nxt[30]~28_combout\);

-- Location: LCCOMB_X45_Y27_N30
\inst7|cpu|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_jmp_direct~0_combout\ = (!\inst7|cpu|D_iw\(5) & (!\inst7|cpu|D_iw\(2) & (!\inst7|cpu|D_iw\(1) & \inst7|cpu|Equal133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|D_iw\(2),
	datac => \inst7|cpu|D_iw\(1),
	datad => \inst7|cpu|Equal133~0_combout\,
	combout => \inst7|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCFF_X45_Y27_N31
\inst7|cpu|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_jmp_direct~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_jmp_direct~regout\);

-- Location: LCCOMB_X45_Y26_N12
\inst7|cpu|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~0_combout\ = (\inst7|cpu|D_iw\(1) & (\inst7|cpu|D_iw\(3) & (!\inst7|cpu|D_iw\(0) & \inst7|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(1),
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|Equal2~0_combout\);

-- Location: LCCOMB_X46_Y27_N14
\inst7|cpu|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_retaddr~0_combout\ = (\inst7|cpu|D_iw\(5) & (\inst7|cpu|D_iw\(13) & (!\inst7|cpu|D_iw\(2) & \inst7|cpu|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|Equal2~0_combout\,
	combout => \inst7|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X44_Y25_N8
\inst7|cpu|Equal101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal101~3_combout\ = (\inst7|cpu|Equal101~2_combout\ & (\inst7|cpu|D_ctrl_retaddr~0_combout\ & (!\inst7|cpu|D_iw\(14) & \inst7|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal101~2_combout\,
	datab => \inst7|cpu|D_ctrl_retaddr~0_combout\,
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(12),
	combout => \inst7|cpu|Equal101~3_combout\);

-- Location: LCFF_X44_Y25_N9
\inst7|cpu|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|Equal101~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X32_Y20_N16
\inst7|spi_spi_control_port_translator|uav_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\ = ((\inst7|spi_spi_control_port_translator|wait_latency_counter\(1)) # (!\inst7|uart_s1_translator|waitrequest_reset_override~regout\)) # 
-- (!\inst7|spi_spi_control_port_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi_spi_control_port_translator|wait_latency_counter\(0),
	datab => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	datac => \inst7|spi_spi_control_port_translator|wait_latency_counter\(1),
	combout => \inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X31_Y20_N26
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst7|addr_router_001|Equal2~3_combout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & 
-- (!\inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\ & !\inst7|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal2~3_combout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\,
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y20_N8
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\inst7|spi|p1_wr_strobe~2_combout\ & (!\inst7|cpu_data_master_translator|read_accepted~regout\ & 
-- (!\inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\ & \inst7|cpu|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_wr_strobe~2_combout\,
	datab => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datac => \inst7|spi_spi_control_port_translator|uav_waitrequest~0_combout\,
	datad => \inst7|cpu|d_read~regout\,
	combout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCFF_X31_Y20_N9
\inst7|spi_spi_control_port_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y20_N0
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\) # 
-- ((\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datab => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X31_Y20_N1
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X31_Y20_N14
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- (\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X31_Y20_N15
\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y20_N18
\inst7|spi|p1_wr_strobe~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_wr_strobe~2_combout\ = (\inst7|addr_router_001|Equal4~0_combout\ & (!\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu|W_alu_result\(6) & !\inst7|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal4~0_combout\,
	datab => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|spi|p1_wr_strobe~2_combout\);

-- Location: LCCOMB_X32_Y20_N0
\inst7|spi_spi_control_port_translator|wait_latency_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|wait_latency_counter~0_combout\ = (\inst7|spi_spi_control_port_translator|wait_latency_counter\(0) & (!\inst7|uart_s1_translator|waitrequest_reset_override~regout\ & 
-- !\inst7|spi_spi_control_port_translator|wait_latency_counter\(1))) # (!\inst7|spi_spi_control_port_translator|wait_latency_counter\(0) & ((\inst7|spi_spi_control_port_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi_spi_control_port_translator|wait_latency_counter\(0),
	datab => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	datac => \inst7|spi_spi_control_port_translator|wait_latency_counter\(1),
	combout => \inst7|spi_spi_control_port_translator|wait_latency_counter~0_combout\);

-- Location: LCCOMB_X32_Y20_N4
\inst7|spi_spi_control_port_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|wait_latency_counter~1_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst7|spi|p1_wr_strobe~2_combout\ & 
-- (\inst7|uart_s1_translator|waitrequest_reset_override~regout\ & \inst7|spi_spi_control_port_translator|wait_latency_counter~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst7|spi|p1_wr_strobe~2_combout\,
	datac => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	datad => \inst7|spi_spi_control_port_translator|wait_latency_counter~0_combout\,
	combout => \inst7|spi_spi_control_port_translator|wait_latency_counter~1_combout\);

-- Location: LCFF_X32_Y20_N5
\inst7|spi_spi_control_port_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|wait_latency_counter~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X32_Y20_N30
\inst7|spi|p1_wr_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_wr_strobe~0_combout\ = (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & (!\inst7|spi|wr_strobe~regout\ & (!\inst7|spi_spi_control_port_translator|wait_latency_counter\(1) & !\inst7|cpu_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datab => \inst7|spi|wr_strobe~regout\,
	datac => \inst7|spi_spi_control_port_translator|wait_latency_counter\(1),
	datad => \inst7|cpu_data_master_translator|write_accepted~regout\,
	combout => \inst7|spi|p1_wr_strobe~0_combout\);

-- Location: LCCOMB_X31_Y20_N16
\inst7|spi|p1_wr_strobe~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_wr_strobe~1_combout\ = (\inst7|addr_router_001|Equal2~3_combout\ & (\inst7|spi|p1_wr_strobe~0_combout\ & (!\inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\inst7|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal2~3_combout\,
	datab => \inst7|spi|p1_wr_strobe~0_combout\,
	datac => \inst7|spi_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|spi|p1_wr_strobe~1_combout\);

-- Location: LCFF_X31_Y20_N17
\inst7|spi|wr_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_wr_strobe~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|wr_strobe~regout\);

-- Location: LCCOMB_X33_Y19_N10
\inst7|spi|status_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|status_wr_strobe~combout\ = (\inst7|cpu|W_alu_result\(3) & (\inst7|spi|wr_strobe~regout\ & (!\inst7|cpu|W_alu_result\(2) & !\inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst7|spi|wr_strobe~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|spi|status_wr_strobe~combout\);

-- Location: LCCOMB_X27_Y19_N4
\inst7|spi|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Add1~0_combout\ = \inst7|spi|state\(0) $ (VCC)
-- \inst7|spi|Add1~1\ = CARRY(\inst7|spi|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|state\(0),
	datad => VCC,
	combout => \inst7|spi|Add1~0_combout\,
	cout => \inst7|spi|Add1~1\);

-- Location: LCCOMB_X28_Y19_N0
\inst7|spi|p1_slowcount[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_slowcount[0]~0_combout\ = (!\inst7|spi|slowcount\(0) & \inst7|spi|transmitting~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|spi|slowcount\(0),
	datad => \inst7|spi|transmitting~regout\,
	combout => \inst7|spi|p1_slowcount[0]~0_combout\);

-- Location: LCFF_X28_Y19_N1
\inst7|spi|slowcount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_slowcount[0]~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|slowcount\(0));

-- Location: LCCOMB_X28_Y19_N8
\inst7|spi|slowcount[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|slowcount[2]~9_combout\ = (\inst7|spi|slowcount\(2) & (!\inst7|spi|slowcount[1]~8\)) # (!\inst7|spi|slowcount\(2) & ((\inst7|spi|slowcount[1]~8\) # (GND)))
-- \inst7|spi|slowcount[2]~10\ = CARRY((!\inst7|spi|slowcount[1]~8\) # (!\inst7|spi|slowcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|slowcount\(2),
	datad => VCC,
	cin => \inst7|spi|slowcount[1]~8\,
	combout => \inst7|spi|slowcount[2]~9_combout\,
	cout => \inst7|spi|slowcount[2]~10\);

-- Location: LCCOMB_X28_Y19_N10
\inst7|spi|slowcount[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|slowcount[3]~11_combout\ = (\inst7|spi|slowcount\(3) & (\inst7|spi|slowcount[2]~10\ $ (GND))) # (!\inst7|spi|slowcount\(3) & (!\inst7|spi|slowcount[2]~10\ & VCC))
-- \inst7|spi|slowcount[3]~12\ = CARRY((\inst7|spi|slowcount\(3) & !\inst7|spi|slowcount[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|slowcount\(3),
	datad => VCC,
	cin => \inst7|spi|slowcount[2]~10\,
	combout => \inst7|spi|slowcount[3]~11_combout\,
	cout => \inst7|spi|slowcount[3]~12\);

-- Location: LCFF_X28_Y19_N11
\inst7|spi|slowcount[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|slowcount[3]~11_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|slowcount\(3));

-- Location: LCCOMB_X28_Y19_N2
\inst7|spi|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal2~0_combout\ = (\inst7|spi|slowcount\(1) & (\inst7|spi|slowcount\(0) & (!\inst7|spi|slowcount\(2) & !\inst7|spi|slowcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|slowcount\(1),
	datab => \inst7|spi|slowcount\(0),
	datac => \inst7|spi|slowcount\(2),
	datad => \inst7|spi|slowcount\(3),
	combout => \inst7|spi|Equal2~0_combout\);

-- Location: LCCOMB_X28_Y19_N20
\inst7|spi|p1_slowcount~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_slowcount~1_combout\ = ((\inst7|spi|Equal2~1_combout\ & \inst7|spi|Equal2~0_combout\)) # (!\inst7|spi|transmitting~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|transmitting~regout\,
	datac => \inst7|spi|Equal2~1_combout\,
	datad => \inst7|spi|Equal2~0_combout\,
	combout => \inst7|spi|p1_slowcount~1_combout\);

-- Location: LCFF_X28_Y19_N9
\inst7|spi|slowcount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|slowcount[2]~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|slowcount\(2));

-- Location: LCCOMB_X28_Y19_N12
\inst7|spi|slowcount[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|slowcount[4]~13_combout\ = (\inst7|spi|slowcount\(4) & (!\inst7|spi|slowcount[3]~12\)) # (!\inst7|spi|slowcount\(4) & ((\inst7|spi|slowcount[3]~12\) # (GND)))
-- \inst7|spi|slowcount[4]~14\ = CARRY((!\inst7|spi|slowcount[3]~12\) # (!\inst7|spi|slowcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|slowcount\(4),
	datad => VCC,
	cin => \inst7|spi|slowcount[3]~12\,
	combout => \inst7|spi|slowcount[4]~13_combout\,
	cout => \inst7|spi|slowcount[4]~14\);

-- Location: LCCOMB_X28_Y19_N14
\inst7|spi|slowcount[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|slowcount[5]~15_combout\ = (\inst7|spi|slowcount\(5) & (\inst7|spi|slowcount[4]~14\ $ (GND))) # (!\inst7|spi|slowcount\(5) & (!\inst7|spi|slowcount[4]~14\ & VCC))
-- \inst7|spi|slowcount[5]~16\ = CARRY((\inst7|spi|slowcount\(5) & !\inst7|spi|slowcount[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|slowcount\(5),
	datad => VCC,
	cin => \inst7|spi|slowcount[4]~14\,
	combout => \inst7|spi|slowcount[5]~15_combout\,
	cout => \inst7|spi|slowcount[5]~16\);

-- Location: LCFF_X28_Y19_N15
\inst7|spi|slowcount[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|slowcount[5]~15_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|slowcount\(5));

-- Location: LCCOMB_X28_Y19_N18
\inst7|spi|slowcount[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|slowcount[7]~19_combout\ = \inst7|spi|slowcount[6]~18\ $ (!\inst7|spi|slowcount\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|slowcount\(7),
	cin => \inst7|spi|slowcount[6]~18\,
	combout => \inst7|spi|slowcount[7]~19_combout\);

-- Location: LCFF_X28_Y19_N19
\inst7|spi|slowcount[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|slowcount[7]~19_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|slowcount\(7));

-- Location: LCFF_X28_Y19_N13
\inst7|spi|slowcount[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|slowcount[4]~13_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|spi|p1_slowcount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|slowcount\(4));

-- Location: LCCOMB_X28_Y19_N4
\inst7|spi|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal2~1_combout\ = (\inst7|spi|slowcount\(6) & (\inst7|spi|slowcount\(7) & (!\inst7|spi|slowcount\(5) & !\inst7|spi|slowcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|slowcount\(6),
	datab => \inst7|spi|slowcount\(7),
	datac => \inst7|spi|slowcount\(5),
	datad => \inst7|spi|slowcount\(4),
	combout => \inst7|spi|Equal2~1_combout\);

-- Location: LCCOMB_X28_Y19_N26
\inst7|spi|always11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|always11~0_combout\ = (\inst7|spi|transmitting~regout\ & (\inst7|spi|Equal2~1_combout\ & \inst7|spi|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|transmitting~regout\,
	datac => \inst7|spi|Equal2~1_combout\,
	datad => \inst7|spi|Equal2~0_combout\,
	combout => \inst7|spi|always11~0_combout\);

-- Location: LCFF_X27_Y19_N5
\inst7|spi|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|Add1~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|state\(0));

-- Location: LCCOMB_X27_Y19_N24
\inst7|spi|state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|state~0_combout\ = (\inst7|spi|Add1~8_combout\ & (((!\inst7|spi|Equal9~0_combout\) # (!\inst7|spi|state\(4))) # (!\inst7|spi|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Add1~8_combout\,
	datab => \inst7|spi|state\(0),
	datac => \inst7|spi|state\(4),
	datad => \inst7|spi|Equal9~0_combout\,
	combout => \inst7|spi|state~0_combout\);

-- Location: LCFF_X27_Y19_N25
\inst7|spi|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|state~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|state\(4));

-- Location: LCCOMB_X27_Y19_N26
\inst7|spi|state~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|state~1_combout\ = (\inst7|spi|Add1~2_combout\ & (((!\inst7|spi|Equal9~0_combout\) # (!\inst7|spi|state\(4))) # (!\inst7|spi|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Add1~2_combout\,
	datab => \inst7|spi|state\(0),
	datac => \inst7|spi|state\(4),
	datad => \inst7|spi|Equal9~0_combout\,
	combout => \inst7|spi|state~1_combout\);

-- Location: LCFF_X27_Y19_N27
\inst7|spi|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|state~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|state\(1));

-- Location: LCFF_X27_Y19_N9
\inst7|spi|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|Add1~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|state\(2));

-- Location: LCCOMB_X27_Y19_N28
\inst7|spi|Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal9~0_combout\ = (!\inst7|spi|state\(3) & (!\inst7|spi|state\(2) & !\inst7|spi|state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|state\(3),
	datac => \inst7|spi|state\(2),
	datad => \inst7|spi|state\(1),
	combout => \inst7|spi|Equal9~0_combout\);

-- Location: LCCOMB_X27_Y19_N2
\inst7|spi|Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal9~1_combout\ = ((!\inst7|spi|Equal9~0_combout\) # (!\inst7|spi|state\(0))) # (!\inst7|spi|state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|state\(4),
	datac => \inst7|spi|state\(0),
	datad => \inst7|spi|Equal9~0_combout\,
	combout => \inst7|spi|Equal9~1_combout\);

-- Location: LCCOMB_X28_Y19_N24
\inst7|spi|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal2~2_combout\ = (\inst7|spi|Equal2~1_combout\ & \inst7|spi|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|spi|Equal2~1_combout\,
	datad => \inst7|spi|Equal2~0_combout\,
	combout => \inst7|spi|Equal2~2_combout\);

-- Location: LCCOMB_X27_Y19_N22
\inst7|spi|transmitting~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|transmitting~4_combout\ = (\inst7|spi|tx_holding_primed~regout\ & ((\inst7|spi|Equal9~1_combout\) # ((!\inst7|spi|Equal2~2_combout\)))) # (!\inst7|spi|tx_holding_primed~regout\ & (\inst7|spi|transmitting~regout\ & 
-- ((\inst7|spi|Equal9~1_combout\) # (!\inst7|spi|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|tx_holding_primed~regout\,
	datab => \inst7|spi|Equal9~1_combout\,
	datac => \inst7|spi|transmitting~regout\,
	datad => \inst7|spi|Equal2~2_combout\,
	combout => \inst7|spi|transmitting~4_combout\);

-- Location: LCFF_X27_Y19_N23
\inst7|spi|transmitting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|transmitting~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|transmitting~regout\);

-- Location: LCCOMB_X32_Y20_N18
\inst7|spi|p1_data_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_wr_strobe~combout\ = (\inst7|spi|Equal0~1_combout\ & (\inst7|spi|p1_wr_strobe~2_combout\ & \inst7|spi|p1_wr_strobe~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~1_combout\,
	datab => \inst7|spi|p1_wr_strobe~2_combout\,
	datac => \inst7|spi|p1_wr_strobe~0_combout\,
	combout => \inst7|spi|p1_data_wr_strobe~combout\);

-- Location: LCFF_X32_Y20_N19
\inst7|spi|data_wr_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_wr_strobe~combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_wr_strobe~regout\);

-- Location: LCCOMB_X33_Y19_N0
\inst7|spi|tx_holding_primed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|tx_holding_primed~0_combout\ = (\inst7|spi|data_wr_strobe~regout\) # ((\inst7|spi|transmitting~regout\ & \inst7|spi|tx_holding_primed~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|transmitting~regout\,
	datac => \inst7|spi|tx_holding_primed~regout\,
	datad => \inst7|spi|data_wr_strobe~regout\,
	combout => \inst7|spi|tx_holding_primed~0_combout\);

-- Location: LCFF_X33_Y19_N1
\inst7|spi|tx_holding_primed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|tx_holding_primed~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_primed~regout\);

-- Location: LCCOMB_X27_Y19_N16
\inst7|spi|TRDY~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|TRDY~0_combout\ = (\inst7|spi|transmitting~regout\ & \inst7|spi|tx_holding_primed~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|transmitting~regout\,
	datad => \inst7|spi|tx_holding_primed~regout\,
	combout => \inst7|spi|TRDY~0_combout\);

-- Location: LCCOMB_X32_Y19_N4
\inst7|spi|TOE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|TOE~0_combout\ = (!\inst7|spi|status_wr_strobe~combout\ & ((\inst7|spi|TOE~regout\) # ((\inst7|spi|data_wr_strobe~regout\ & \inst7|spi|TRDY~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|data_wr_strobe~regout\,
	datab => \inst7|spi|status_wr_strobe~combout\,
	datac => \inst7|spi|TOE~regout\,
	datad => \inst7|spi|TRDY~0_combout\,
	combout => \inst7|spi|TOE~0_combout\);

-- Location: LCFF_X32_Y19_N5
\inst7|spi|TOE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|TOE~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|TOE~regout\);

-- Location: LCFF_X43_Y25_N15
\inst7|cpu|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[24]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(8));

-- Location: LCCOMB_X33_Y19_N4
\inst7|spi|control_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|control_wr_strobe~combout\ = (\inst7|cpu|W_alu_result\(3) & (\inst7|spi|wr_strobe~regout\ & (\inst7|cpu|W_alu_result\(2) & !\inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst7|spi|wr_strobe~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|spi|control_wr_strobe~combout\);

-- Location: LCFF_X32_Y19_N23
\inst7|spi|iE_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|iE_reg~regout\);

-- Location: LCFF_X41_Y25_N7
\inst7|cpu|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(4));

-- Location: LCFF_X32_Y19_N11
\inst7|spi|iTOE_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(4),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|iTOE_reg~regout\);

-- Location: LCCOMB_X32_Y19_N22
\inst7|spi|irq_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|irq_reg~0_combout\ = (\inst7|spi|TOE~regout\ & (((\inst7|spi|iE_reg~regout\) # (\inst7|spi|iTOE_reg~regout\)))) # (!\inst7|spi|TOE~regout\ & (\inst7|spi|ROE~regout\ & (\inst7|spi|iE_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|ROE~regout\,
	datab => \inst7|spi|TOE~regout\,
	datac => \inst7|spi|iE_reg~regout\,
	datad => \inst7|spi|iTOE_reg~regout\,
	combout => \inst7|spi|irq_reg~0_combout\);

-- Location: LCCOMB_X27_Y19_N0
\inst7|spi|SCLK_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|SCLK_reg~1_combout\ = (\inst7|spi|Equal2~2_combout\ & (\inst7|spi|Equal9~1_combout\ & (\inst7|spi|SCLK_reg~0_combout\ $ (\inst7|spi|SCLK_reg~regout\)))) # (!\inst7|spi|Equal2~2_combout\ & (((\inst7|spi|SCLK_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|SCLK_reg~0_combout\,
	datab => \inst7|spi|Equal9~1_combout\,
	datac => \inst7|spi|SCLK_reg~regout\,
	datad => \inst7|spi|Equal2~2_combout\,
	combout => \inst7|spi|SCLK_reg~1_combout\);

-- Location: LCFF_X27_Y19_N1
\inst7|spi|SCLK_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|SCLK_reg~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|SCLK_reg~regout\);

-- Location: LCCOMB_X28_Y19_N28
\inst7|spi|shift_reg[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg[2]~0_combout\ = ((!\inst7|spi|Equal2~0_combout\) # (!\inst7|spi|SCLK_reg~regout\)) # (!\inst7|spi|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|Equal2~1_combout\,
	datac => \inst7|spi|SCLK_reg~regout\,
	datad => \inst7|spi|Equal2~0_combout\,
	combout => \inst7|spi|shift_reg[2]~0_combout\);

-- Location: LCCOMB_X30_Y24_N0
\inst7|addr_router_001|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal8~0_combout\ = (\inst7|cpu|W_alu_result\(7) & (!\inst7|cpu|W_alu_result\(6) & (!\inst7|cpu|W_alu_result\(4) & !\inst7|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(7),
	datab => \inst7|cpu|W_alu_result\(6),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|addr_router_001|Equal8~0_combout\);

-- Location: LCCOMB_X30_Y24_N2
\inst7|addr_router_001|Equal8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal8~1_combout\ = (\inst7|addr_router_001|Equal8~0_combout\ & !\inst7|cpu|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|addr_router_001|Equal8~0_combout\,
	datac => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|addr_router_001|Equal8~1_combout\);

-- Location: LCCOMB_X32_Y24_N4
\inst7|addr_router_001|Equal8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal8~2_combout\ = (\inst7|addr_router_001|Equal2~1_combout\ & (\inst7|cpu|W_alu_result\(12) & (\inst7|addr_router_001|Equal8~1_combout\ & \inst7|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal2~1_combout\,
	datab => \inst7|cpu|W_alu_result\(12),
	datac => \inst7|addr_router_001|Equal8~1_combout\,
	datad => \inst7|addr_router_001|Equal1~2_combout\,
	combout => \inst7|addr_router_001|Equal8~2_combout\);

-- Location: LCCOMB_X32_Y24_N24
\inst7|addr_router_001|src_channel[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|src_channel[9]~0_combout\ = (!\inst7|addr_router_001|Equal1~3_combout\ & (!\inst7|addr_router_001|Equal8~2_combout\ & (!\inst7|addr_router_001|Equal4~0_combout\ & \inst7|addr_router_001|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal1~3_combout\,
	datab => \inst7|addr_router_001|Equal8~2_combout\,
	datac => \inst7|addr_router_001|Equal4~0_combout\,
	datad => \inst7|addr_router_001|Equal0~0_combout\,
	combout => \inst7|addr_router_001|src_channel[9]~0_combout\);

-- Location: LCCOMB_X32_Y18_N18
\inst7|width_adapter|count~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|count~0_combout\ = (\inst7|width_adapter|count\(0)) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\inst7|addr_router_001|src_channel[9]~0_combout\ & 
-- \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \inst7|width_adapter|count\(0),
	datac => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datad => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \inst7|width_adapter|count~0_combout\);

-- Location: LCCOMB_X32_Y18_N26
\inst7|width_adapter|use_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|use_reg~0_combout\ = (\inst7|width_adapter|use_reg~regout\ & (!\inst7|width_adapter|count\(0))) # (!\inst7|width_adapter|use_reg~regout\ & (((\inst7|addr_router_001|src_channel[9]~0_combout\ & 
-- \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|width_adapter|count\(0),
	datac => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datad => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \inst7|width_adapter|use_reg~0_combout\);

-- Location: LCCOMB_X32_Y18_N12
\inst7|width_adapter|use_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|use_reg~1_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & ((\inst7|width_adapter|use_reg~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\inst7|width_adapter|use_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|width_adapter|use_reg~0_combout\,
	combout => \inst7|width_adapter|use_reg~1_combout\);

-- Location: LCFF_X32_Y18_N13
\inst7|width_adapter|use_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|use_reg~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|use_reg~regout\);

-- Location: LCCOMB_X32_Y18_N30
\inst7|width_adapter|count~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|count~1_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ $ (((\inst7|width_adapter|count\(0)))))) # (!\inst7|width_adapter|use_reg~regout\ & 
-- (((\inst7|width_adapter|count~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \inst7|width_adapter|count~0_combout\,
	datac => \inst7|width_adapter|count\(0),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|count~1_combout\);

-- Location: LCFF_X32_Y18_N31
\inst7|width_adapter|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|count~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|count\(0));

-- Location: LCCOMB_X32_Y18_N24
\inst7|width_adapter|out_endofpacket~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_endofpacket~0_combout\ = (\inst7|width_adapter|endofpacket_reg~regout\ & (\inst7|width_adapter|count\(0) & \inst7|width_adapter|use_reg~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|endofpacket_reg~regout\,
	datab => \inst7|width_adapter|count\(0),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_endofpacket~0_combout\);

-- Location: LCCOMB_X40_Y28_N14
\inst7|cpu|E_mem_byte_en[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_mem_byte_en[3]~4_combout\ = (\inst7|cpu|D_iw\(4)) # ((\inst7|cpu|E_arith_result[1]~7_combout\ & ((\inst7|cpu|E_arith_result[0]~6_combout\) # (\inst7|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|E_arith_result[0]~6_combout\,
	datac => \inst7|cpu|E_arith_result[1]~7_combout\,
	datad => \inst7|cpu|D_iw\(3),
	combout => \inst7|cpu|E_mem_byte_en[3]~4_combout\);

-- Location: LCFF_X40_Y28_N15
\inst7|cpu|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_mem_byte_en[3]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_byteenable\(3));

-- Location: LCCOMB_X33_Y24_N8
\inst7|width_adapter|byteen_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|byteen_reg~0_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|cpu|d_byteenable\(3),
	combout => \inst7|width_adapter|byteen_reg~0_combout\);

-- Location: LCCOMB_X32_Y18_N20
\inst7|width_adapter|data_reg[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg[6]~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\) # (!\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg[6]~0_combout\);

-- Location: LCFF_X33_Y24_N9
\inst7|width_adapter|byteen_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|byteen_reg~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|byteen_reg\(1));

-- Location: LCCOMB_X33_Y24_N10
\inst7|width_adapter|byteen_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|byteen_reg~1_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_byteenable\(2),
	combout => \inst7|width_adapter|byteen_reg~1_combout\);

-- Location: LCFF_X33_Y24_N11
\inst7|width_adapter|byteen_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|byteen_reg~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|byteen_reg\(0));

-- Location: LCCOMB_X31_Y21_N18
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|byteen_reg\(1)) # (\inst7|width_adapter|byteen_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|width_adapter|byteen_reg\(1),
	datad => \inst7|width_adapter|byteen_reg\(0),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\);

-- Location: LCCOMB_X31_Y21_N8
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1) & !\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y21_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & (!\inst7|cpu_data_master_translator|read_accepted~regout\ & 
-- (\inst7|addr_router_001|src_channel[9]~0_combout\ & \inst7|cpu|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datab => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datac => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datad => \inst7|cpu|d_read~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\);

-- Location: LCCOMB_X32_Y22_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\);

-- Location: LCCOMB_X32_Y22_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ $ (((\inst7|addr_router_001|src_channel[9]~0_combout\ & 
-- (\inst7|cpu_data_master_translator|uav_read~0_combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\);

-- Location: LCFF_X32_Y22_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X32_Y22_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\);

-- Location: LCFF_X32_Y22_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5));

-- Location: LCFF_X31_Y26_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]~regout\);

-- Location: LCCOMB_X31_Y26_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\);

-- Location: LCCOMB_X31_Y26_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\);

-- Location: LCFF_X32_Y22_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y22_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\ & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCCOMB_X32_Y22_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\) # 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & \inst7|addr_router_001|src_channel[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X32_Y22_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y22_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ = ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\);

-- Location: LCFF_X31_Y26_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~regout\);

-- Location: LCCOMB_X32_Y26_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\);

-- Location: LCCOMB_X32_Y22_N18
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ = ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\);

-- Location: LCFF_X32_Y26_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]~regout\);

-- Location: LCCOMB_X32_Y26_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\);

-- Location: LCCOMB_X32_Y22_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ = ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\);

-- Location: LCFF_X32_Y26_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]~regout\);

-- Location: LCCOMB_X33_Y26_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\);

-- Location: LCCOMB_X32_Y22_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ = ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\);

-- Location: LCFF_X33_Y26_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]~regout\);

-- Location: LCCOMB_X33_Y26_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: LCCOMB_X32_Y22_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ = ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\);

-- Location: LCFF_X33_Y26_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]~regout\);

-- Location: LCCOMB_X33_Y22_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: LCCOMB_X33_Y22_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ = ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\);

-- Location: LCFF_X33_Y22_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\);

-- Location: LCCOMB_X33_Y22_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rf_source_data[81]~2_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X33_Y22_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\) # 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X33_Y22_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\);

-- Location: LCCOMB_X40_Y18_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\ = ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\);

-- Location: LCCOMB_X40_Y18_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\);

-- Location: LCFF_X40_Y18_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1));

-- Location: LCCOMB_X40_Y18_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) $ 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\);

-- Location: LCFF_X40_Y18_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0));

-- Location: LCCOMB_X41_Y18_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0_combout\ = !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0_combout\);

-- Location: LCCOMB_X32_Y31_N24
\inst7|sdram_controller|refresh_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter~7_combout\ = (\inst7|sdram_controller|Add0~2_combout\ & !\inst7|sdram_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Add0~2_combout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_counter~7_combout\);

-- Location: LCFF_X32_Y31_N25
\inst7|sdram_controller|refresh_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(1));

-- Location: LCCOMB_X31_Y31_N6
\inst7|sdram_controller|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~0_combout\ = \inst7|sdram_controller|refresh_counter\(0) $ (VCC)
-- \inst7|sdram_controller|Add0~1\ = CARRY(\inst7|sdram_controller|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_counter\(0),
	datad => VCC,
	combout => \inst7|sdram_controller|Add0~0_combout\,
	cout => \inst7|sdram_controller|Add0~1\);

-- Location: LCCOMB_X31_Y31_N12
\inst7|sdram_controller|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~6_combout\ = (\inst7|sdram_controller|refresh_counter\(3) & (!\inst7|sdram_controller|Add0~5\)) # (!\inst7|sdram_controller|refresh_counter\(3) & (\inst7|sdram_controller|Add0~5\ & VCC))
-- \inst7|sdram_controller|Add0~7\ = CARRY((\inst7|sdram_controller|refresh_counter\(3) & !\inst7|sdram_controller|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(3),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~5\,
	combout => \inst7|sdram_controller|Add0~6_combout\,
	cout => \inst7|sdram_controller|Add0~7\);

-- Location: LCCOMB_X31_Y31_N0
\inst7|sdram_controller|refresh_counter[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter[3]~12_combout\ = !\inst7|sdram_controller|Add0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|Add0~6_combout\,
	combout => \inst7|sdram_controller|refresh_counter[3]~12_combout\);

-- Location: LCFF_X31_Y31_N1
\inst7|sdram_controller|refresh_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter[3]~12_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(3));

-- Location: LCCOMB_X31_Y31_N14
\inst7|sdram_controller|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~8_combout\ = (\inst7|sdram_controller|refresh_counter\(4) & ((GND) # (!\inst7|sdram_controller|Add0~7\))) # (!\inst7|sdram_controller|refresh_counter\(4) & (\inst7|sdram_controller|Add0~7\ $ (GND)))
-- \inst7|sdram_controller|Add0~9\ = CARRY((\inst7|sdram_controller|refresh_counter\(4)) # (!\inst7|sdram_controller|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(4),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~7\,
	combout => \inst7|sdram_controller|Add0~8_combout\,
	cout => \inst7|sdram_controller|Add0~9\);

-- Location: LCCOMB_X31_Y31_N2
\inst7|sdram_controller|refresh_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter~6_combout\ = (\inst7|sdram_controller|Add0~8_combout\ & !\inst7|sdram_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|Add0~8_combout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_counter~6_combout\);

-- Location: LCFF_X31_Y31_N3
\inst7|sdram_controller|refresh_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(4));

-- Location: LCCOMB_X31_Y31_N4
\inst7|sdram_controller|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Equal0~2_combout\ = (!\inst7|sdram_controller|refresh_counter\(2) & (!\inst7|sdram_controller|refresh_counter\(4) & (\inst7|sdram_controller|refresh_counter\(3) & !\inst7|sdram_controller|refresh_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_counter\(2),
	datab => \inst7|sdram_controller|refresh_counter\(4),
	datac => \inst7|sdram_controller|refresh_counter\(3),
	datad => \inst7|sdram_controller|refresh_counter\(1),
	combout => \inst7|sdram_controller|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y31_N16
\inst7|sdram_controller|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~10_combout\ = (\inst7|sdram_controller|refresh_counter\(5) & (\inst7|sdram_controller|Add0~9\ & VCC)) # (!\inst7|sdram_controller|refresh_counter\(5) & (!\inst7|sdram_controller|Add0~9\))
-- \inst7|sdram_controller|Add0~11\ = CARRY((!\inst7|sdram_controller|refresh_counter\(5) & !\inst7|sdram_controller|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(5),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~9\,
	combout => \inst7|sdram_controller|Add0~10_combout\,
	cout => \inst7|sdram_controller|Add0~11\);

-- Location: LCCOMB_X32_Y31_N12
\inst7|sdram_controller|refresh_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter~5_combout\ = (\inst7|sdram_controller|Add0~10_combout\ & !\inst7|sdram_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|Add0~10_combout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_counter~5_combout\);

-- Location: LCFF_X32_Y31_N13
\inst7|sdram_controller|refresh_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(5));

-- Location: LCCOMB_X31_Y31_N18
\inst7|sdram_controller|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~12_combout\ = (\inst7|sdram_controller|refresh_counter\(6) & ((GND) # (!\inst7|sdram_controller|Add0~11\))) # (!\inst7|sdram_controller|refresh_counter\(6) & (\inst7|sdram_controller|Add0~11\ $ (GND)))
-- \inst7|sdram_controller|Add0~13\ = CARRY((\inst7|sdram_controller|refresh_counter\(6)) # (!\inst7|sdram_controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(6),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~11\,
	combout => \inst7|sdram_controller|Add0~12_combout\,
	cout => \inst7|sdram_controller|Add0~13\);

-- Location: LCCOMB_X32_Y31_N18
\inst7|sdram_controller|refresh_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter~4_combout\ = (\inst7|sdram_controller|Add0~12_combout\ & !\inst7|sdram_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|Add0~12_combout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_counter~4_combout\);

-- Location: LCFF_X32_Y31_N19
\inst7|sdram_controller|refresh_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(6));

-- Location: LCCOMB_X31_Y31_N20
\inst7|sdram_controller|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~14_combout\ = (\inst7|sdram_controller|refresh_counter\(7) & (!\inst7|sdram_controller|Add0~13\)) # (!\inst7|sdram_controller|refresh_counter\(7) & (\inst7|sdram_controller|Add0~13\ & VCC))
-- \inst7|sdram_controller|Add0~15\ = CARRY((\inst7|sdram_controller|refresh_counter\(7) & !\inst7|sdram_controller|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(7),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~13\,
	combout => \inst7|sdram_controller|Add0~14_combout\,
	cout => \inst7|sdram_controller|Add0~15\);

-- Location: LCCOMB_X32_Y31_N8
\inst7|sdram_controller|refresh_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter~3_combout\ = (\inst7|sdram_controller|Equal0~3_combout\) # (!\inst7|sdram_controller|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|Add0~14_combout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_counter~3_combout\);

-- Location: LCFF_X32_Y31_N9
\inst7|sdram_controller|refresh_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(7));

-- Location: LCCOMB_X31_Y31_N22
\inst7|sdram_controller|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~16_combout\ = (\inst7|sdram_controller|refresh_counter\(8) & (\inst7|sdram_controller|Add0~15\ $ (GND))) # (!\inst7|sdram_controller|refresh_counter\(8) & ((GND) # (!\inst7|sdram_controller|Add0~15\)))
-- \inst7|sdram_controller|Add0~17\ = CARRY((!\inst7|sdram_controller|Add0~15\) # (!\inst7|sdram_controller|refresh_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(8),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~15\,
	combout => \inst7|sdram_controller|Add0~16_combout\,
	cout => \inst7|sdram_controller|Add0~17\);

-- Location: LCCOMB_X32_Y31_N30
\inst7|sdram_controller|refresh_counter[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter[8]~10_combout\ = !\inst7|sdram_controller|Add0~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|Add0~16_combout\,
	combout => \inst7|sdram_controller|refresh_counter[8]~10_combout\);

-- Location: LCFF_X32_Y31_N31
\inst7|sdram_controller|refresh_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter[8]~10_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(8));

-- Location: LCCOMB_X31_Y31_N24
\inst7|sdram_controller|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~18_combout\ = (\inst7|sdram_controller|refresh_counter\(9) & (!\inst7|sdram_controller|Add0~17\)) # (!\inst7|sdram_controller|refresh_counter\(9) & (\inst7|sdram_controller|Add0~17\ & VCC))
-- \inst7|sdram_controller|Add0~19\ = CARRY((\inst7|sdram_controller|refresh_counter\(9) & !\inst7|sdram_controller|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(9),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~17\,
	combout => \inst7|sdram_controller|Add0~18_combout\,
	cout => \inst7|sdram_controller|Add0~19\);

-- Location: LCCOMB_X32_Y31_N14
\inst7|sdram_controller|refresh_counter[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter[9]~9_combout\ = !\inst7|sdram_controller|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|Add0~18_combout\,
	combout => \inst7|sdram_controller|refresh_counter[9]~9_combout\);

-- Location: LCFF_X32_Y31_N15
\inst7|sdram_controller|refresh_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter[9]~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(9));

-- Location: LCCOMB_X31_Y31_N26
\inst7|sdram_controller|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~20_combout\ = (\inst7|sdram_controller|refresh_counter\(10) & ((GND) # (!\inst7|sdram_controller|Add0~19\))) # (!\inst7|sdram_controller|refresh_counter\(10) & (\inst7|sdram_controller|Add0~19\ $ (GND)))
-- \inst7|sdram_controller|Add0~21\ = CARRY((\inst7|sdram_controller|refresh_counter\(10)) # (!\inst7|sdram_controller|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|refresh_counter\(10),
	datad => VCC,
	cin => \inst7|sdram_controller|Add0~19\,
	combout => \inst7|sdram_controller|Add0~20_combout\,
	cout => \inst7|sdram_controller|Add0~21\);

-- Location: LCCOMB_X32_Y31_N10
\inst7|sdram_controller|refresh_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter~2_combout\ = (\inst7|sdram_controller|Add0~20_combout\ & !\inst7|sdram_controller|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|Add0~20_combout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_counter~2_combout\);

-- Location: LCFF_X32_Y31_N11
\inst7|sdram_controller|refresh_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(10));

-- Location: LCCOMB_X31_Y31_N30
\inst7|sdram_controller|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Add0~24_combout\ = \inst7|sdram_controller|Add0~23\ $ (!\inst7|sdram_controller|refresh_counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|refresh_counter\(12),
	cin => \inst7|sdram_controller|Add0~23\,
	combout => \inst7|sdram_controller|Add0~24_combout\);

-- Location: LCCOMB_X32_Y31_N28
\inst7|sdram_controller|refresh_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_counter~0_combout\ = (\inst7|sdram_controller|Equal0~3_combout\) # (!\inst7|sdram_controller|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|Add0~24_combout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_counter~0_combout\);

-- Location: LCFF_X32_Y31_N29
\inst7|sdram_controller|refresh_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_counter~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(12));

-- Location: LCCOMB_X32_Y31_N20
\inst7|sdram_controller|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Equal0~0_combout\ = (!\inst7|sdram_controller|refresh_counter\(11) & (\inst7|sdram_controller|refresh_counter\(12) & (\inst7|sdram_controller|refresh_counter\(9) & !\inst7|sdram_controller|refresh_counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_counter\(11),
	datab => \inst7|sdram_controller|refresh_counter\(12),
	datac => \inst7|sdram_controller|refresh_counter\(9),
	datad => \inst7|sdram_controller|refresh_counter\(10),
	combout => \inst7|sdram_controller|Equal0~0_combout\);

-- Location: LCFF_X31_Y31_N7
\inst7|sdram_controller|refresh_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Add0~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_counter\(0));

-- Location: LCCOMB_X32_Y31_N2
\inst7|sdram_controller|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Equal0~3_combout\ = (\inst7|sdram_controller|Equal0~1_combout\ & (\inst7|sdram_controller|Equal0~2_combout\ & (\inst7|sdram_controller|Equal0~0_combout\ & !\inst7|sdram_controller|refresh_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Equal0~1_combout\,
	datab => \inst7|sdram_controller|Equal0~2_combout\,
	datac => \inst7|sdram_controller|Equal0~0_combout\,
	datad => \inst7|sdram_controller|refresh_counter\(0),
	combout => \inst7|sdram_controller|Equal0~3_combout\);

-- Location: LCCOMB_X33_Y16_N2
\inst7|sdram_controller|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector9~0_combout\ = (\inst7|sdram_controller|i_next.010~regout\ & (!\inst7|sdram_controller|i_count\(2) & (!\inst7|sdram_controller|i_count\(1) & \inst7|sdram_controller|i_state.011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_next.010~regout\,
	datab => \inst7|sdram_controller|i_count\(2),
	datac => \inst7|sdram_controller|i_count\(1),
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|Selector9~0_combout\);

-- Location: LCFF_X33_Y16_N3
\inst7|sdram_controller|i_state.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector9~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_state.010~regout\);

-- Location: LCCOMB_X33_Y16_N8
\inst7|sdram_controller|i_count[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|i_count[1]~2_combout\ = (\inst7|sdram_controller|i_state.011~regout\ & (\inst7|sdram_controller|i_count\(0) $ (((!\inst7|sdram_controller|i_count\(1)))))) # (!\inst7|sdram_controller|i_state.011~regout\ & 
-- (((\inst7|sdram_controller|i_state.010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_count\(0),
	datab => \inst7|sdram_controller|i_state.010~regout\,
	datac => \inst7|sdram_controller|i_count\(1),
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|i_count[1]~2_combout\);

-- Location: LCCOMB_X33_Y16_N24
\inst7|sdram_controller|i_count[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|i_count[1]~3_combout\ = (\inst7|sdram_controller|i_count[1]~0_combout\ & (((\inst7|sdram_controller|i_count\(1))))) # (!\inst7|sdram_controller|i_count[1]~0_combout\ & ((\inst7|sdram_controller|i_count[1]~1_combout\ & 
-- ((\inst7|sdram_controller|i_count[1]~2_combout\))) # (!\inst7|sdram_controller|i_count[1]~1_combout\ & (\inst7|sdram_controller|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_count[1]~0_combout\,
	datab => \inst7|sdram_controller|i_count[1]~1_combout\,
	datac => \inst7|sdram_controller|i_count\(1),
	datad => \inst7|sdram_controller|i_count[1]~2_combout\,
	combout => \inst7|sdram_controller|i_count[1]~3_combout\);

-- Location: LCFF_X33_Y16_N25
\inst7|sdram_controller|i_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|i_count[1]~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_count\(1));

-- Location: LCCOMB_X33_Y16_N18
\inst7|sdram_controller|i_count[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|i_count[1]~0_combout\ = (!\inst7|sdram_controller|i_count\(2) & (!\inst7|sdram_controller|i_count\(1) & \inst7|sdram_controller|i_state.011~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|i_count\(2),
	datac => \inst7|sdram_controller|i_count\(1),
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|i_count[1]~0_combout\);

-- Location: LCCOMB_X32_Y31_N26
\inst7|sdram_controller|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector7~0_combout\ = (\inst7|sdram_controller|i_next.000~regout\ & ((\inst7|sdram_controller|Equal0~3_combout\) # ((\inst7|sdram_controller|i_state.000~regout\)))) # (!\inst7|sdram_controller|i_next.000~regout\ & 
-- (!\inst7|sdram_controller|i_count[1]~0_combout\ & ((\inst7|sdram_controller|Equal0~3_combout\) # (\inst7|sdram_controller|i_state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_next.000~regout\,
	datab => \inst7|sdram_controller|Equal0~3_combout\,
	datac => \inst7|sdram_controller|i_state.000~regout\,
	datad => \inst7|sdram_controller|i_count[1]~0_combout\,
	combout => \inst7|sdram_controller|Selector7~0_combout\);

-- Location: LCFF_X32_Y31_N27
\inst7|sdram_controller|i_state.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector7~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_state.000~regout\);

-- Location: LCCOMB_X33_Y16_N14
\inst7|sdram_controller|i_count[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|i_count[1]~1_combout\ = (!\inst7|sdram_controller|i_state.101~regout\ & \inst7|sdram_controller|i_state.000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.101~regout\,
	datad => \inst7|sdram_controller|i_state.000~regout\,
	combout => \inst7|sdram_controller|i_count[1]~1_combout\);

-- Location: LCCOMB_X33_Y16_N28
\inst7|sdram_controller|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector13~0_combout\ = (\inst7|sdram_controller|i_state.011~regout\ & ((\inst7|sdram_controller|i_count\(0)) # (\inst7|sdram_controller|i_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_count\(0),
	datac => \inst7|sdram_controller|i_count\(1),
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|Selector13~0_combout\);

-- Location: LCCOMB_X33_Y16_N30
\inst7|sdram_controller|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector13~1_combout\ = (\inst7|sdram_controller|i_state.111~regout\) # ((\inst7|sdram_controller|i_count\(2) & ((\inst7|sdram_controller|Selector13~0_combout\) # (!\inst7|sdram_controller|i_count[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.111~regout\,
	datab => \inst7|sdram_controller|i_count[1]~1_combout\,
	datac => \inst7|sdram_controller|i_count\(2),
	datad => \inst7|sdram_controller|Selector13~0_combout\,
	combout => \inst7|sdram_controller|Selector13~1_combout\);

-- Location: LCFF_X33_Y16_N31
\inst7|sdram_controller|i_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector13~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_count\(2));

-- Location: LCCOMB_X33_Y16_N4
\inst7|sdram_controller|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector10~0_combout\ = (\inst7|sdram_controller|i_state.001~regout\) # ((\inst7|sdram_controller|i_state.011~regout\ & ((\inst7|sdram_controller|i_count\(2)) # (\inst7|sdram_controller|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.001~regout\,
	datab => \inst7|sdram_controller|i_count\(2),
	datac => \inst7|sdram_controller|i_count\(1),
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|Selector10~0_combout\);

-- Location: LCCOMB_X33_Y16_N0
\inst7|sdram_controller|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector10~1_combout\ = (\inst7|sdram_controller|i_state.111~regout\) # ((\inst7|sdram_controller|Selector10~0_combout\) # (\inst7|sdram_controller|i_state.010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.111~regout\,
	datac => \inst7|sdram_controller|Selector10~0_combout\,
	datad => \inst7|sdram_controller|i_state.010~regout\,
	combout => \inst7|sdram_controller|Selector10~1_combout\);

-- Location: LCFF_X33_Y16_N1
\inst7|sdram_controller|i_state.011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector10~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_state.011~regout\);

-- Location: LCCOMB_X32_Y16_N14
\inst7|sdram_controller|i_state.101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|i_state.101~0_combout\ = (\inst7|sdram_controller|i_state.101~regout\) # ((\inst7|sdram_controller|i_next.101~regout\ & \inst7|sdram_controller|i_count[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_next.101~regout\,
	datac => \inst7|sdram_controller|i_state.101~regout\,
	datad => \inst7|sdram_controller|i_count[1]~0_combout\,
	combout => \inst7|sdram_controller|i_state.101~0_combout\);

-- Location: LCFF_X32_Y16_N15
\inst7|sdram_controller|i_state.101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|i_state.101~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_state.101~regout\);

-- Location: LCCOMB_X32_Y16_N30
\inst7|sdram_controller|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector1~0_combout\ = (\inst7|sdram_controller|i_state.000~regout\ & (!\inst7|sdram_controller|i_state.011~regout\ & ((\inst7|sdram_controller|i_cmd\(2)) # (!\inst7|sdram_controller|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.000~regout\,
	datab => \inst7|sdram_controller|i_state.011~regout\,
	datac => \inst7|sdram_controller|i_cmd\(2),
	datad => \inst7|sdram_controller|i_state.101~regout\,
	combout => \inst7|sdram_controller|Selector1~0_combout\);

-- Location: LCFF_X32_Y16_N31
\inst7|sdram_controller|i_cmd[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector1~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_cmd\(2));

-- Location: LCCOMB_X40_Y28_N8
\inst7|cpu|E_mem_byte_en[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_mem_byte_en[1]~6_combout\ = (\inst7|cpu|D_iw\(4)) # ((!\inst7|cpu|E_arith_result[1]~7_combout\ & ((\inst7|cpu|E_arith_result[0]~6_combout\) # (\inst7|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|E_arith_result[0]~6_combout\,
	datac => \inst7|cpu|E_arith_result[1]~7_combout\,
	datad => \inst7|cpu|D_iw\(3),
	combout => \inst7|cpu|E_mem_byte_en[1]~6_combout\);

-- Location: LCFF_X40_Y28_N9
\inst7|cpu|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_mem_byte_en[1]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_byteenable\(1));

-- Location: LCCOMB_X31_Y21_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\) # ((!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_byteenable\(0)) 
-- # (\inst7|cpu|d_byteenable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|cpu|d_byteenable\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\,
	datad => \inst7|cpu|d_byteenable\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\);

-- Location: LCCOMB_X31_Y21_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ = ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\) # (!\inst7|addr_router_001|src_channel[9]~0_combout\))) # (!\inst7|cpu_data_master_translator|uav_write~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\);

-- Location: LCCOMB_X31_Y21_N30
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst7|addr_router_001|src_channel[9]~0_combout\ & \inst7|cpu_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datad => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\);

-- Location: LCCOMB_X31_Y21_N28
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~regout\ & 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\);

-- Location: LCFF_X31_Y21_N5
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(40));

-- Location: LCCOMB_X28_Y18_N0
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(40)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(40),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(40),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\);

-- Location: LCCOMB_X29_Y15_N12
\inst7|sdram_controller|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector35~0_combout\ = (!\inst7|sdram_controller|active_rnw~regout\ & (\inst7|sdram_controller|m_state.000000010~regout\ & \inst7|sdram_controller|Selector33~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_rnw~regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datad => \inst7|sdram_controller|Selector33~2_combout\,
	combout => \inst7|sdram_controller|Selector35~0_combout\);

-- Location: LCCOMB_X32_Y16_N6
\inst7|sdram_controller|init_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|init_done~0_combout\ = (\inst7|sdram_controller|init_done~regout\) # (\inst7|sdram_controller|i_state.101~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|init_done~regout\,
	datad => \inst7|sdram_controller|i_state.101~regout\,
	combout => \inst7|sdram_controller|init_done~0_combout\);

-- Location: LCFF_X32_Y16_N7
\inst7|sdram_controller|init_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|init_done~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|init_done~regout\);

-- Location: LCCOMB_X30_Y16_N8
\inst7|sdram_controller|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector34~1_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\) # ((!\inst7|sdram_controller|m_state.000000001~regout\ & ((\inst7|sdram_controller|refresh_request~regout\) # 
-- (!\inst7|sdram_controller|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_request~regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector34~1_combout\);

-- Location: LCCOMB_X30_Y16_N22
\inst7|sdram_controller|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector23~0_combout\ = (\inst7|sdram_controller|m_state.000000001~regout\ & ((\inst7|sdram_controller|m_state.010000000~regout\) # ((\inst7|sdram_controller|ack_refresh_request~regout\)))) # 
-- (!\inst7|sdram_controller|m_state.000000001~regout\ & (((\inst7|sdram_controller|ack_refresh_request~regout\ & !\inst7|sdram_controller|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|m_state.010000000~regout\,
	datac => \inst7|sdram_controller|ack_refresh_request~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector23~0_combout\);

-- Location: LCFF_X30_Y16_N23
\inst7|sdram_controller|ack_refresh_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector23~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|ack_refresh_request~regout\);

-- Location: LCCOMB_X30_Y16_N12
\inst7|sdram_controller|refresh_request~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|refresh_request~0_combout\ = (\inst7|sdram_controller|init_done~regout\ & (!\inst7|sdram_controller|ack_refresh_request~regout\ & ((\inst7|sdram_controller|refresh_request~regout\) # (\inst7|sdram_controller|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|init_done~regout\,
	datab => \inst7|sdram_controller|ack_refresh_request~regout\,
	datac => \inst7|sdram_controller|refresh_request~regout\,
	datad => \inst7|sdram_controller|Equal0~3_combout\,
	combout => \inst7|sdram_controller|refresh_request~0_combout\);

-- Location: LCFF_X30_Y16_N13
\inst7|sdram_controller|refresh_request\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|refresh_request~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|refresh_request~regout\);

-- Location: LCCOMB_X31_Y15_N6
\inst7|sdram_controller|m_next~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|m_next~19_combout\ = (\inst7|sdram_controller|refresh_request~regout\ & (\inst7|sdram_controller|pending~9_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)) # 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	datab => \inst7|sdram_controller|refresh_request~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	datad => \inst7|sdram_controller|pending~9_combout\,
	combout => \inst7|sdram_controller|m_next~19_combout\);

-- Location: LCCOMB_X29_Y15_N14
\inst7|sdram_controller|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector34~2_combout\ = ((\inst7|sdram_controller|Selector34~1_combout\) # ((!\inst7|sdram_controller|WideOr9~0_combout\ & \inst7|sdram_controller|m_next~19_combout\))) # (!\inst7|sdram_controller|Selector33~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector33~2_combout\,
	datab => \inst7|sdram_controller|Selector34~1_combout\,
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|m_next~19_combout\,
	combout => \inst7|sdram_controller|Selector34~2_combout\);

-- Location: LCFF_X29_Y15_N13
\inst7|sdram_controller|m_next.000010000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector35~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_next.000010000~regout\);

-- Location: LCCOMB_X30_Y15_N30
\inst7|sdram_controller|Selector27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector27~1_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\ & (\inst7|sdram_controller|pending~9_combout\ & (\inst7|sdram_controller|m_state.100000000~regout\ & 
-- !\inst7|sdram_controller|refresh_request~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst7|sdram_controller|pending~9_combout\,
	datac => \inst7|sdram_controller|m_state.100000000~regout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|Selector27~1_combout\);

-- Location: LCCOMB_X29_Y15_N26
\inst7|sdram_controller|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector28~0_combout\ = (\inst7|sdram_controller|Selector27~0_combout\ & ((\inst7|sdram_controller|m_next.000010000~regout\) # ((!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\ & 
-- \inst7|sdram_controller|Selector27~1_combout\)))) # (!\inst7|sdram_controller|Selector27~0_combout\ & (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\ & ((\inst7|sdram_controller|Selector27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector27~0_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\,
	datac => \inst7|sdram_controller|m_next.000010000~regout\,
	datad => \inst7|sdram_controller|Selector27~1_combout\,
	combout => \inst7|sdram_controller|Selector28~0_combout\);

-- Location: LCCOMB_X30_Y16_N18
\inst7|sdram_controller|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector31~0_combout\ = (!\inst7|sdram_controller|m_count\(1) & \inst7|sdram_controller|m_state.000000100~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_count\(1),
	datac => \inst7|sdram_controller|m_state.000000100~regout\,
	combout => \inst7|sdram_controller|Selector31~0_combout\);

-- Location: LCCOMB_X30_Y17_N28
\inst7|width_adapter|address_reg[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[18]~feeder_combout\ = \inst7|cpu|W_alu_result\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(18),
	combout => \inst7|width_adapter|address_reg[18]~feeder_combout\);

-- Location: LCFF_X30_Y17_N29
\inst7|width_adapter|address_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[18]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(18));

-- Location: LCCOMB_X30_Y17_N4
\inst7|width_adapter|out_data[36]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[36]~9_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(18))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|address_reg\(18),
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|W_alu_result\(18),
	combout => \inst7|width_adapter|out_data[36]~9_combout\);

-- Location: LCFF_X30_Y17_N5
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[36]~9_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(35));

-- Location: LCCOMB_X31_Y21_N14
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\ = (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~regout\ & 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|wr_address~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|always2~2_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\);

-- Location: LCFF_X31_Y17_N13
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[36]~9_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(35));

-- Location: LCCOMB_X31_Y17_N26
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(35))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(35),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(35),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10_combout\);

-- Location: LCCOMB_X31_Y15_N4
\inst7|sdram_controller|active_rnw~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|active_rnw~4_combout\ = ((!\inst7|sdram_controller|m_state.100000000~regout\ & ((\inst7|sdram_controller|m_state.000000001~regout\) # (!\inst7|sdram_controller|init_done~regout\)))) # 
-- (!\inst7|sdram_controller|Selector41~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector41~5_combout\,
	datab => \inst7|sdram_controller|m_state.100000000~regout\,
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|active_rnw~4_combout\);

-- Location: LCCOMB_X31_Y15_N16
\inst7|sdram_controller|active_rnw~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|active_rnw~2_combout\ = (\inst7|sdram_controller|pending~combout\) # ((\inst7|sdram_controller|refresh_request~regout\) # ((!\inst7|sdram_controller|m_state.000001000~regout\ & !\inst7|sdram_controller|m_state.000010000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000001000~regout\,
	datab => \inst7|sdram_controller|m_state.000010000~regout\,
	datac => \inst7|sdram_controller|pending~combout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|active_rnw~2_combout\);

-- Location: LCCOMB_X31_Y15_N26
\inst7|sdram_controller|active_rnw~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|active_rnw~3_combout\ = (\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & (((!\inst7|sdram_controller|Selector29~0_combout\ & !\inst7|sdram_controller|active_rnw~4_combout\)) # 
-- (!\inst7|sdram_controller|active_rnw~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector29~0_combout\,
	datab => \inst7|sdram_controller|active_rnw~4_combout\,
	datac => \inst7|sdram_controller|active_rnw~2_combout\,
	datad => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \inst7|sdram_controller|active_rnw~3_combout\);

-- Location: LCFF_X31_Y17_N27
\inst7|sdram_controller|active_addr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(17));

-- Location: LCCOMB_X43_Y26_N10
\inst7|cpu|E_src2[17]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[17]~6_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(21)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst7|cpu|D_iw\(21),
	datad => \inst7|cpu|R_src2_use_imm~regout\,
	combout => \inst7|cpu|E_src2[17]~6_combout\);

-- Location: LCCOMB_X45_Y23_N10
\inst7|cpu|Equal2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~14_combout\ = (!\inst7|cpu|D_iw\(5) & (\inst7|cpu|D_iw\(2) & \inst7|cpu|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|Equal2~4_combout\,
	combout => \inst7|cpu|Equal2~14_combout\);

-- Location: LCCOMB_X46_Y27_N0
\inst7|cpu|D_ctrl_shift_logical~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_shift_logical~0_combout\ = (\inst7|cpu|Equal2~5_combout\ & (!\inst7|cpu|D_iw\(13) & \inst7|cpu|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal2~5_combout\,
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|D_iw\(12),
	combout => \inst7|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X45_Y23_N4
\inst7|cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ = (\inst7|cpu|Equal2~7_combout\ & (\inst7|cpu|D_iw\(5) $ ((\inst7|cpu|D_iw\(2))))) # (!\inst7|cpu|Equal2~7_combout\ & (\inst7|cpu|Equal2~2_combout\ & (\inst7|cpu|D_iw\(5) $ (\inst7|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|Equal2~7_combout\,
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|Equal2~2_combout\,
	combout => \inst7|cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X43_Y26_N24
\inst7|cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ = (\inst7|cpu|Equal2~14_combout\) # ((\inst7|cpu|D_ctrl_unsigned_lo_imm16~0_combout\) # ((!\inst7|cpu|D_iw\(11) & \inst7|cpu|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datab => \inst7|cpu|Equal2~14_combout\,
	datac => \inst7|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \inst7|cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	combout => \inst7|cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCFF_X43_Y26_N25
\inst7|cpu|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X45_Y23_N8
\inst7|cpu|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~9_combout\ = (!\inst7|cpu|D_iw\(4) & (!\inst7|cpu|D_iw\(1) & (!\inst7|cpu|D_iw\(3) & \inst7|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|Equal2~9_combout\);

-- Location: LCCOMB_X45_Y23_N6
\inst7|cpu|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~11_combout\ = (!\inst7|cpu|D_iw\(5) & (\inst7|cpu|Equal2~9_combout\ & !\inst7|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|Equal2~9_combout\,
	datac => \inst7|cpu|D_iw\(2),
	combout => \inst7|cpu|Equal2~11_combout\);

-- Location: LCCOMB_X40_Y25_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(25),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]~feeder_combout\);

-- Location: LCFF_X40_Y25_N31
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[25]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X38_Y24_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~25_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(25),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCFF_X38_Y24_N15
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X43_Y25_N20
\inst7|cpu|E_st_data[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_st_data[22]~1_combout\ = (\inst7|cpu|D_iw\(4) & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (!\inst7|cpu|D_iw\(4) & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|E_st_data[22]~1_combout\);

-- Location: LCFF_X43_Y25_N21
\inst7|cpu|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_st_data[22]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(22));

-- Location: LCCOMB_X43_Y25_N28
\inst7|cmd_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~18_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(22),
	combout => \inst7|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCFF_X43_Y25_N29
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(22));

-- Location: LCCOMB_X43_Y25_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[22]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[22]~17_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(22))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(22),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(22),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[22]~17_combout\);

-- Location: LCCOMB_X42_Y22_N0
\inst7|cpu|E_alu_result~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result~16_combout\ = (\inst7|cpu|R_ctrl_br_cmp~regout\) # (\inst7|cpu|R_ctrl_rdctl_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result~16_combout\);

-- Location: LCCOMB_X41_Y20_N2
\inst7|cpu|W_rf_wr_data[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[5]~18_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte0_data\(5))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|W_alu_result\(5) & !\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte0_data\(5),
	datab => \inst7|cpu|W_alu_result\(5),
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[5]~18_combout\);

-- Location: LCCOMB_X32_Y18_N16
\inst7|width_adapter|address_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg~0_combout\ = \inst7|width_adapter|address_reg\(1) $ (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|width_adapter|address_reg\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	combout => \inst7|width_adapter|address_reg~0_combout\);

-- Location: LCFF_X32_Y18_N17
\inst7|width_adapter|address_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg~0_combout\,
	sdata => VCC,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst7|width_adapter|ALT_INV_use_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(1));

-- Location: LCFF_X31_Y26_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\);

-- Location: LCCOMB_X31_Y26_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst7|width_adapter|address_reg\(1) & 
-- ((\inst7|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst7|width_adapter|address_reg\(1),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]~regout\,
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\);

-- Location: LCCOMB_X31_Y26_N18
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\);

-- Location: LCFF_X31_Y26_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\);

-- Location: LCCOMB_X32_Y26_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\inst7|width_adapter|address_reg\(1) & 
-- ((\inst7|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|address_reg\(1),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19]~regout\,
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\);

-- Location: LCFF_X32_Y26_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\);

-- Location: LCCOMB_X32_Y26_N18
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\inst7|width_adapter|address_reg\(1) & 
-- (\inst7|width_adapter|use_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|address_reg\(1),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\);

-- Location: LCFF_X32_Y26_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\);

-- Location: LCCOMB_X33_Y26_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\inst7|width_adapter|use_reg~regout\ & 
-- (\inst7|width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \inst7|width_adapter|address_reg\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\);

-- Location: LCFF_X33_Y26_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\);

-- Location: LCCOMB_X33_Y26_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst7|width_adapter|use_reg~regout\ & 
-- (\inst7|width_adapter|address_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst7|width_adapter|address_reg\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCFF_X33_Y26_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\);

-- Location: LCCOMB_X33_Y22_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst7|width_adapter|address_reg\(1) & 
-- ((\inst7|width_adapter|use_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|address_reg\(1),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCFF_X33_Y22_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\);

-- Location: LCCOMB_X33_Y22_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|width_adapter|use_reg~regout\ & 
-- ((\inst7|width_adapter|address_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout\,
	datac => \inst7|width_adapter|address_reg\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X33_Y22_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\);

-- Location: LCCOMB_X40_Y19_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\);

-- Location: LCFF_X40_Y19_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1]~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1));

-- Location: LCCOMB_X32_Y26_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~regout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\);

-- Location: LCFF_X32_Y26_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]~regout\);

-- Location: LCCOMB_X32_Y26_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]~regout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\);

-- Location: LCFF_X32_Y26_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]~regout\);

-- Location: LCCOMB_X33_Y26_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]~regout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\);

-- Location: LCFF_X33_Y26_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]~regout\);

-- Location: LCCOMB_X33_Y26_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]~regout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\);

-- Location: LCFF_X33_Y26_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout\);

-- Location: LCCOMB_X33_Y22_N10
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: LCFF_X33_Y22_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]~regout\);

-- Location: LCCOMB_X33_Y22_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]~regout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCFF_X33_Y22_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\);

-- Location: LCCOMB_X40_Y19_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\);

-- Location: LCCOMB_X40_Y19_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\ $ 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\ $ (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout\,
	cin => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]~3\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\);

-- Location: LCFF_X40_Y19_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem[0][49]~regout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1));

-- Location: LCCOMB_X40_Y19_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1)) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base\(1),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\);

-- Location: LCCOMB_X41_Y18_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\);

-- Location: LCFF_X43_Y18_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(6),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118_regout\);

-- Location: LCCOMB_X41_Y18_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\);

-- Location: LCFF_X43_Y18_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(6),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86_regout\);

-- Location: LCCOMB_X43_Y18_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118_regout\) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86_regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~118_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\);

-- Location: LCCOMB_X41_Y18_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\);

-- Location: LCFF_X44_Y19_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(6),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22_regout\);

-- Location: LCCOMB_X41_Y18_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\);

-- Location: LCFF_X44_Y19_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(6),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6_regout\);

-- Location: LCCOMB_X44_Y19_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~6_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\);

-- Location: LCCOMB_X41_Y18_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\);

-- Location: LCFF_X43_Y19_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(6),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38_regout\);

-- Location: LCCOMB_X41_Y18_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\);

-- Location: LCFF_X43_Y19_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(6),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54_regout\);

-- Location: LCCOMB_X43_Y19_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~38_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\);

-- Location: LCCOMB_X40_Y18_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\ & 
-- (((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\);

-- Location: LCFF_X40_Y18_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2));

-- Location: LCCOMB_X40_Y18_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2) $ 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\);

-- Location: LCCOMB_X40_Y18_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\);

-- Location: LCFF_X40_Y18_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(6));

-- Location: LCFF_X40_Y18_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(6),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6));

-- Location: LCCOMB_X40_Y18_N24
\inst7|rsp_xbar_mux_001|src_data[6]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[6]~76_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(6)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter_001|data_reg\(6),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(6),
	datad => \inst7|width_adapter_001|out_valid~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[6]~76_combout\);

-- Location: LCCOMB_X33_Y19_N6
\inst7|spi|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal0~0_combout\ = (\inst7|cpu|W_alu_result\(2) & (!\inst7|cpu|W_alu_result\(4) & \inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|Equal0~0_combout\);

-- Location: LCCOMB_X33_Y20_N26
\inst7|uart_s1_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator|end_begintransfer~0_combout\ = (\inst7|uart_s1_translator|uav_waitrequest~0_combout\ & ((\inst7|uart_s1_translator|wait_latency_counter~2_combout\) # (\inst7|uart_s1_translator|end_begintransfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|wait_latency_counter~2_combout\,
	datac => \inst7|uart_s1_translator|end_begintransfer~regout\,
	datad => \inst7|uart_s1_translator|uav_waitrequest~0_combout\,
	combout => \inst7|uart_s1_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X33_Y20_N27
\inst7|uart_s1_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator|end_begintransfer~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X33_Y19_N20
\inst7|spi|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal0~1_combout\ = (\inst7|cpu|W_alu_result\(2) & (!\inst7|cpu|W_alu_result\(4) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y20_N24
\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\ = (!\inst7|uart_s1_translator|wait_latency_counter\(1) & (\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\ & (\inst7|cpu_data_master_translator|uav_write~0_combout\ & 
-- \inst7|spi|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|wait_latency_counter\(1),
	datab => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\,
	datac => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst7|spi|Equal0~1_combout\,
	combout => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\);

-- Location: LCFF_X36_Y20_N3
\inst7|uart|the_nios_uart_regs|tx_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|tx_data\(2));

-- Location: LCCOMB_X35_Y20_N2
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(2)))) # 
-- (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & (\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datad => \inst7|uart|the_nios_uart_regs|tx_data\(2),
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\);

-- Location: LCCOMB_X33_Y20_N20
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\) # ((\inst7|uart|the_nios_uart_tx|baud_clk_en~regout\ & 
-- \inst7|uart|the_nios_uart_tx|WideOr0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_clk_en~regout\,
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datad => \inst7|uart|the_nios_uart_tx|WideOr0~combout\,
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\);

-- Location: LCFF_X35_Y20_N3
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3));

-- Location: LCFF_X30_Y20_N29
\inst7|cpu|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(1));

-- Location: LCFF_X36_Y20_N21
\inst7|uart|the_nios_uart_regs|tx_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(1),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|tx_data\(1));

-- Location: LCCOMB_X35_Y20_N4
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(1)))) # 
-- (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & (\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datad => \inst7|uart|the_nios_uart_regs|tx_data\(1),
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\);

-- Location: LCFF_X35_Y20_N5
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2));

-- Location: LCFF_X30_Y20_N25
\inst7|cpu|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(7));

-- Location: LCCOMB_X36_Y20_N24
\inst7|uart|the_nios_uart_regs|tx_data[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|tx_data[7]~feeder_combout\ = \inst7|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(7),
	combout => \inst7|uart|the_nios_uart_regs|tx_data[7]~feeder_combout\);

-- Location: LCFF_X36_Y20_N25
\inst7|uart|the_nios_uart_regs|tx_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|tx_data[7]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|tx_data\(7));

-- Location: LCCOMB_X35_Y20_N30
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(7)))) # 
-- (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & (\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datad => \inst7|uart|the_nios_uart_regs|tx_data\(7),
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\);

-- Location: LCFF_X35_Y20_N31
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8));

-- Location: LCCOMB_X36_Y20_N18
\inst7|uart|the_nios_uart_regs|tx_data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|tx_data[6]~feeder_combout\ = \inst7|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(6),
	combout => \inst7|uart|the_nios_uart_regs|tx_data[6]~feeder_combout\);

-- Location: LCFF_X36_Y20_N19
\inst7|uart|the_nios_uart_regs|tx_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|tx_data[6]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|tx_data\(6));

-- Location: LCCOMB_X35_Y20_N8
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(6)))) # 
-- (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & (\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datad => \inst7|uart|the_nios_uart_regs|tx_data\(6),
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\);

-- Location: LCFF_X35_Y20_N9
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7));

-- Location: LCCOMB_X36_Y20_N4
\inst7|uart|the_nios_uart_regs|tx_data[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|tx_data[5]~feeder_combout\ = \inst7|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(5),
	combout => \inst7|uart|the_nios_uart_regs|tx_data[5]~feeder_combout\);

-- Location: LCFF_X36_Y20_N5
\inst7|uart|the_nios_uart_regs|tx_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|tx_data[5]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|tx_data\(5));

-- Location: LCCOMB_X35_Y20_N26
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(5)))) # 
-- (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & (\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datad => \inst7|uart|the_nios_uart_regs|tx_data\(5),
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\);

-- Location: LCFF_X35_Y20_N27
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6));

-- Location: LCCOMB_X35_Y20_N22
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & (\inst7|uart|the_nios_uart_regs|tx_data\(4))) # 
-- (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & ((\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|tx_data\(4),
	datab => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\);

-- Location: LCFF_X35_Y20_N23
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5));

-- Location: LCCOMB_X35_Y20_N14
\inst7|uart|the_nios_uart_tx|pre_txd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|pre_txd~1_combout\ = (!\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4) & (!\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3) & 
-- (!\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2) & !\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datab => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datac => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datad => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	combout => \inst7|uart|the_nios_uart_tx|pre_txd~1_combout\);

-- Location: LCCOMB_X35_Y20_N20
\inst7|uart|the_nios_uart_tx|pre_txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|pre_txd~0_combout\ = (!\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9) & (!\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6) & 
-- (!\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7) & !\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datab => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datac => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datad => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	combout => \inst7|uart|the_nios_uart_tx|pre_txd~0_combout\);

-- Location: LCFF_X36_Y20_N7
\inst7|uart|the_nios_uart_regs|tx_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(0),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|tx_data\(0));

-- Location: LCCOMB_X35_Y20_N24
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ = (\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(0)))) # 
-- (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & (\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datac => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datad => \inst7|uart|the_nios_uart_regs|tx_data\(0),
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\);

-- Location: LCFF_X35_Y20_N25
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1));

-- Location: LCCOMB_X35_Y20_N28
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ = (\inst7|uart|the_nios_uart_tx|baud_clk_en~regout\ & (!\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\ & 
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|baud_clk_en~regout\,
	datab => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	datac => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\);

-- Location: LCCOMB_X35_Y20_N18
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ = (\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\) # 
-- ((!\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\ & \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	datac => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\,
	combout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\);

-- Location: LCFF_X35_Y20_N19
\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0));

-- Location: LCCOMB_X35_Y20_N6
\inst7|uart|the_nios_uart_tx|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|WideOr0~combout\ = (\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)) # (((\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)) # 
-- (!\inst7|uart|the_nios_uart_tx|pre_txd~0_combout\)) # (!\inst7|uart|the_nios_uart_tx|pre_txd~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \inst7|uart|the_nios_uart_tx|pre_txd~1_combout\,
	datac => \inst7|uart|the_nios_uart_tx|pre_txd~0_combout\,
	datad => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \inst7|uart|the_nios_uart_tx|WideOr0~combout\);

-- Location: LCCOMB_X33_Y20_N10
\inst7|uart|the_nios_uart_tx|do_load_shifter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|do_load_shifter~0_combout\ = (\inst7|uart|the_nios_uart_tx|tx_ready~regout\ & !\inst7|uart|the_nios_uart_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_tx|tx_ready~regout\,
	datad => \inst7|uart|the_nios_uart_tx|WideOr0~combout\,
	combout => \inst7|uart|the_nios_uart_tx|do_load_shifter~0_combout\);

-- Location: LCFF_X33_Y20_N11
\inst7|uart|the_nios_uart_tx|do_load_shifter\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|do_load_shifter~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\);

-- Location: LCCOMB_X33_Y20_N22
\inst7|uart|the_nios_uart_tx|tx_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|tx_ready~0_combout\ = (\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\ & (((\inst7|uart|the_nios_uart_tx|tx_ready~regout\ & !\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\)) # 
-- (!\inst7|uart_s1_translator|end_begintransfer~regout\))) # (!\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\ & (((\inst7|uart|the_nios_uart_tx|tx_ready~regout\ & !\inst7|uart|the_nios_uart_tx|do_load_shifter~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	datab => \inst7|uart_s1_translator|end_begintransfer~regout\,
	datac => \inst7|uart|the_nios_uart_tx|tx_ready~regout\,
	datad => \inst7|uart|the_nios_uart_tx|do_load_shifter~regout\,
	combout => \inst7|uart|the_nios_uart_tx|tx_ready~0_combout\);

-- Location: LCFF_X33_Y20_N23
\inst7|uart|the_nios_uart_tx|tx_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|tx_ready~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|tx_ready~regout\);

-- Location: LCCOMB_X35_Y21_N14
\inst7|uart|the_nios_uart_regs|selected_read_data~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data~19_combout\ = (\inst7|cpu|W_alu_result\(3) & (!\inst7|uart|the_nios_uart_tx|tx_ready~regout\ & (!\inst7|cpu|W_alu_result\(2) & !\inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst7|uart|the_nios_uart_tx|tx_ready~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data~19_combout\);

-- Location: LCCOMB_X37_Y21_N12
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ = (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datad => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\);

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX,
	combout => \UART_RX~combout\);

-- Location: LCCOMB_X46_Y23_N12
\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\ = \UART_RX~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_RX~combout\,
	combout => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: LCFF_X46_Y23_N13
\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X46_Y23_N19
\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|din_s1~regout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X46_Y23_N20
\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ = \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\);

-- Location: LCFF_X46_Y23_N21
\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\);

-- Location: LCCOMB_X47_Y23_N2
\inst7|uart|the_nios_uart_rx|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~1_cout\ = CARRY(\inst7|uart|the_nios_uart_rx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(0),
	datad => VCC,
	cout => \inst7|uart|the_nios_uart_rx|Add0~1_cout\);

-- Location: LCCOMB_X47_Y23_N4
\inst7|uart|the_nios_uart_rx|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~2_combout\ = (\inst7|uart|the_nios_uart_rx|baud_rate_counter\(1) & (\inst7|uart|the_nios_uart_rx|Add0~1_cout\ & VCC)) # (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(1) & (!\inst7|uart|the_nios_uart_rx|Add0~1_cout\))
-- \inst7|uart|the_nios_uart_rx|Add0~3\ = CARRY((!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(1) & !\inst7|uart|the_nios_uart_rx|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(1),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_rx|Add0~1_cout\,
	combout => \inst7|uart|the_nios_uart_rx|Add0~2_combout\,
	cout => \inst7|uart|the_nios_uart_rx|Add0~3\);

-- Location: LCCOMB_X47_Y23_N6
\inst7|uart|the_nios_uart_rx|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~4_combout\ = (\inst7|uart|the_nios_uart_rx|baud_rate_counter\(2) & ((GND) # (!\inst7|uart|the_nios_uart_rx|Add0~3\))) # (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(2) & (\inst7|uart|the_nios_uart_rx|Add0~3\ $ 
-- (GND)))
-- \inst7|uart|the_nios_uart_rx|Add0~5\ = CARRY((\inst7|uart|the_nios_uart_rx|baud_rate_counter\(2)) # (!\inst7|uart|the_nios_uart_rx|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(2),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_rx|Add0~3\,
	combout => \inst7|uart|the_nios_uart_rx|Add0~4_combout\,
	cout => \inst7|uart|the_nios_uart_rx|Add0~5\);

-- Location: LCCOMB_X47_Y23_N26
\inst7|uart|the_nios_uart_rx|baud_rate_counter~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~12_combout\ = (!\inst7|uart|the_nios_uart_rx|always2~0_combout\ & \inst7|uart|the_nios_uart_rx|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|always2~0_combout\,
	datad => \inst7|uart|the_nios_uart_rx|Add0~4_combout\,
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~12_combout\);

-- Location: LCFF_X47_Y23_N27
\inst7|uart|the_nios_uart_rx|baud_rate_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~12_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(2));

-- Location: LCCOMB_X47_Y23_N10
\inst7|uart|the_nios_uart_rx|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~8_combout\ = (\inst7|uart|the_nios_uart_rx|baud_rate_counter\(4) & ((GND) # (!\inst7|uart|the_nios_uart_rx|Add0~7\))) # (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(4) & (\inst7|uart|the_nios_uart_rx|Add0~7\ $ 
-- (GND)))
-- \inst7|uart|the_nios_uart_rx|Add0~9\ = CARRY((\inst7|uart|the_nios_uart_rx|baud_rate_counter\(4)) # (!\inst7|uart|the_nios_uart_rx|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(4),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_rx|Add0~7\,
	combout => \inst7|uart|the_nios_uart_rx|Add0~8_combout\,
	cout => \inst7|uart|the_nios_uart_rx|Add0~9\);

-- Location: LCCOMB_X47_Y23_N12
\inst7|uart|the_nios_uart_rx|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~10_combout\ = (\inst7|uart|the_nios_uart_rx|baud_rate_counter\(5) & (\inst7|uart|the_nios_uart_rx|Add0~9\ & VCC)) # (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(5) & (!\inst7|uart|the_nios_uart_rx|Add0~9\))
-- \inst7|uart|the_nios_uart_rx|Add0~11\ = CARRY((!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(5) & !\inst7|uart|the_nios_uart_rx|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(5),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_rx|Add0~9\,
	combout => \inst7|uart|the_nios_uart_rx|Add0~10_combout\,
	cout => \inst7|uart|the_nios_uart_rx|Add0~11\);

-- Location: LCCOMB_X47_Y23_N28
\inst7|uart|the_nios_uart_rx|baud_rate_counter~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~16_combout\ = (\inst7|uart|the_nios_uart_rx|always2~0_combout\ & (\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0) $ ((!\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\)))) # 
-- (!\inst7|uart|the_nios_uart_rx|always2~0_combout\ & (((\inst7|uart|the_nios_uart_rx|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|always2~0_combout\,
	datab => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\,
	datad => \inst7|uart|the_nios_uart_rx|Add0~10_combout\,
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~16_combout\);

-- Location: LCFF_X47_Y23_N29
\inst7|uart|the_nios_uart_rx|baud_rate_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~16_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(5));

-- Location: LCCOMB_X47_Y23_N16
\inst7|uart|the_nios_uart_rx|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~14_combout\ = (\inst7|uart|the_nios_uart_rx|baud_rate_counter\(7) & (\inst7|uart|the_nios_uart_rx|Add0~13\ & VCC)) # (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(7) & (!\inst7|uart|the_nios_uart_rx|Add0~13\))
-- \inst7|uart|the_nios_uart_rx|Add0~15\ = CARRY((!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(7) & !\inst7|uart|the_nios_uart_rx|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(7),
	datad => VCC,
	cin => \inst7|uart|the_nios_uart_rx|Add0~13\,
	combout => \inst7|uart|the_nios_uart_rx|Add0~14_combout\,
	cout => \inst7|uart|the_nios_uart_rx|Add0~15\);

-- Location: LCCOMB_X48_Y23_N24
\inst7|uart|the_nios_uart_rx|baud_rate_counter~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~10_combout\ = (\inst7|uart|the_nios_uart_rx|always2~0_combout\) # (\inst7|uart|the_nios_uart_rx|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|always2~0_combout\,
	datad => \inst7|uart|the_nios_uart_rx|Add0~14_combout\,
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~10_combout\);

-- Location: LCFF_X48_Y23_N25
\inst7|uart|the_nios_uart_rx|baud_rate_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~10_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(7));

-- Location: LCCOMB_X47_Y23_N18
\inst7|uart|the_nios_uart_rx|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Add0~16_combout\ = \inst7|uart|the_nios_uart_rx|baud_rate_counter\(8) $ (\inst7|uart|the_nios_uart_rx|Add0~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(8),
	cin => \inst7|uart|the_nios_uart_rx|Add0~15\,
	combout => \inst7|uart|the_nios_uart_rx|Add0~16_combout\);

-- Location: LCCOMB_X47_Y23_N24
\inst7|uart|the_nios_uart_rx|baud_rate_counter~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~14_combout\ = (\inst7|uart|the_nios_uart_rx|always2~0_combout\ & (\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0) $ ((!\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\)))) # 
-- (!\inst7|uart|the_nios_uart_rx|always2~0_combout\ & (((\inst7|uart|the_nios_uart_rx|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|always2~0_combout\,
	datab => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\,
	datad => \inst7|uart|the_nios_uart_rx|Add0~16_combout\,
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~14_combout\);

-- Location: LCFF_X47_Y23_N25
\inst7|uart|the_nios_uart_rx|baud_rate_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~14_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(8));

-- Location: LCCOMB_X47_Y23_N30
\inst7|uart|the_nios_uart_rx|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Equal0~0_combout\ = (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(6) & (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(5) & (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(8) & 
-- !\inst7|uart|the_nios_uart_rx|baud_rate_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(6),
	datab => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(5),
	datac => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(8),
	datad => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(7),
	combout => \inst7|uart|the_nios_uart_rx|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y23_N26
\inst7|uart|the_nios_uart_rx|baud_rate_counter~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~13_combout\ = (\inst7|uart|the_nios_uart_rx|rxd_edge~combout\) # ((!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(0) & ((!\inst7|uart|the_nios_uart_rx|Equal0~0_combout\) # 
-- (!\inst7|uart|the_nios_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|rxd_edge~combout\,
	datab => \inst7|uart|the_nios_uart_rx|Equal0~1_combout\,
	datac => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(0),
	datad => \inst7|uart|the_nios_uart_rx|Equal0~0_combout\,
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~13_combout\);

-- Location: LCFF_X46_Y23_N27
\inst7|uart|the_nios_uart_rx|baud_rate_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~13_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(0));

-- Location: LCCOMB_X46_Y23_N22
\inst7|uart|the_nios_uart_rx|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|always2~0_combout\ = (\inst7|uart|the_nios_uart_rx|rxd_edge~combout\) # ((\inst7|uart|the_nios_uart_rx|Equal0~1_combout\ & (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(0) & 
-- \inst7|uart|the_nios_uart_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|rxd_edge~combout\,
	datab => \inst7|uart|the_nios_uart_rx|Equal0~1_combout\,
	datac => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(0),
	datad => \inst7|uart|the_nios_uart_rx|Equal0~0_combout\,
	combout => \inst7|uart|the_nios_uart_rx|always2~0_combout\);

-- Location: LCCOMB_X47_Y23_N0
\inst7|uart|the_nios_uart_rx|baud_rate_counter~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~11_combout\ = (\inst7|uart|the_nios_uart_rx|always2~0_combout\) # (\inst7|uart|the_nios_uart_rx|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|always2~0_combout\,
	datad => \inst7|uart|the_nios_uart_rx|Add0~8_combout\,
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~11_combout\);

-- Location: LCFF_X47_Y23_N1
\inst7|uart|the_nios_uart_rx|baud_rate_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~11_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(4));

-- Location: LCCOMB_X47_Y23_N20
\inst7|uart|the_nios_uart_rx|baud_rate_counter~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_rate_counter~18_combout\ = (\inst7|uart|the_nios_uart_rx|always2~0_combout\ & (\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\ $ ((!\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst7|uart|the_nios_uart_rx|always2~0_combout\ & (((\inst7|uart|the_nios_uart_rx|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\,
	datab => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \inst7|uart|the_nios_uart_rx|Add0~2_combout\,
	datad => \inst7|uart|the_nios_uart_rx|always2~0_combout\,
	combout => \inst7|uart|the_nios_uart_rx|baud_rate_counter~18_combout\);

-- Location: LCFF_X47_Y23_N21
\inst7|uart|the_nios_uart_rx|baud_rate_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_rate_counter~18_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(1));

-- Location: LCCOMB_X47_Y23_N22
\inst7|uart|the_nios_uart_rx|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|Equal0~1_combout\ = (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(3) & (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(4) & (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(1) & 
-- !\inst7|uart|the_nios_uart_rx|baud_rate_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(3),
	datab => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(4),
	datac => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(1),
	datad => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(2),
	combout => \inst7|uart|the_nios_uart_rx|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y23_N8
\inst7|uart|the_nios_uart_rx|baud_clk_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|baud_clk_en~0_combout\ = (!\inst7|uart|the_nios_uart_rx|rxd_edge~combout\ & (\inst7|uart|the_nios_uart_rx|Equal0~1_combout\ & (!\inst7|uart|the_nios_uart_rx|baud_rate_counter\(0) & 
-- \inst7|uart|the_nios_uart_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|rxd_edge~combout\,
	datab => \inst7|uart|the_nios_uart_rx|Equal0~1_combout\,
	datac => \inst7|uart|the_nios_uart_rx|baud_rate_counter\(0),
	datad => \inst7|uart|the_nios_uart_rx|Equal0~0_combout\,
	combout => \inst7|uart|the_nios_uart_rx|baud_clk_en~0_combout\);

-- Location: LCFF_X46_Y23_N9
\inst7|uart|the_nios_uart_rx|baud_clk_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|baud_clk_en~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|baud_clk_en~regout\);

-- Location: LCCOMB_X37_Y21_N4
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\ = (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\) # ((\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \inst7|uart|the_nios_uart_rx|baud_clk_en~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	datac => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \inst7|uart|the_nios_uart_rx|baud_clk_en~regout\,
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\);

-- Location: LCFF_X37_Y21_N13
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6));

-- Location: LCCOMB_X37_Y21_N30
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ = (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\) # (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\);

-- Location: LCFF_X37_Y21_N31
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5));

-- Location: LCCOMB_X37_Y21_N24
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ = (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\) # (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\);

-- Location: LCFF_X37_Y21_N25
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4));

-- Location: LCCOMB_X37_Y21_N26
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ = (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4)) # (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	datad => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\);

-- Location: LCFF_X37_Y21_N27
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3));

-- Location: LCCOMB_X37_Y21_N28
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ = (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\) # (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\);

-- Location: LCFF_X37_Y21_N29
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2));

-- Location: LCCOMB_X37_Y21_N22
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ = (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\) # (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\);

-- Location: LCFF_X37_Y21_N23
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1));

-- Location: LCCOMB_X37_Y21_N18
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ = (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datad => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\);

-- Location: LCFF_X37_Y21_N19
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0));

-- Location: LCCOMB_X37_Y21_N2
\inst7|uart|the_nios_uart_rx|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|always4~0_combout\ = (\inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\ & (!\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- !\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|delayed_unxsync_rxdxx1~regout\,
	datab => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst7|uart|the_nios_uart_rx|always4~0_combout\);

-- Location: LCFF_X37_Y21_N3
\inst7|uart|the_nios_uart_rx|do_start_rx\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|always4~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\);

-- Location: LCCOMB_X37_Y21_N20
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ = (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\) # (\inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	datac => \inst7|uart|the_nios_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\);

-- Location: LCFF_X37_Y21_N21
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9));

-- Location: LCCOMB_X37_Y21_N14
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ = (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\);

-- Location: LCFF_X37_Y21_N15
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8));

-- Location: LCCOMB_X37_Y21_N8
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ = (\inst7|uart|the_nios_uart_rx|do_start_rx~regout\) # (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_rx|do_start_rx~regout\,
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	combout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\);

-- Location: LCFF_X37_Y21_N9
\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7));

-- Location: LCFF_X37_Y21_N1
\inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3~regout\);

-- Location: LCCOMB_X37_Y21_N0
\inst7|uart|the_nios_uart_rx|got_new_char\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|got_new_char~combout\ = (\inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3~regout\ & !\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|uart|the_nios_uart_rx|delayed_unxrx_in_processxx3~regout\,
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \inst7|uart|the_nios_uart_rx|got_new_char~combout\);

-- Location: LCFF_X36_Y21_N21
\inst7|uart|the_nios_uart_rx|rx_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_data\(6));

-- Location: LCCOMB_X33_Y19_N22
\inst7|spi|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal0~2_combout\ = (!\inst7|cpu|W_alu_result\(2) & (!\inst7|cpu|W_alu_result\(4) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|Equal0~2_combout\);

-- Location: LCCOMB_X36_Y21_N20
\inst7|uart|the_nios_uart_regs|selected_read_data[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[6]~18_combout\ = (\inst7|spi|Equal0~1_combout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(6)) # ((\inst7|uart|the_nios_uart_rx|rx_data\(6) & \inst7|spi|Equal0~2_combout\)))) # 
-- (!\inst7|spi|Equal0~1_combout\ & (((\inst7|uart|the_nios_uart_rx|rx_data\(6) & \inst7|spi|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~1_combout\,
	datab => \inst7|uart|the_nios_uart_regs|tx_data\(6),
	datac => \inst7|uart|the_nios_uart_rx|rx_data\(6),
	datad => \inst7|spi|Equal0~2_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[6]~18_combout\);

-- Location: LCCOMB_X35_Y21_N26
\inst7|uart|the_nios_uart_regs|selected_read_data[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[6]~20_combout\ = (\inst7|uart|the_nios_uart_regs|selected_read_data~19_combout\) # ((\inst7|uart|the_nios_uart_regs|selected_read_data[6]~18_combout\) # ((\inst7|uart|the_nios_uart_regs|control_reg\(6) & 
-- \inst7|spi|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|control_reg\(6),
	datab => \inst7|spi|Equal0~0_combout\,
	datac => \inst7|uart|the_nios_uart_regs|selected_read_data~19_combout\,
	datad => \inst7|uart|the_nios_uart_regs|selected_read_data[6]~18_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[6]~20_combout\);

-- Location: LCFF_X35_Y21_N27
\inst7|uart|the_nios_uart_regs|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data[6]~20_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(6));

-- Location: LCFF_X33_Y21_N19
\inst7|uart_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(6),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X33_Y19_N24
\inst7|spi|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal0~3_combout\ = (!\inst7|cpu|W_alu_result\(2) & \inst7|cpu|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datac => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|Equal0~3_combout\);

-- Location: LCCOMB_X33_Y19_N8
\inst7|spi|endofpacketvalue_wr_strobe\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|endofpacketvalue_wr_strobe~combout\ = (\inst7|cpu|W_alu_result\(3) & (\inst7|spi|wr_strobe~regout\ & (!\inst7|cpu|W_alu_result\(2) & \inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst7|spi|wr_strobe~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|spi|endofpacketvalue_wr_strobe~combout\);

-- Location: LCFF_X30_Y19_N31
\inst7|spi|endofpacketvalue_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(6),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(6));

-- Location: LCFF_X32_Y19_N15
\inst7|spi|iTRDY_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(6),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|iTRDY_reg~regout\);

-- Location: LCCOMB_X33_Y19_N30
\inst7|spi|data_to_cpu[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|data_to_cpu[8]~3_combout\ = (\inst7|cpu|W_alu_result\(2) & ((\inst7|cpu|W_alu_result\(3)))) # (!\inst7|cpu|W_alu_result\(2) & (\inst7|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|data_to_cpu[8]~3_combout\);

-- Location: LCCOMB_X32_Y19_N14
\inst7|spi|p1_data_to_cpu[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[6]~30_combout\ = (\inst7|spi|p1_data_to_cpu[6]~29_combout\ & (((\inst7|spi|iTRDY_reg~regout\) # (!\inst7|spi|data_to_cpu[8]~3_combout\)))) # (!\inst7|spi|p1_data_to_cpu[6]~29_combout\ & (\inst7|spi|endofpacketvalue_reg\(6) & 
-- ((\inst7|spi|data_to_cpu[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_to_cpu[6]~29_combout\,
	datab => \inst7|spi|endofpacketvalue_reg\(6),
	datac => \inst7|spi|iTRDY_reg~regout\,
	datad => \inst7|spi|data_to_cpu[8]~3_combout\,
	combout => \inst7|spi|p1_data_to_cpu[6]~30_combout\);

-- Location: LCCOMB_X34_Y19_N28
\inst7|spi|data_to_cpu[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|data_to_cpu[3]~1_combout\ = (\inst7|cpu|W_alu_result\(2) & (\inst7|cpu|W_alu_result\(3) $ (\inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|data_to_cpu[3]~1_combout\);

-- Location: LCCOMB_X33_Y21_N10
\inst7|spi|p1_data_to_cpu[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[6]~31_combout\ = (\inst7|spi|Equal0~3_combout\ & (((\inst7|spi|p1_data_to_cpu[6]~30_combout\)))) # (!\inst7|spi|Equal0~3_combout\ & ((\inst7|spi|data_to_cpu[3]~1_combout\ & ((\inst7|spi|p1_data_to_cpu[6]~30_combout\))) # 
-- (!\inst7|spi|data_to_cpu[3]~1_combout\ & (\inst7|spi|rx_holding_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|rx_holding_reg\(6),
	datab => \inst7|spi|Equal0~3_combout\,
	datac => \inst7|spi|p1_data_to_cpu[6]~30_combout\,
	datad => \inst7|spi|data_to_cpu[3]~1_combout\,
	combout => \inst7|spi|p1_data_to_cpu[6]~31_combout\);

-- Location: LCFF_X33_Y21_N11
\inst7|spi|data_to_cpu[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[6]~31_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(6));

-- Location: LCCOMB_X33_Y21_N26
\inst7|spi_spi_control_port_translator|av_readdata_pre[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|av_readdata_pre[6]~feeder_combout\ = \inst7|spi|data_to_cpu\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|data_to_cpu\(6),
	combout => \inst7|spi_spi_control_port_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: LCFF_X33_Y21_N27
\inst7|spi_spi_control_port_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|av_readdata_pre[6]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X33_Y21_N18
\inst7|rsp_xbar_mux_001|src_data[6]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[6]~77_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator|av_readdata_pre\(6)) # ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst7|spi_spi_control_port_translator|av_readdata_pre\(6))))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(6),
	datad => \inst7|spi_spi_control_port_translator|av_readdata_pre\(6),
	combout => \inst7|rsp_xbar_mux_001|src_data[6]~77_combout\);

-- Location: LCCOMB_X24_Y28_N4
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout\(0) = \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) $ (VCC)
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0) = CARRY(\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datad => VCC,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout\(0),
	cout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0));

-- Location: LCCOMB_X24_Y28_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout\(0) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0)) # (GND)))
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0) = CARRY((!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0)) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => VCC,
	cin => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout\(0),
	cout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0));

-- Location: CLKCTRL_G11
\inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\);

-- Location: PIN_B2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCTR,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(0),
	differentialout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(0));

-- Location: PIN_B3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \LVDS_PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(0));

-- Location: LCFF_X20_Y32_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(0));

-- Location: LCCOMB_X20_Y32_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder_combout\);

-- Location: LCFF_X20_Y32_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(0));

-- Location: LCCOMB_X20_Y32_N10
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder_combout\);

-- Location: LCFF_X20_Y32_N11
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(0));

-- Location: LCFF_X21_Y28_N27
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0));

-- Location: LCFF_X21_Y28_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0));

-- Location: LCFF_X21_Y28_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1));

-- Location: LCFF_X21_Y28_N19
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2));

-- Location: LCFF_X21_Y28_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3));

-- Location: LCCOMB_X20_Y32_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder_combout\);

-- Location: LCFF_X20_Y32_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(0));

-- Location: LCCOMB_X20_Y32_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder_combout\);

-- Location: LCFF_X20_Y32_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(0));

-- Location: LCCOMB_X20_Y32_N8
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder_combout\);

-- Location: LCFF_X20_Y32_N9
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(0));

-- Location: LCFF_X21_Y28_N17
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0));

-- Location: LCFF_X21_Y28_N31
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1));

-- Location: LCFF_X21_Y28_N9
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2));

-- Location: LCFF_X21_Y28_N25
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3));

-- Location: LCCOMB_X21_Y28_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ = (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\);

-- Location: LCCOMB_X21_Y28_N26
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~0_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~0_combout\);

-- Location: LCCOMB_X21_Y28_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~0_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~0_combout\);

-- Location: LCCOMB_X21_Y28_N14
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~0_combout\ & 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~0_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~0_combout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1_combout\);

-- Location: LCCOMB_X21_Y28_N18
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~2_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~2_combout\);

-- Location: LCCOMB_X21_Y28_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~1_combout\);

-- Location: LCCOMB_X21_Y28_N22
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~2_combout\ & (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~2_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|w_mux_outputs1411w~1_combout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3_combout\);

-- Location: LCCOMB_X21_Y28_N20
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1_combout\) # (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3_combout\)))) 
-- # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & (((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1_combout\) # 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~1_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|muxlut_result0w~3_combout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\);

-- Location: LCFF_X21_Y28_N21
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(0));

-- Location: LCFF_X28_Y23_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(0));

-- Location: LCCOMB_X28_Y23_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout\);

-- Location: LCFF_X28_Y23_N17
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(1));

-- Location: LCCOMB_X28_Y23_N4
\inst|inst1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst1~combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(1)) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(1),
	combout => \inst|inst1~combout\);

-- Location: LCFF_X28_Y23_N5
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_data_align_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\);

-- Location: LCFF_X28_Y23_N23
\inst|inst6|ALTLVDS_RX_component|auto_generated|int_bitslip_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~regout\);

-- Location: LCCOMB_X28_Y23_N22
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip~combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\ & !\inst|inst6|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~regout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip~combout\);

-- Location: LCFF_X24_Y28_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout\(0),
	sdata => \~GND~combout\,
	sload => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\,
	ena => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1));

-- Location: LCCOMB_X24_Y28_N22
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- !\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X24_Y28_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\) # 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\);

-- Location: LCFF_X24_Y28_N5
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout\(0),
	sdata => \~GND~combout\,
	sload => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\,
	ena => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0));

-- Location: LCCOMB_X24_Y28_N8
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout\(0) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0) $ (GND))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0) & VCC))
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0) = CARRY((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- !\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => VCC,
	cin => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout\(0),
	cout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0));

-- Location: LCFF_X24_Y28_N9
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout\(0),
	sdata => \~GND~combout\,
	sload => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\,
	ena => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2));

-- Location: LCFF_X21_Y28_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(4));

-- Location: LCCOMB_X21_Y28_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\ = (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(4))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(4),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\);

-- Location: LCCOMB_X21_Y28_N30
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~0_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~0_combout\);

-- Location: LCCOMB_X21_Y28_N4
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~0_combout\ & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~0_combout\ & !\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|w_mux_outputs1411w~0_combout\,
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~0_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~1_combout\);

-- Location: LCFF_X24_Y28_N11
\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout\(0),
	sdata => \~GND~combout\,
	sload => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\,
	ena => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3));

-- Location: LCCOMB_X21_Y28_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3_combout\ & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\) # 
-- ((!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3))))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3_combout\ & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~1_combout\ & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~3_combout\,
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|muxlut_result0w~1_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\);

-- Location: LCFF_X21_Y28_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0));

-- Location: LCCOMB_X27_Y23_N22
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout\);

-- Location: LCFF_X27_Y23_N23
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(1));

-- Location: LCCOMB_X27_Y23_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder_combout\);

-- Location: LCFF_X27_Y23_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[3]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(3));

-- Location: LCCOMB_X29_Y24_N24
\inst7|data_ctr|read_mux_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(6) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(3) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(3),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ctr|read_mux_out\(6));

-- Location: LCFF_X29_Y24_N25
\inst7|data_ctr|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(6));

-- Location: LCFF_X29_Y24_N31
\inst7|data_ctr_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X27_Y21_N0
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\inst7|jtag_uart|wr_rfifo~combout\)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\inst7|jtag_uart|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \inst7|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X27_Y21_N2
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\inst7|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\inst7|jtag_uart|wr_rfifo~combout\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \inst7|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X27_Y21_N4
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\inst7|jtag_uart|wr_rfifo~combout\)))))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (!\inst7|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \inst7|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X27_Y21_N6
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ (((\inst7|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # ((GND))))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\inst7|jtag_uart|wr_rfifo~combout\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datab => \inst7|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X27_Y21_N8
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & ((VCC)))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (((VCC) # (!\inst7|jtag_uart|wr_rfifo~combout\)))))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) $ (!\inst7|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datab => \inst7|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X27_Y21_N10
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: LCFF_X27_Y21_N11
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5));

-- Location: LCFF_X27_Y21_N5
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCFF_X27_Y21_N7
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X27_Y21_N1
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X28_Y21_N26
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2)) # ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X28_Y21_N4
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst7|jtag_uart|wr_rfifo~combout\) # ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4)) # 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5)) # (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|wr_rfifo~combout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X31_Y24_N22
\inst7|jtag_uart|av_waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_waitrequest~1_combout\ = (!\inst7|jtag_uart|av_waitrequest~regout\ & (!\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|addr_router_001|Equal8~1_combout\ & 
-- \inst7|addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|av_waitrequest~regout\,
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|addr_router_001|Equal8~1_combout\,
	datad => \inst7|addr_router_001|Equal2~2_combout\,
	combout => \inst7|jtag_uart|av_waitrequest~1_combout\);

-- Location: LCCOMB_X30_Y21_N4
\inst7|jtag_uart|fifo_rd~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|fifo_rd~2_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & (!\inst7|cpu|W_alu_result\(2) & 
-- \inst7|jtag_uart|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|jtag_uart|av_waitrequest~1_combout\,
	combout => \inst7|jtag_uart|fifo_rd~2_combout\);

-- Location: LCCOMB_X28_Y21_N2
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\inst7|jtag_uart|fifo_rd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \inst7|jtag_uart|fifo_rd~2_combout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCFF_X28_Y21_N3
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X30_Y21_N16
\inst7|jtag_uart|fifo_rd~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|fifo_rd~3_combout\ = (!\inst7|cpu_data_master_translator|read_accepted~regout\ & (\inst7|jtag_uart|av_waitrequest~1_combout\ & (!\inst7|cpu|W_alu_result\(2) & \inst7|cpu|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datab => \inst7|jtag_uart|av_waitrequest~1_combout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|d_read~regout\,
	combout => \inst7|jtag_uart|fifo_rd~3_combout\);

-- Location: LCCOMB_X28_Y25_N12
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X23_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X20_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X20_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCFF_X20_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\);

-- Location: LCCOMB_X28_Y25_N24
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: LCFF_X28_Y25_N13
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: LCFF_X30_Y21_N9
\inst7|jtag_uart|t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|t_dav~regout\);

-- Location: LCCOMB_X28_Y25_N18
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|t_dav~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: LCFF_X28_Y25_N19
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~regout\);

-- Location: LCCOMB_X29_Y25_N18
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X41_Y24_N16
\inst7|cmd_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~1_combout\ = (\inst7|cpu|d_writedata\(0) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(0),
	datad => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCFF_X41_Y24_N17
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(0));

-- Location: LCCOMB_X37_Y25_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~0_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~regout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCFF_X37_Y25_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCFF_X45_Y24_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_ready~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X45_Y24_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X45_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]~feeder_combout\ = 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCFF_X45_Y24_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X25_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\);

-- Location: LCCOMB_X25_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\);

-- Location: LCFF_X25_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X24_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X24_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: LCFF_X24_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\);

-- Location: LCCOMB_X24_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: LCCOMB_X23_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\);

-- Location: LCFF_X24_Y24_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\);

-- Location: LCCOMB_X28_Y25_N30
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X46_Y25_N8
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: LCFF_X46_Y25_N9
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X46_Y25_N30
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: LCFF_X46_Y25_N31
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X46_Y25_N10
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(0),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: LCFF_X46_Y25_N11
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X27_Y25_N20
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: LCFF_X29_Y25_N19
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~regout\);

-- Location: LCFF_X29_Y25_N3
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid~regout\);

-- Location: LCCOMB_X29_Y25_N2
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid~regout\,
	datad => \inst7|jtag_uart|t_dav~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCFF_X29_Y25_N27
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2~regout\);

-- Location: LCCOMB_X29_Y25_N22
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~1_combout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: LCFF_X29_Y25_N23
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\);

-- Location: LCCOMB_X30_Y21_N18
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\inst7|jtag_uart|fifo_rd~3_combout\))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- (\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\ $ (((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \inst7|jtag_uart|fifo_rd~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \inst7|jtag_uart|fifo_rd~3_combout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: LCFF_X27_Y21_N9
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4));

-- Location: LCCOMB_X28_Y21_N28
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4) & (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(5),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(4),
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X28_Y21_N0
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst7|jtag_uart|fifo_rd~2_combout\ & ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \inst7|jtag_uart|fifo_rd~2_combout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X28_Y21_N1
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X28_Y21_N22
\inst7|jtag_uart|wr_rfifo\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|wr_rfifo~combout\ = (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0_regout\,
	combout => \inst7|jtag_uart|wr_rfifo~combout\);

-- Location: LCCOMB_X29_Y25_N4
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: LCFF_X29_Y25_N5
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X27_Y26_N0
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X27_Y26_N1
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X27_Y26_N2
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X27_Y26_N3
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X27_Y26_N4
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X27_Y26_N5
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X27_Y26_N6
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X27_Y26_N7
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X27_Y26_N8
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X27_Y26_N9
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X27_Y26_N10
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X27_Y26_N11
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X27_Y26_N16
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X27_Y26_N17
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X27_Y26_N18
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X27_Y26_N19
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X27_Y26_N20
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X27_Y26_N21
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X27_Y26_N22
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X27_Y26_N23
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X27_Y26_N24
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X27_Y26_N25
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X27_Y26_N26
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X27_Y26_N27
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_rd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X29_Y21_N30
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # ((\inst7|jtag_uart|fifo_wr~regout\) # 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \inst7|jtag_uart|fifo_wr~regout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X29_Y21_N31
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCFF_X29_Y25_N13
\inst7|jtag_uart|r_val\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|r_val~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|r_val~regout\);

-- Location: LCCOMB_X29_Y25_N30
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1~regout\,
	datad => \inst7|jtag_uart|r_val~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: LCFF_X29_Y25_N31
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1~regout\);

-- Location: LCCOMB_X29_Y25_N12
\inst7|jtag_uart|r_val~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|r_val~0_combout\ = (!\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~regout\ & (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & 
-- ((!\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1~regout\) # (!\inst7|jtag_uart|r_val~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~regout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \inst7|jtag_uart|r_val~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1~regout\,
	combout => \inst7|jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\inst7|jtag_uart|fifo_wr~regout\)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\inst7|jtag_uart|fifo_wr~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \inst7|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X29_Y21_N10
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\inst7|jtag_uart|fifo_wr~regout\) # (VCC))))) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\inst7|jtag_uart|fifo_wr~regout\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \inst7|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X29_Y21_N20
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst7|jtag_uart|r_val~0_combout\ $ (\inst7|jtag_uart|fifo_wr~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|r_val~0_combout\,
	datad => \inst7|jtag_uart|fifo_wr~regout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X29_Y21_N11
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCFF_X29_Y21_N9
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X29_Y21_N12
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\inst7|jtag_uart|fifo_wr~regout\)))))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (!\inst7|jtag_uart|fifo_wr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \inst7|jtag_uart|fifo_wr~regout\,
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCFF_X29_Y21_N15
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCCOMB_X29_Y21_N0
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) & 
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X29_Y21_N28
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst7|jtag_uart|r_val~0_combout\ & ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \inst7|jtag_uart|r_val~0_combout\,
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X29_Y21_N29
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X30_Y21_N30
\inst7|jtag_uart|fifo_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|fifo_wr~0_combout\ = (\inst7|cpu_data_master_translator|uav_write~0_combout\ & (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\ & (!\inst7|cpu|W_alu_result\(2) & 
-- \inst7|jtag_uart|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|jtag_uart|av_waitrequest~1_combout\,
	combout => \inst7|jtag_uart|fifo_wr~0_combout\);

-- Location: LCFF_X30_Y21_N31
\inst7|jtag_uart|fifo_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|fifo_wr~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|fifo_wr~regout\);

-- Location: LCCOMB_X51_Y25_N12
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X51_Y25_N13
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X51_Y25_N14
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X51_Y25_N15
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X51_Y25_N16
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X51_Y25_N17
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X51_Y25_N18
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCFF_X51_Y25_N19
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X51_Y25_N20
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4) & 
-- !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCFF_X51_Y25_N21
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(4));

-- Location: LCCOMB_X51_Y25_N22
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5),
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCFF_X51_Y25_N23
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|fifo_wr~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q\(5));

-- Location: LCCOMB_X53_Y25_N6
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X53_Y25_N7
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X53_Y25_N8
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X53_Y25_N9
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X53_Y25_N10
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X53_Y25_N11
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X53_Y25_N12
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
-- ((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCFF_X53_Y25_N13
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCCOMB_X53_Y25_N14
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4) & 
-- !\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4),
	datad => VCC,
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCFF_X53_Y25_N15
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(4));

-- Location: LCCOMB_X53_Y25_N16
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5) $ 
-- (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5),
	cin => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCFF_X53_Y25_N17
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q\(5));

-- Location: LCCOMB_X30_Y26_N18
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ = (\inst7|cpu|W_alu_result\(5) & (\inst7|cpu|W_alu_result\(6) & \inst7|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(5),
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\);

-- Location: LCCOMB_X32_Y23_N8
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ = (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & (\inst7|cpu|d_read~regout\ & !\inst7|cpu_data_master_translator|read_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datac => \inst7|cpu|d_read~regout\,
	datad => \inst7|cpu_data_master_translator|read_accepted~regout\,
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\);

-- Location: LCCOMB_X32_Y23_N30
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\) # ((\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & !\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\,
	datac => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X32_Y23_N31
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y23_N24
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\) # (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\,
	datab => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X32_Y23_N25
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y23_N20
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = \inst7|data_ch9_s1_translator|wait_latency_counter\(0) $ (((!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\ & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator|wait_latency_counter\(0),
	datab => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X31_Y23_N30
\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (!\inst7|data_ch9_s1_translator|wait_latency_counter\(1) & (\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\ & 
-- (\inst7|addr_router_001|Equal4~0_combout\ & \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator|wait_latency_counter\(1),
	datab => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3_combout\,
	datac => \inst7|addr_router_001|Equal4~0_combout\,
	datad => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X32_Y23_N28
\inst7|data_ch9_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9_s1_translator|read_latency_shift_reg~0_combout\ = (!\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & 
-- (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	combout => \inst7|data_ch9_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X32_Y23_N29
\inst7|data_ch9_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0));

-- Location: PIN_C2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_posa_9~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(8),
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(9),
	differentialout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(9));

-- Location: PIN_C3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_9~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \LVDS_PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(9));

-- Location: LCCOMB_X23_Y28_N30
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(9),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder_combout\);

-- Location: LCFF_X23_Y28_N31
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(9));

-- Location: LCCOMB_X23_Y28_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(9),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]~feeder_combout\);

-- Location: LCFF_X23_Y28_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(9));

-- Location: LCCOMB_X23_Y28_N4
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(9),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder_combout\);

-- Location: LCFF_X23_Y28_N5
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(9));

-- Location: LCFF_X23_Y28_N11
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(9),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9));

-- Location: LCFF_X23_Y28_N19
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0));

-- Location: LCCOMB_X23_Y28_N18
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~0_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~0_combout\);

-- Location: LCCOMB_X24_Y28_N30
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~0_combout\ & 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~0_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~0_combout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1_combout\);

-- Location: LCFF_X23_Y28_N27
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(9),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(9));

-- Location: LCCOMB_X23_Y28_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(9),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder_combout\);

-- Location: LCFF_X23_Y28_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(9));

-- Location: LCCOMB_X23_Y28_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(9),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder_combout\);

-- Location: LCFF_X23_Y28_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9));

-- Location: LCFF_X23_Y28_N17
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0));

-- Location: LCFF_X23_Y28_N25
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1));

-- Location: LCFF_X23_Y28_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2));

-- Location: LCFF_X23_Y28_N23
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3));

-- Location: LCFF_X23_Y28_N21
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1));

-- Location: LCFF_X23_Y28_N15
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2));

-- Location: LCFF_X23_Y28_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3));

-- Location: LCCOMB_X23_Y28_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\ = (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\);

-- Location: LCCOMB_X23_Y28_N14
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~2_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~2_combout\);

-- Location: LCCOMB_X24_Y28_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~1_combout\ & (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~2_combout\ & 
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|w_mux_outputs1411w~1_combout\,
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~2_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3_combout\);

-- Location: LCCOMB_X24_Y28_N24
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\ & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1_combout\) # 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3_combout\)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1_combout\) # ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~1_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|muxlut_result0w~3_combout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\);

-- Location: LCFF_X24_Y28_N25
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0));

-- Location: LCCOMB_X29_Y22_N12
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder_combout\);

-- Location: LCFF_X29_Y22_N13
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1));

-- Location: LCCOMB_X29_Y22_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder_combout\);

-- Location: LCFF_X29_Y22_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(92));

-- Location: LCCOMB_X30_Y22_N4
\inst7|data_ch9|read_mux_out[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(7) = (!\inst7|cpu|W_alu_result\(2) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(92) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(92),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_ch9|read_mux_out\(7));

-- Location: LCFF_X30_Y22_N5
\inst7|data_ch9|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(7));

-- Location: LCFF_X30_Y22_N9
\inst7|data_ch9_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(7));

-- Location: PIN_G6,	 I/O Standard: LVDS,	 Current Strength: Default
\inst|inst6|ALTLVDS_RX_component|auto_generated|ddio_in_nega_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst6|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \LVDS_PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(1));

-- Location: LCFF_X10_Y28_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(1));

-- Location: LCCOMB_X10_Y28_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder_combout\);

-- Location: LCFF_X10_Y28_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(1));

-- Location: LCCOMB_X10_Y28_N18
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder_combout\);

-- Location: LCFF_X10_Y28_N19
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(1));

-- Location: LCFF_X22_Y28_N9
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1));

-- Location: LCFF_X22_Y28_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0));

-- Location: LCFF_X22_Y28_N31
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1));

-- Location: LCFF_X22_Y28_N11
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2));

-- Location: LCFF_X22_Y28_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3));

-- Location: LCCOMB_X22_Y28_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\ = (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\);

-- Location: LCCOMB_X22_Y28_N30
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~1_combout\);

-- Location: LCCOMB_X22_Y28_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~3_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~2_combout\ & (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~2_combout\,
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|w_mux_outputs1411w~1_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~3_combout\);

-- Location: LCCOMB_X22_Y28_N22
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1_combout\ & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\) # 
-- ((!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3))))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1_combout\ & 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~3_combout\ & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~1_combout\,
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|muxlut_result0w~3_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\);

-- Location: LCFF_X22_Y28_N23
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(0));

-- Location: LCFF_X30_Y27_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(0),
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1));

-- Location: LCCOMB_X30_Y27_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder_combout\);

-- Location: LCFF_X30_Y27_N17
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(12));

-- Location: LCCOMB_X30_Y22_N18
\inst7|data_ch1|read_mux_out[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(7) = (!\inst7|cpu|W_alu_result\(3) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(12) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(3),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(12),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch1|read_mux_out\(7));

-- Location: LCFF_X30_Y22_N19
\inst7|data_ch1|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(7));

-- Location: LCCOMB_X30_Y22_N2
\inst7|data_ch1_s1_translator|av_readdata_pre[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[7]~feeder_combout\ = \inst7|data_ch1|readdata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(7),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: LCFF_X30_Y22_N3
\inst7|data_ch1_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[7]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X30_Y22_N8
\inst7|rsp_xbar_mux_001|src_data[7]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[7]~36_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch1_s1_translator|av_readdata_pre\(7)) # ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|data_ch9_s1_translator|av_readdata_pre\(7))))) # (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(7),
	datad => \inst7|data_ch1_s1_translator|av_readdata_pre\(7),
	combout => \inst7|rsp_xbar_mux_001|src_data[7]~36_combout\);

-- Location: LCCOMB_X36_Y24_N0
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~36_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~36_combout\);

-- Location: LCFF_X36_Y24_N1
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(29));

-- Location: LCFF_X38_Y20_N23
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(29),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X38_Y20_N10
\inst7|cpu|F_iw[29]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[29]~48_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[29]~47_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_iw[29]~47_combout\,
	datab => \inst7|cpu|D_iw[24]~1_combout\,
	datac => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst7|cpu|F_iw[29]~48_combout\);

-- Location: LCFF_X38_Y20_N11
\inst7|cpu|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[29]~48_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(29));

-- Location: LCCOMB_X46_Y27_N2
\inst7|cpu|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_exception~2_combout\ = ((!\inst7|cpu|D_iw\(5)) # (!\inst7|cpu|D_iw\(12))) # (!\inst7|cpu|D_iw\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|D_iw\(5),
	combout => \inst7|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X46_Y27_N16
\inst7|cpu|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_exception~1_combout\ = (\inst7|cpu|D_iw\(2)) # (((\inst7|cpu|D_iw\(14) & !\inst7|cpu|D_iw\(15))) # (!\inst7|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(2),
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X46_Y27_N4
\inst7|cpu|D_ctrl_exception~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_exception~3_combout\ = ((\inst7|cpu|D_ctrl_exception~2_combout\) # ((\inst7|cpu|D_ctrl_exception~1_combout\) # (\inst7|cpu|D_iw\(16)))) # (!\inst7|cpu|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal2~0_combout\,
	datab => \inst7|cpu|D_ctrl_exception~2_combout\,
	datac => \inst7|cpu|D_ctrl_exception~1_combout\,
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X45_Y27_N22
\inst7|cpu|D_ctrl_exception~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_exception~4_combout\ = (\inst7|cpu|D_ctrl_exception~3_combout\ & (((!\inst7|cpu|D_iw\(2)) # (!\inst7|cpu|Equal2~3_combout\)) # (!\inst7|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|Equal2~3_combout\,
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|D_ctrl_exception~3_combout\,
	combout => \inst7|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X46_Y26_N10
\inst7|cpu|D_ctrl_exception~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_exception~6_combout\ = (\inst7|cpu|D_iw\(13) & (((!\inst7|cpu|D_iw\(14) & \inst7|cpu|D_iw\(11))) # (!\inst7|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(12),
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(11),
	combout => \inst7|cpu|D_ctrl_exception~6_combout\);

-- Location: LCCOMB_X46_Y27_N22
\inst7|cpu|D_ctrl_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_break~0_combout\ = (\inst7|cpu|D_iw\(15) & (\inst7|cpu|D_iw\(16) & (!\inst7|cpu|D_iw\(12) & \inst7|cpu|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(15),
	datab => \inst7|cpu|D_iw\(16),
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst7|cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X46_Y27_N24
\inst7|cpu|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_exception~0_combout\ = (!\inst7|cpu|D_ctrl_break~0_combout\) # (!\inst7|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_ctrl_break~0_combout\,
	combout => \inst7|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X45_Y27_N8
\inst7|cpu|D_ctrl_exception\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_exception~combout\ = (((\inst7|cpu|D_ctrl_exception~5_combout\ & \inst7|cpu|D_ctrl_exception~6_combout\)) # (!\inst7|cpu|D_ctrl_exception~0_combout\)) # (!\inst7|cpu|D_ctrl_exception~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_exception~5_combout\,
	datab => \inst7|cpu|D_ctrl_exception~4_combout\,
	datac => \inst7|cpu|D_ctrl_exception~6_combout\,
	datad => \inst7|cpu|D_ctrl_exception~0_combout\,
	combout => \inst7|cpu|D_ctrl_exception~combout\);

-- Location: LCFF_X45_Y27_N9
\inst7|cpu|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_exception~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_exception~regout\);

-- Location: LCCOMB_X46_Y27_N6
\inst7|cpu|D_ctrl_break~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_break~2_combout\ = (!\inst7|cpu|D_iw\(14) & \inst7|cpu|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_ctrl_break~0_combout\,
	combout => \inst7|cpu|D_ctrl_break~2_combout\);

-- Location: LCFF_X46_Y27_N7
\inst7|cpu|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_break~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_break~regout\);

-- Location: LCCOMB_X41_Y28_N26
\inst7|cpu|W_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\inst7|cpu|R_ctrl_exception~regout\) # (\inst7|cpu|R_ctrl_break~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|R_ctrl_exception~regout\,
	datad => \inst7|cpu|R_ctrl_break~regout\,
	combout => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCFF_X45_Y23_N1
\inst7|cpu|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_ctrl_br_nxt~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_br~regout\);

-- Location: LCCOMB_X46_Y27_N10
\inst7|cpu|Equal101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal101~4_combout\ = (\inst7|cpu|D_iw\(11) & (\inst7|cpu|Equal2~5_combout\ & !\inst7|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datac => \inst7|cpu|Equal2~5_combout\,
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|Equal101~4_combout\);

-- Location: LCCOMB_X46_Y27_N12
\inst7|cpu|Equal101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal101~5_combout\ = (!\inst7|cpu|D_iw\(15) & (!\inst7|cpu|D_iw\(13) & (!\inst7|cpu|D_iw\(12) & \inst7|cpu|Equal101~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(15),
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|Equal101~4_combout\,
	combout => \inst7|cpu|Equal101~5_combout\);

-- Location: LCCOMB_X46_Y27_N30
\inst7|cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (!\inst7|cpu|D_iw\(12) & (\inst7|cpu|Equal101~4_combout\ & ((\inst7|cpu|D_iw\(15)) # (\inst7|cpu|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(15),
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|Equal101~4_combout\,
	combout => \inst7|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X45_Y27_N18
\inst7|cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\inst7|cpu|D_ctrl_jmp_direct~0_combout\) # ((\inst7|cpu|Equal101~5_combout\) # (\inst7|cpu|D_ctrl_uncond_cti_non_br~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_ctrl_jmp_direct~0_combout\,
	datac => \inst7|cpu|Equal101~5_combout\,
	datad => \inst7|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	combout => \inst7|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCFF_X45_Y27_N19
\inst7|cpu|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_uncond_cti_non_br~regout\);

-- Location: LCCOMB_X45_Y27_N4
\inst7|cpu|F_pc_sel_nxt.10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_sel_nxt.10~0_combout\ = (\inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\) # ((!\inst7|cpu|R_ctrl_uncond_cti_non_br~regout\ & ((!\inst7|cpu|R_ctrl_br~regout\) # (!\inst7|cpu|W_cmp_result~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_cmp_result~regout\,
	datab => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \inst7|cpu|R_ctrl_br~regout\,
	datad => \inst7|cpu|R_ctrl_uncond_cti_non_br~regout\,
	combout => \inst7|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X42_Y28_N10
\inst7|cpu|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[0]~0_combout\ = \inst7|cpu|F_pc\(0) $ (VCC)
-- \inst7|cpu|F_pc_plus_one[0]~1\ = CARRY(\inst7|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(0),
	datad => VCC,
	combout => \inst7|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \inst7|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X42_Y28_N12
\inst7|cpu|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[1]~2_combout\ = (\inst7|cpu|F_pc\(1) & (!\inst7|cpu|F_pc_plus_one[0]~1\)) # (!\inst7|cpu|F_pc\(1) & ((\inst7|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[1]~3\ = CARRY((!\inst7|cpu|F_pc_plus_one[0]~1\) # (!\inst7|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(1),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[0]~1\,
	combout => \inst7|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \inst7|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X42_Y28_N14
\inst7|cpu|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[2]~4_combout\ = (\inst7|cpu|F_pc\(2) & (\inst7|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\inst7|cpu|F_pc\(2) & (!\inst7|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \inst7|cpu|F_pc_plus_one[2]~5\ = CARRY((\inst7|cpu|F_pc\(2) & !\inst7|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(2),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[1]~3\,
	combout => \inst7|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \inst7|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X42_Y28_N16
\inst7|cpu|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[3]~6_combout\ = (\inst7|cpu|F_pc\(3) & (!\inst7|cpu|F_pc_plus_one[2]~5\)) # (!\inst7|cpu|F_pc\(3) & ((\inst7|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[3]~7\ = CARRY((!\inst7|cpu|F_pc_plus_one[2]~5\) # (!\inst7|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(3),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[2]~5\,
	combout => \inst7|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \inst7|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X42_Y28_N18
\inst7|cpu|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[4]~8_combout\ = (\inst7|cpu|F_pc\(4) & (\inst7|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\inst7|cpu|F_pc\(4) & (!\inst7|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \inst7|cpu|F_pc_plus_one[4]~9\ = CARRY((\inst7|cpu|F_pc\(4) & !\inst7|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(4),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[3]~7\,
	combout => \inst7|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \inst7|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X42_Y28_N20
\inst7|cpu|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[5]~10_combout\ = (\inst7|cpu|F_pc\(5) & (!\inst7|cpu|F_pc_plus_one[4]~9\)) # (!\inst7|cpu|F_pc\(5) & ((\inst7|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[5]~11\ = CARRY((!\inst7|cpu|F_pc_plus_one[4]~9\) # (!\inst7|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(5),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[4]~9\,
	combout => \inst7|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \inst7|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X35_Y26_N18
\inst7|cpu|E_ld_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_ld_stall~0_combout\ = (\inst7|cpu|E_new_inst~regout\ & \inst7|cpu|R_ctrl_ld~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|E_new_inst~regout\,
	datad => \inst7|cpu|R_ctrl_ld~regout\,
	combout => \inst7|cpu|E_ld_stall~0_combout\);

-- Location: LCCOMB_X34_Y26_N2
\inst7|cpu|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_cnt[0]~5_combout\ = \inst7|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \inst7|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\inst7|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \inst7|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \inst7|cpu|E_shift_rot_cnt[0]~6\);

-- Location: LCFF_X34_Y26_N3
\inst7|cpu|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_cnt[0]~5_combout\,
	sdata => \inst7|cpu|E_src2\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X34_Y26_N4
\inst7|cpu|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_cnt[1]~7_combout\ = (\inst7|cpu|E_shift_rot_cnt\(1) & (\inst7|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\inst7|cpu|E_shift_rot_cnt\(1) & (!\inst7|cpu|E_shift_rot_cnt[0]~6\))
-- \inst7|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\inst7|cpu|E_shift_rot_cnt\(1) & !\inst7|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \inst7|cpu|E_shift_rot_cnt[0]~6\,
	combout => \inst7|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \inst7|cpu|E_shift_rot_cnt[1]~8\);

-- Location: LCFF_X34_Y26_N5
\inst7|cpu|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_cnt[1]~7_combout\,
	sdata => \inst7|cpu|E_src2\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X34_Y26_N28
\inst7|cpu|E_shift_rot_done~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_done~0_combout\ = (!\inst7|cpu|E_shift_rot_cnt\(2) & (!\inst7|cpu|E_shift_rot_cnt\(0) & (!\inst7|cpu|E_shift_rot_cnt\(1) & !\inst7|cpu|E_new_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_cnt\(2),
	datab => \inst7|cpu|E_shift_rot_cnt\(0),
	datac => \inst7|cpu|E_shift_rot_cnt\(1),
	datad => \inst7|cpu|E_new_inst~regout\,
	combout => \inst7|cpu|E_shift_rot_done~0_combout\);

-- Location: LCCOMB_X34_Y26_N8
\inst7|cpu|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_cnt[3]~11_combout\ = (\inst7|cpu|E_shift_rot_cnt\(3) & (\inst7|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\inst7|cpu|E_shift_rot_cnt\(3) & (!\inst7|cpu|E_shift_rot_cnt[2]~10\))
-- \inst7|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\inst7|cpu|E_shift_rot_cnt\(3) & !\inst7|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \inst7|cpu|E_shift_rot_cnt[2]~10\,
	combout => \inst7|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \inst7|cpu|E_shift_rot_cnt[3]~12\);

-- Location: LCFF_X34_Y26_N9
\inst7|cpu|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_cnt[3]~11_combout\,
	sdata => \inst7|cpu|E_src2\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X34_Y26_N10
\inst7|cpu|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_cnt[4]~13_combout\ = \inst7|cpu|E_shift_rot_cnt[3]~12\ $ (\inst7|cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|E_shift_rot_cnt\(4),
	cin => \inst7|cpu|E_shift_rot_cnt[3]~12\,
	combout => \inst7|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: LCFF_X34_Y26_N11
\inst7|cpu|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_cnt[4]~13_combout\,
	sdata => \inst7|cpu|E_src2\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X34_Y26_N22
\inst7|cpu|E_shift_rot_done\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_done~combout\ = (\inst7|cpu|E_shift_rot_done~0_combout\ & (!\inst7|cpu|E_shift_rot_cnt\(3) & !\inst7|cpu|E_shift_rot_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_shift_rot_done~0_combout\,
	datac => \inst7|cpu|E_shift_rot_cnt\(3),
	datad => \inst7|cpu|E_shift_rot_cnt\(4),
	combout => \inst7|cpu|E_shift_rot_done~combout\);

-- Location: LCFF_X46_Y27_N1
\inst7|cpu|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_shift_logical~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X35_Y26_N16
\inst7|cpu|E_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_stall~0_combout\ = (\inst7|cpu|E_ld_stall~0_combout\) # ((\inst7|cpu|E_valid~regout\ & (!\inst7|cpu|E_shift_rot_done~combout\ & \inst7|cpu|R_ctrl_shift_rot~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_valid~regout\,
	datab => \inst7|cpu|E_ld_stall~0_combout\,
	datac => \inst7|cpu|E_shift_rot_done~combout\,
	datad => \inst7|cpu|R_ctrl_shift_rot~regout\,
	combout => \inst7|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X35_Y27_N4
\inst7|cpu|D_ctrl_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_st~0_combout\ = (!\inst7|cpu|D_iw\(1) & (\inst7|cpu|D_iw\(0) & \inst7|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(2),
	combout => \inst7|cpu|D_ctrl_st~0_combout\);

-- Location: LCFF_X35_Y27_N5
\inst7|cpu|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_st~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_st~regout\);

-- Location: LCCOMB_X35_Y26_N4
\inst7|cpu|W_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_valid~0_combout\ = (\inst7|cpu|E_valid~regout\ & (!\inst7|cpu|E_stall~0_combout\ & ((!\inst7|cpu|R_ctrl_st~regout\) # (!\inst7|cpu|E_new_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_valid~regout\,
	datab => \inst7|cpu|E_new_inst~regout\,
	datac => \inst7|cpu|E_stall~0_combout\,
	datad => \inst7|cpu|R_ctrl_st~regout\,
	combout => \inst7|cpu|W_valid~0_combout\);

-- Location: LCCOMB_X35_Y26_N30
\inst7|cpu|W_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_valid~1_combout\ = (!\inst7|cpu|E_ld_stall~2_combout\ & (\inst7|cpu|W_valid~0_combout\ & ((!\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\) # (!\inst7|cpu_data_master_translator|av_waitrequest~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|av_waitrequest~1_combout\,
	datab => \inst7|cpu|E_ld_stall~2_combout\,
	datac => \inst7|cpu|W_valid~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|cpu|W_valid~1_combout\);

-- Location: LCFF_X35_Y26_N31
\inst7|cpu|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_valid~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_valid~regout\);

-- Location: LCFF_X42_Y28_N1
\inst7|cpu|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[5]~12_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[5]~10_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(5));

-- Location: LCCOMB_X30_Y24_N28
\inst7|cmd_xbar_mux|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(43) = (\inst7|cpu|W_alu_result\(7) & ((\inst7|cmd_xbar_mux|saved_grant\(1)) # ((\inst7|cmd_xbar_mux|saved_grant\(0) & \inst7|cpu|F_pc\(5))))) # (!\inst7|cpu|W_alu_result\(7) & (((\inst7|cmd_xbar_mux|saved_grant\(0) & 
-- \inst7|cpu|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(7),
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cmd_xbar_mux|saved_grant\(0),
	datad => \inst7|cpu|F_pc\(5),
	combout => \inst7|cmd_xbar_mux|src_data\(43));

-- Location: LCCOMB_X34_Y27_N20
\inst7|cmd_xbar_mux|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(44) = (\inst7|cmd_xbar_mux|saved_grant\(0) & ((\inst7|cpu|F_pc\(6)) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|W_alu_result\(8))))) # (!\inst7|cmd_xbar_mux|saved_grant\(0) & (\inst7|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst7|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|W_alu_result\(8),
	datad => \inst7|cpu|F_pc\(6),
	combout => \inst7|cmd_xbar_mux|src_data\(44));

-- Location: LCCOMB_X42_Y28_N22
\inst7|cpu|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[6]~12_combout\ = (\inst7|cpu|F_pc\(6) & (\inst7|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\inst7|cpu|F_pc\(6) & (!\inst7|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \inst7|cpu|F_pc_plus_one[6]~13\ = CARRY((\inst7|cpu|F_pc\(6) & !\inst7|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(6),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[5]~11\,
	combout => \inst7|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \inst7|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X42_Y28_N24
\inst7|cpu|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[7]~14_combout\ = (\inst7|cpu|F_pc\(7) & (!\inst7|cpu|F_pc_plus_one[6]~13\)) # (!\inst7|cpu|F_pc\(7) & ((\inst7|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[7]~15\ = CARRY((!\inst7|cpu|F_pc_plus_one[6]~13\) # (!\inst7|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(7),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[6]~13\,
	combout => \inst7|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \inst7|cpu|F_pc_plus_one[7]~15\);

-- Location: LCFF_X42_Y28_N7
\inst7|cpu|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[7]~14_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[7]~14_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(7));

-- Location: LCCOMB_X34_Y27_N14
\inst7|cmd_xbar_mux|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(45) = (\inst7|cmd_xbar_mux|saved_grant\(0) & ((\inst7|cpu|F_pc\(7)) # ((\inst7|cpu|W_alu_result\(9) & \inst7|cmd_xbar_mux|saved_grant\(1))))) # (!\inst7|cmd_xbar_mux|saved_grant\(0) & (\inst7|cpu|W_alu_result\(9) & 
-- (\inst7|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cpu|W_alu_result\(9),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|F_pc\(7),
	combout => \inst7|cmd_xbar_mux|src_data\(45));

-- Location: LCCOMB_X32_Y21_N2
\inst7|cpu|W_rf_wr_data[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[8]~16_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte1_data\(0))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|W_alu_result\(8) & !\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte1_data\(0),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|W_alu_result\(8),
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[8]~16_combout\);

-- Location: LCFF_X35_Y26_N7
\inst7|cpu|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_aligning_data_nxt~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_aligning_data~regout\);

-- Location: LCCOMB_X35_Y27_N20
\inst7|cpu|D_ctrl_ld_signed~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_ld_signed~0_combout\ = (\inst7|cpu|D_iw\(1) & (\inst7|cpu|D_iw\(0) & \inst7|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(2),
	combout => \inst7|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: LCFF_X35_Y27_N21
\inst7|cpu|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_ld_signed~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X41_Y22_N22
\inst7|cpu|av_fill_bit~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_fill_bit~1_combout\ = (\inst7|cpu|av_fill_bit~0_combout\ & \inst7|cpu|R_ctrl_ld_signed~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_fill_bit~0_combout\,
	datac => \inst7|cpu|R_ctrl_ld_signed~regout\,
	combout => \inst7|cpu|av_fill_bit~1_combout\);

-- Location: LCCOMB_X40_Y22_N10
\inst7|cpu|av_ld_byte1_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data[1]~1_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data[9]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[9]~32_combout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte1_data[1]~1_combout\);

-- Location: LCCOMB_X44_Y24_N18
\inst7|cmd_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~23_combout\ = (\inst7|cpu|d_writedata\(17) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(17),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X42_Y28_N26
\inst7|cpu|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[8]~16_combout\ = (\inst7|cpu|F_pc\(8) & (\inst7|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\inst7|cpu|F_pc\(8) & (!\inst7|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \inst7|cpu|F_pc_plus_one[8]~17\ = CARRY((\inst7|cpu|F_pc\(8) & !\inst7|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(8),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[7]~15\,
	combout => \inst7|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \inst7|cpu|F_pc_plus_one[8]~17\);

-- Location: LCFF_X42_Y28_N5
\inst7|cpu|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[8]~15_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[8]~16_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(8));

-- Location: LCCOMB_X42_Y28_N28
\inst7|cpu|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[9]~18_combout\ = (\inst7|cpu|F_pc\(9) & (!\inst7|cpu|F_pc_plus_one[8]~17\)) # (!\inst7|cpu|F_pc\(9) & ((\inst7|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[9]~19\ = CARRY((!\inst7|cpu|F_pc_plus_one[8]~17\) # (!\inst7|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(9),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[8]~17\,
	combout => \inst7|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \inst7|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X41_Y28_N24
\inst7|cpu|F_pc_no_crst_nxt[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[9]~7_combout\ = (\inst7|cpu|R_ctrl_break~regout\) # ((\inst7|cpu|F_pc_sel_nxt.10~0_combout\ & ((\inst7|cpu|F_pc_plus_one[9]~18_combout\))) # (!\inst7|cpu|F_pc_sel_nxt.10~0_combout\ & (\inst7|cpu|E_arith_result[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_result[11]~4_combout\,
	datab => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \inst7|cpu|F_pc_plus_one[9]~18_combout\,
	datad => \inst7|cpu|R_ctrl_break~regout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[9]~7_combout\);

-- Location: LCCOMB_X41_Y28_N16
\inst7|cpu|F_pc_no_crst_nxt[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[9]~8_combout\ = (!\inst7|cpu|R_ctrl_exception~regout\ & \inst7|cpu|F_pc_no_crst_nxt[9]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|R_ctrl_exception~regout\,
	datac => \inst7|cpu|F_pc_no_crst_nxt[9]~7_combout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[9]~8_combout\);

-- Location: LCFF_X41_Y28_N17
\inst7|cpu|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc_no_crst_nxt[9]~8_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(9));

-- Location: LCCOMB_X44_Y24_N10
\inst7|cmd_xbar_mux_001|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~20_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(24),
	combout => \inst7|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCFF_X44_Y24_N11
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(24));

-- Location: LCCOMB_X44_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[24]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[24]~19_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(24))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(24),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(24),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[24]~19_combout\);

-- Location: LCCOMB_X38_Y22_N26
\inst7|cpu|W_rf_wr_data[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[10]~2_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte1_data\(2))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|W_alu_result\(10) & !\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte1_data\(2),
	datab => \inst7|cpu|W_alu_result\(10),
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[10]~2_combout\);

-- Location: LCCOMB_X40_Y22_N12
\inst7|cpu|av_ld_byte1_data[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data[3]~6_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data[11]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[11]~69_combout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte1_data[3]~6_combout\);

-- Location: LCCOMB_X41_Y22_N26
\inst7|cpu|av_ld_byte2_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte2_data[3]~5_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data\(19),
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte2_data[3]~5_combout\);

-- Location: LCCOMB_X40_Y22_N6
\inst7|cpu|av_ld_byte1_data[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data[7]~2_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data[15]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[15]~59_combout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte1_data[7]~2_combout\);

-- Location: LCCOMB_X41_Y22_N8
\inst7|cpu|av_ld_byte2_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte2_data[7]~1_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data\(23),
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte2_data[7]~1_combout\);

-- Location: LCCOMB_X38_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~28_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(29))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCFF_X38_Y24_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~28_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X34_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[26]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[26]~21_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(26)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(26),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(26),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[26]~21_combout\);

-- Location: LCCOMB_X42_Y25_N16
\inst7|cpu|d_writedata[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[29]~5_combout\ = (\inst7|cpu|Equal133~0_combout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # (!\inst7|cpu|Equal133~0_combout\ & 
-- (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst7|cpu|Equal133~0_combout\,
	combout => \inst7|cpu|d_writedata[29]~5_combout\);

-- Location: LCCOMB_X40_Y22_N16
\inst7|cpu|av_ld_byte1_data[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data[4]~5_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data[12]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[12]~66_combout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte1_data[4]~5_combout\);

-- Location: LCCOMB_X40_Y22_N8
\inst7|cpu|av_ld_byte2_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte2_data[4]~4_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data\(20),
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte2_data[4]~4_combout\);

-- Location: LCCOMB_X40_Y18_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\) # 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCFF_X43_Y19_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(12),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44_regout\);

-- Location: LCFF_X43_Y19_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(12),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60_regout\);

-- Location: LCCOMB_X43_Y19_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\);

-- Location: LCCOMB_X43_Y18_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124feeder_combout\ = \inst7|sdram_controller|za_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(12),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124feeder_combout\);

-- Location: LCFF_X43_Y18_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124_regout\);

-- Location: LCFF_X43_Y18_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(12),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92_regout\);

-- Location: LCCOMB_X41_Y18_N18
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\);

-- Location: LCFF_X44_Y18_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(12),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108_regout\);

-- Location: LCCOMB_X41_Y18_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\);

-- Location: LCFF_X44_Y18_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(12),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76_regout\);

-- Location: LCCOMB_X44_Y18_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~108_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\);

-- Location: LCCOMB_X43_Y18_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~124_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\);

-- Location: LCCOMB_X41_Y19_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\);

-- Location: LCFF_X41_Y19_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(12));

-- Location: LCFF_X38_Y19_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(12),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12));

-- Location: LCFF_X32_Y25_N3
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\);

-- Location: LCCOMB_X32_Y25_N30
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X32_Y25_N20
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\ & 
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X32_Y25_N21
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X32_Y25_N14
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X32_Y25_N6
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\ & (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	datac => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X32_Y25_N7
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X32_Y25_N2
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\))) # (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~regout\,
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X32_Y25_N19
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\);

-- Location: LCCOMB_X32_Y25_N18
\inst7|rsp_xbar_demux_001|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\ = (\inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \inst7|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X41_Y21_N14
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~35_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~35_combout\);

-- Location: LCFF_X41_Y21_N15
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(28));

-- Location: LCFF_X41_Y21_N7
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(28),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X38_Y20_N16
\inst7|rsp_xbar_demux|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_demux|src1_valid~combout\ = (!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X41_Y21_N6
\inst7|cpu|av_ld_byte3_data_nxt~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~20_combout\ = (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(28) & ((\inst7|rsp_xbar_demux|src1_valid~combout\) # ((\inst7|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(28))))) # (!\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(28) & (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(28),
	datab => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~20_combout\);

-- Location: LCCOMB_X41_Y21_N26
\inst7|cpu|av_ld_byte3_data_nxt~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~21_combout\ = (\inst7|cpu|av_ld_byte3_data_nxt~20_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(12),
	datad => \inst7|cpu|av_ld_byte3_data_nxt~20_combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~21_combout\);

-- Location: LCCOMB_X41_Y22_N2
\inst7|cpu|av_ld_byte3_data_nxt~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~31_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|cpu|R_ctrl_ld_signed~regout\ & ((\inst7|cpu|av_fill_bit~0_combout\)))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & 
-- (((\inst7|cpu|av_ld_byte3_data_nxt~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld_signed~regout\,
	datab => \inst7|cpu|av_ld_byte3_data_nxt~21_combout\,
	datac => \inst7|cpu|av_fill_bit~0_combout\,
	datad => \inst7|cpu|av_ld_aligning_data~regout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~31_combout\);

-- Location: LCCOMB_X35_Y26_N28
\inst7|cpu|av_ld_align_cycle_nxt[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_align_cycle_nxt[1]~0_combout\ = (\inst7|cpu|av_ld_getting_data~6_combout\ & (!\inst7|cpu|d_read~regout\ & (\inst7|cpu|av_ld_align_cycle\(0) $ (\inst7|cpu|av_ld_align_cycle\(1))))) # (!\inst7|cpu|av_ld_getting_data~6_combout\ & 
-- (\inst7|cpu|av_ld_align_cycle\(0) $ ((\inst7|cpu|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_align_cycle\(0),
	datab => \inst7|cpu|av_ld_getting_data~6_combout\,
	datac => \inst7|cpu|av_ld_align_cycle\(1),
	datad => \inst7|cpu|d_read~regout\,
	combout => \inst7|cpu|av_ld_align_cycle_nxt[1]~0_combout\);

-- Location: LCFF_X35_Y26_N29
\inst7|cpu|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_align_cycle_nxt[1]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X37_Y26_N8
\inst7|cpu|W_alu_result[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[1]~22_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[1]~22_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_arith_result[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[1]~22_combout\,
	datab => \inst7|cpu|E_arith_result[1]~7_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[1]~22_combout\);

-- Location: LCFF_X37_Y26_N9
\inst7|cpu|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[1]~22_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(1));

-- Location: LCCOMB_X37_Y26_N18
\inst7|cpu|W_alu_result[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[0]~23_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[0]~24_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_arith_result[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[0]~24_combout\,
	datab => \inst7|cpu|E_arith_result[0]~6_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[0]~23_combout\);

-- Location: LCFF_X37_Y26_N19
\inst7|cpu|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[0]~23_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(0));

-- Location: LCCOMB_X35_Y26_N14
\inst7|cpu|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_rshift8~0_combout\ = (\inst7|cpu|av_ld_align_cycle\(1) & (!\inst7|cpu|av_ld_align_cycle\(0) & (\inst7|cpu|W_alu_result\(1) & \inst7|cpu|W_alu_result\(0)))) # (!\inst7|cpu|av_ld_align_cycle\(1) & ((\inst7|cpu|W_alu_result\(1)) # 
-- ((!\inst7|cpu|av_ld_align_cycle\(0) & \inst7|cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_align_cycle\(0),
	datab => \inst7|cpu|av_ld_align_cycle\(1),
	datac => \inst7|cpu|W_alu_result\(1),
	datad => \inst7|cpu|W_alu_result\(0),
	combout => \inst7|cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X40_Y22_N22
\inst7|cpu|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_rshift8~1_combout\ = (!\inst7|cpu|av_ld_rshift8~0_combout\) # (!\inst7|cpu|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_ld_rshift8~0_combout\,
	combout => \inst7|cpu|av_ld_rshift8~1_combout\);

-- Location: LCFF_X41_Y22_N3
\inst7|cpu|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte3_data_nxt~31_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte3_data\(4));

-- Location: LCFF_X40_Y22_N9
\inst7|cpu|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte2_data[4]~4_combout\,
	sdata => \inst7|cpu|av_ld_byte3_data\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X40_Y22_N2
\inst7|cpu|av_ld_byte1_data_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data_en~0_combout\ = ((\inst7|cpu|av_ld_rshift8~0_combout\) # ((\inst7|cpu|D_iw\(4)) # (!\inst7|cpu|av_ld_aligning_data~regout\))) # (!\inst7|cpu|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(3),
	datab => \inst7|cpu|av_ld_rshift8~0_combout\,
	datac => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: LCFF_X40_Y22_N17
\inst7|cpu|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte1_data[4]~5_combout\,
	sdata => \inst7|cpu|av_ld_byte2_data\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst7|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X40_Y22_N0
\inst7|cpu|W_rf_wr_data[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[12]~14_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte1_data\(4))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(12) & (!\inst7|cpu|E_alu_result~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(12),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|E_alu_result~16_combout\,
	datad => \inst7|cpu|av_ld_byte1_data\(4),
	combout => \inst7|cpu|W_rf_wr_data[12]~14_combout\);

-- Location: LCCOMB_X40_Y22_N4
\inst7|cpu|av_ld_byte1_data[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data[5]~4_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data[13]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[13]~63_combout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte1_data[5]~4_combout\);

-- Location: LCFF_X43_Y18_N23
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(5),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117_regout\);

-- Location: LCFF_X43_Y18_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(5),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85_regout\);

-- Location: LCCOMB_X43_Y18_N12
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117_regout\) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85_regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\);

-- Location: LCFF_X43_Y19_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(5),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37_regout\);

-- Location: LCFF_X44_Y19_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(5),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5_regout\);

-- Location: LCFF_X44_Y19_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(5),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21_regout\);

-- Location: LCCOMB_X44_Y19_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~5_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\);

-- Location: LCCOMB_X43_Y19_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~37_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\);

-- Location: LCCOMB_X41_Y19_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\);

-- Location: LCFF_X41_Y19_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(5));

-- Location: LCFF_X37_Y19_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5));

-- Location: LCCOMB_X37_Y19_N2
\inst7|rsp_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_payload~2_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(5),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X30_Y25_N4
\inst7|cmd_xbar_mux|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(34) = (\inst7|cmd_xbar_mux|saved_grant\(0)) # ((\inst7|cpu|d_byteenable\(2) & \inst7|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cpu|d_byteenable\(2),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_data\(34));

-- Location: LCCOMB_X40_Y22_N28
\inst7|cpu|av_ld_byte1_data[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data[6]~3_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data[14]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[14]~97_combout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte1_data[6]~3_combout\);

-- Location: LCCOMB_X41_Y22_N30
\inst7|cpu|av_ld_byte2_data[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte2_data[6]~2_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data\(22),
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte2_data[6]~2_combout\);

-- Location: LCFF_X37_Y18_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(14),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94_regout\);

-- Location: LCFF_X37_Y18_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(14),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126_regout\);

-- Location: LCCOMB_X37_Y18_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\);

-- Location: LCCOMB_X37_Y19_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\);

-- Location: LCFF_X37_Y19_N5
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(14));

-- Location: LCFF_X37_Y19_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(14),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14));

-- Location: LCCOMB_X38_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~33_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(33),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCFF_X38_Y24_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~33_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X42_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(30)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(30),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(30),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X36_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~34_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~34_combout\);

-- Location: LCFF_X36_Y24_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~34_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X33_Y24_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(31)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(31),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(31),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X33_Y24_N22
\inst7|cmd_xbar_mux_001|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(35) = (\inst7|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|d_byteenable\(3),
	combout => \inst7|cmd_xbar_mux_001|src_data\(35));

-- Location: LCFF_X33_Y24_N23
\inst7|cpu|the_nios_CPU_nios2_oci|byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X33_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[3]~3_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(3)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(3),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: M4K_X52_Y24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"D62B9DF3806EA259FB9EB038568C1476365925F9AEC3FD8BC60789912E27168015B1A2E5F1D542F8B4DC8B071F8A99B54D6A3DA7D45E4E34B29A05B0C9A5AC0E0E166BA95C7146695615EE58540EB8C9140C56FEB318E71DBECA932780B4CFBFD1BEB0FE0E757669418FDDE9853C495F0C5385BB9854AFF23BCE1BB4F2863751FAAE689F6607C8C4E26E3266FF49221473B6739CD3497E8285DA71234D63FB8FDA4B693AC37C04378AF7C1AB038A2AE3C857266CB23B18780E327F12E08DB117AFAA7BAB94E8006F866F62450D13386A486C64D9B45E8691021BF96C2A2A70B5E73F938F17B0B218360A0B226E491257643A149F29D87F9901BAE7BE7A8E0F26",
	mem_init0 => X"E20F8993CC08F210080E74ED7451BF846AE61D7B5E0CE83F495300D62EDF34380E7F33A3D11696024AAF83459E7FF690B8C4262AB211A92E2A3C5B6F9551F785AAA4797CC53F65BD5D113F042AF9BE57AE184679954A9833F19A8E481E481EDC05D220ABE68656DB9E9A3EE878F3BE659909320445DD8C2B3F909F2C08EA7FE9AD4E10FD94514F2B5B7F88AFF5B3EBA8EADAE39740FD5C92119457A8D16BE289C24D3F3E2CE4077A05D3E2F4E18B1DCCFEB02FF1C6E1FE5616BA9AB9C8015D59D1F4452B0F556652EA0D4594BB923B7E2401DCCD44EC2A137D4841DC4C1F98142A9747617AF751A36830864DB11D1C8BBCD0D1D90B43C6A6B66132FDABAA8899",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_CPU_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_ocimem:the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram_module:nios_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_c471:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_en~combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	portadatain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y23_N24
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~37_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~37_combout\);

-- Location: LCFF_X36_Y23_N25
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(30));

-- Location: LCFF_X36_Y23_N11
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(30),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X36_Y23_N10
\inst7|cpu|av_ld_byte3_data_nxt~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~15_combout\ = (\inst7|rsp_xbar_demux|src1_valid~combout\ & ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(30)) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux|src1_valid~combout\ & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & \inst7|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(30),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: LCCOMB_X37_Y19_N22
\inst7|cpu|av_ld_byte3_data_nxt~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~16_combout\ = (\inst7|cpu|av_ld_byte3_data_nxt~15_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14) & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(14),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst7|cpu|av_ld_byte3_data_nxt~15_combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~16_combout\);

-- Location: LCCOMB_X41_Y22_N20
\inst7|cpu|av_ld_byte3_data_nxt~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~30_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|cpu|R_ctrl_ld_signed~regout\ & ((\inst7|cpu|av_fill_bit~0_combout\)))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & 
-- (((\inst7|cpu|av_ld_byte3_data_nxt~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld_signed~regout\,
	datab => \inst7|cpu|av_ld_byte3_data_nxt~16_combout\,
	datac => \inst7|cpu|av_fill_bit~0_combout\,
	datad => \inst7|cpu|av_ld_aligning_data~regout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~30_combout\);

-- Location: LCFF_X41_Y22_N21
\inst7|cpu|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte3_data_nxt~30_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte3_data\(6));

-- Location: LCFF_X41_Y22_N31
\inst7|cpu|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte2_data[6]~2_combout\,
	sdata => \inst7|cpu|av_ld_byte3_data\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte2_data\(6));

-- Location: LCFF_X40_Y22_N29
\inst7|cpu|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte1_data[6]~3_combout\,
	sdata => \inst7|cpu|av_ld_byte2_data\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst7|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X38_Y22_N20
\inst7|cpu|W_rf_wr_data[15]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[15]~27_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte1_data\(7))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(15) & (!\inst7|cpu|E_alu_result~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(15),
	datab => \inst7|cpu|E_alu_result~16_combout\,
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|av_ld_byte1_data\(7),
	combout => \inst7|cpu|W_rf_wr_data[15]~27_combout\);

-- Location: LCCOMB_X41_Y22_N14
\inst7|cpu|av_ld_byte2_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte2_data[0]~7_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data\(16),
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte2_data[0]~7_combout\);

-- Location: LCCOMB_X33_Y24_N4
\inst7|cmd_xbar_mux|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(35) = (\inst7|cmd_xbar_mux|saved_grant\(0)) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|d_byteenable\(3),
	datad => \inst7|cmd_xbar_mux|saved_grant\(0),
	combout => \inst7|cmd_xbar_mux|src_data\(35));

-- Location: LCCOMB_X33_Y24_N14
\inst7|cmd_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~20_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(25),
	combout => \inst7|cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X42_Y25_N28
\inst7|cpu|d_writedata[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[26]~feeder_combout\ = \inst7|cpu|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata[26]~2_combout\,
	combout => \inst7|cpu|d_writedata[26]~feeder_combout\);

-- Location: LCCOMB_X41_Y20_N6
\inst7|cpu|W_rf_wr_data[17]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[17]~25_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte2_data\(1))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(17) & ((!\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(17),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|av_ld_byte2_data\(1),
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[17]~25_combout\);

-- Location: LCFF_X29_Y21_N13
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X28_Y21_N8
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => VCC,
	cin => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCFF_X30_Y21_N17
\inst7|jtag_uart|read_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|fifo_rd~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|read_0~regout\);

-- Location: LCFF_X28_Y21_N11
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X38_Y21_N30
\inst7|rsp_xbar_mux_001|src_data[18]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[18]~60_combout\ = (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & ((\inst7|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & (((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datab => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[18]~60_combout\);

-- Location: LCCOMB_X41_Y25_N14
\inst7|cmd_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~27_combout\ = (\inst7|cpu|d_writedata\(20) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(20),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCCOMB_X44_Y24_N6
\inst7|cmd_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~26_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(21),
	combout => \inst7|cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X38_Y21_N16
\inst7|rsp_xbar_mux_001|src_data[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data\(18) = (\inst7|rsp_xbar_mux_001|src_payload~0_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[18]~60_combout\) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(18) & \inst7|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_payload~0_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[18]~60_combout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(18),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data\(18));

-- Location: LCCOMB_X41_Y20_N18
\inst7|cpu|av_ld_byte2_data[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte2_data[2]~0_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_aligning_data~regout\,
	datab => \inst7|rsp_xbar_mux_001|src_data\(18),
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte2_data[2]~0_combout\);

-- Location: LCFF_X37_Y18_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(10),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122_regout\);

-- Location: LCFF_X37_Y18_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(10),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90_regout\);

-- Location: LCCOMB_X37_Y18_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122_regout\) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90_regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~122_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\);

-- Location: LCCOMB_X41_Y19_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~136_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137_combout\);

-- Location: LCFF_X41_Y19_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(10));

-- Location: LCFF_X40_Y20_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(10),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10));

-- Location: LCCOMB_X40_Y20_N16
\inst7|cpu|av_ld_byte3_data_nxt~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~10_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10) 
-- & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(10),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X41_Y22_N12
\inst7|cpu|W_rf_wr_data[19]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[19]~23_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte2_data\(3))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(19) & (!\inst7|cpu|E_alu_result~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(19),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|E_alu_result~16_combout\,
	datad => \inst7|cpu|av_ld_byte2_data\(3),
	combout => \inst7|cpu|W_rf_wr_data[19]~23_combout\);

-- Location: LCCOMB_X41_Y20_N30
\inst7|cpu|W_rf_wr_data[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[21]~21_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte2_data\(5))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(21) & (!\inst7|cpu|E_alu_result~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(21),
	datab => \inst7|cpu|E_alu_result~16_combout\,
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|av_ld_byte2_data\(5),
	combout => \inst7|cpu|W_rf_wr_data[21]~21_combout\);

-- Location: LCCOMB_X32_Y21_N20
\inst7|cpu|W_rf_wr_data[22]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[22]~20_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte2_data\(6))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(22) & ((!\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(22),
	datab => \inst7|cpu|av_ld_byte2_data\(6),
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[22]~20_combout\);

-- Location: LCCOMB_X41_Y22_N0
\inst7|cpu|W_rf_wr_data[23]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[23]~19_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte2_data\(7))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(23) & (!\inst7|cpu|E_alu_result~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(23),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|E_alu_result~16_combout\,
	datad => \inst7|cpu|av_ld_byte2_data\(7),
	combout => \inst7|cpu|W_rf_wr_data[23]~19_combout\);

-- Location: LCCOMB_X41_Y26_N22
\inst7|cpu|E_shift_rot_result_nxt[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[27]~29_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(28))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(28),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(26),
	combout => \inst7|cpu|E_shift_rot_result_nxt[27]~29_combout\);

-- Location: LCCOMB_X37_Y28_N0
\inst7|cpu|W_alu_result[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[24]~25_combout\ = (\inst7|cpu|R_ctrl_logic~regout\) # (\inst7|cpu|R_ctrl_shift_rot~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|R_ctrl_logic~regout\,
	datad => \inst7|cpu|R_ctrl_shift_rot~regout\,
	combout => \inst7|cpu|W_alu_result[24]~25_combout\);

-- Location: LCCOMB_X41_Y20_N12
\inst7|cpu|W_rf_wr_data[26]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[26]~35_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte3_data\(2))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(26) & ((!\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(26),
	datab => \inst7|cpu|av_ld_byte3_data\(2),
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[26]~35_combout\);

-- Location: LCCOMB_X41_Y22_N18
\inst7|cpu|W_rf_wr_data[27]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[27]~34_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte3_data\(3))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(27) & (!\inst7|cpu|E_alu_result~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(27),
	datab => \inst7|cpu|E_alu_result~16_combout\,
	datac => \inst7|cpu|av_ld_byte3_data\(3),
	datad => \inst7|cpu|R_ctrl_ld~regout\,
	combout => \inst7|cpu|W_rf_wr_data[27]~34_combout\);

-- Location: LCCOMB_X37_Y28_N6
\inst7|cpu|W_alu_result[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[24]~24_combout\ = (\inst7|cpu|R_ctrl_shift_rot~regout\) # ((\inst7|cpu|E_alu_sub~regout\ & !\inst7|cpu|R_ctrl_logic~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_sub~regout\,
	datab => \inst7|cpu|R_ctrl_logic~regout\,
	datad => \inst7|cpu|R_ctrl_shift_rot~regout\,
	combout => \inst7|cpu|W_alu_result[24]~24_combout\);

-- Location: LCCOMB_X42_Y22_N4
\inst7|cpu|E_alu_result[30]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[30]~35_combout\ = (\inst7|cpu|E_alu_result[30]~22_combout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & !\inst7|cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_result[30]~22_combout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result[30]~35_combout\);

-- Location: LCFF_X42_Y22_N5
\inst7|cpu|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_result[30]~35_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(30));

-- Location: LCCOMB_X41_Y22_N6
\inst7|cpu|W_rf_wr_data[30]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[30]~31_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte3_data\(6))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((!\inst7|cpu|E_alu_result~16_combout\ & \inst7|cpu|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte3_data\(6),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|E_alu_result~16_combout\,
	datad => \inst7|cpu|W_alu_result\(30),
	combout => \inst7|cpu|W_rf_wr_data[30]~31_combout\);

-- Location: LCCOMB_X44_Y26_N20
\inst7|cpu|R_src1[31]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[31]~25_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\inst7|cpu|R_ctrl_jmp_direct~regout\) # (!\inst7|cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	combout => \inst7|cpu|R_src1[31]~25_combout\);

-- Location: LCFF_X44_Y26_N21
\inst7|cpu|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[31]~25_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(31));

-- Location: LCCOMB_X46_Y26_N8
\inst7|cpu|Equal101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal101~0_combout\ = (!\inst7|cpu|D_iw\(11) & (!\inst7|cpu|D_iw\(12) & !\inst7|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|D_iw\(13),
	combout => \inst7|cpu|Equal101~0_combout\);

-- Location: LCCOMB_X46_Y26_N16
\inst7|cpu|D_ctrl_alu_subtract~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_subtract~5_combout\ = (((\inst7|cpu|D_iw\(16)) # (!\inst7|cpu|Equal2~5_combout\)) # (!\inst7|cpu|Equal101~0_combout\)) # (!\inst7|cpu|D_ctrl_alu_subtract~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_alu_subtract~6_combout\,
	datab => \inst7|cpu|Equal101~0_combout\,
	datac => \inst7|cpu|Equal2~5_combout\,
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X45_Y26_N30
\inst7|cpu|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~1_combout\ = (\inst7|cpu|D_iw\(1) & (\inst7|cpu|D_iw\(3) & (!\inst7|cpu|D_iw\(0) & !\inst7|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(1),
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|Equal2~1_combout\);

-- Location: LCCOMB_X45_Y26_N16
\inst7|cpu|E_invert_arith_src_msb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_invert_arith_src_msb~0_combout\ = (\inst7|cpu|D_iw\(2) & ((\inst7|cpu|Equal2~6_combout\) # ((\inst7|cpu|Equal2~1_combout\)))) # (!\inst7|cpu|D_iw\(2) & (((!\inst7|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal2~6_combout\,
	datab => \inst7|cpu|D_ctrl_logic~9_combout\,
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|Equal2~1_combout\,
	combout => \inst7|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X45_Y26_N6
\inst7|cpu|E_invert_arith_src_msb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_invert_arith_src_msb~1_combout\ = (\inst7|cpu|R_valid~regout\ & (((!\inst7|cpu|D_iw\(5) & \inst7|cpu|E_invert_arith_src_msb~0_combout\)) # (!\inst7|cpu|D_ctrl_alu_subtract~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|D_ctrl_alu_subtract~5_combout\,
	datac => \inst7|cpu|E_invert_arith_src_msb~0_combout\,
	datad => \inst7|cpu|R_valid~regout\,
	combout => \inst7|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: LCFF_X45_Y26_N7
\inst7|cpu|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_invert_arith_src_msb~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_invert_arith_src_msb~regout\);

-- Location: LCCOMB_X47_Y26_N24
\inst7|cpu|E_arith_src1[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_src1\(31) = \inst7|cpu|E_src1\(31) $ (\inst7|cpu|E_invert_arith_src_msb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|E_src1\(31),
	datad => \inst7|cpu|E_invert_arith_src_msb~regout\,
	combout => \inst7|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X43_Y26_N20
\inst7|cpu|E_src2[30]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[30]~9_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(21)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst7|cpu|D_iw\(21),
	datad => \inst7|cpu|R_src2_use_imm~regout\,
	combout => \inst7|cpu|E_src2[30]~9_combout\);

-- Location: LCFF_X43_Y26_N21
\inst7|cpu|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[30]~9_combout\,
	sdata => \inst7|cpu|D_iw\(20),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(30));

-- Location: LCCOMB_X44_Y26_N6
\inst7|cpu|R_src1[26]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[26]~30_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\inst7|cpu|R_ctrl_jmp_direct~regout\) # (!\inst7|cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|E_valid~regout\,
	datac => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	combout => \inst7|cpu|R_src1[26]~30_combout\);

-- Location: LCFF_X44_Y26_N7
\inst7|cpu|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[26]~30_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(26));

-- Location: LCCOMB_X42_Y26_N24
\inst7|cpu|E_src2[25]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[25]~14_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst7|cpu|E_src2[25]~14_combout\);

-- Location: LCFF_X42_Y26_N25
\inst7|cpu|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[25]~14_combout\,
	sdata => \inst7|cpu|D_iw\(15),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(25));

-- Location: LCCOMB_X44_Y26_N0
\inst7|cpu|R_src1[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[24]~24_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\inst7|cpu|E_valid~regout\) # (!\inst7|cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst7|cpu|R_src1[24]~24_combout\);

-- Location: LCFF_X44_Y26_N1
\inst7|cpu|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[24]~24_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(24));

-- Location: LCCOMB_X42_Y26_N8
\inst7|cpu|E_src2[23]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[23]~0_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst7|cpu|E_src2[23]~0_combout\);

-- Location: LCFF_X42_Y26_N9
\inst7|cpu|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[23]~0_combout\,
	sdata => \inst7|cpu|D_iw\(13),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(23));

-- Location: LCCOMB_X44_Y27_N2
\inst7|cpu|E_src1[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[22]~4_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(22)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|D_iw\(26),
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst7|cpu|E_src1[22]~4_combout\);

-- Location: LCCOMB_X43_Y27_N22
\inst7|cpu|E_src1[19]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[19]~7_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(23),
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst7|cpu|R_src1~20_combout\,
	combout => \inst7|cpu|E_src1[19]~7_combout\);

-- Location: LCCOMB_X44_Y27_N8
\inst7|cpu|E_src1[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[17]~9_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|D_iw\(21),
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst7|cpu|E_src1[17]~9_combout\);

-- Location: LCCOMB_X45_Y26_N14
\inst7|cpu|D_ctrl_alu_subtract~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_subtract~4_combout\ = (\inst7|cpu|Equal2~1_combout\) # ((\inst7|cpu|D_iw\(2) & (\inst7|cpu|Equal2~6_combout\)) # (!\inst7|cpu|D_iw\(2) & ((!\inst7|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal2~6_combout\,
	datab => \inst7|cpu|D_ctrl_logic~9_combout\,
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|Equal2~1_combout\,
	combout => \inst7|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X46_Y26_N26
\inst7|cpu|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_subtract~2_combout\ = (\inst7|cpu|D_iw\(11) & (((\inst7|cpu|D_iw\(14) & \inst7|cpu|D_iw\(15))))) # (!\inst7|cpu|D_iw\(11) & (\inst7|cpu|D_iw\(16) & (\inst7|cpu|D_iw\(14) $ (\inst7|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datab => \inst7|cpu|D_iw\(16),
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X46_Y26_N12
\inst7|cpu|D_ctrl_alu_subtract~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_alu_subtract~3_combout\ = (!\inst7|cpu|D_iw\(12) & (!\inst7|cpu|D_iw\(13) & (\inst7|cpu|Equal2~5_combout\ & \inst7|cpu|D_ctrl_alu_subtract~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(12),
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|Equal2~5_combout\,
	datad => \inst7|cpu|D_ctrl_alu_subtract~2_combout\,
	combout => \inst7|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X45_Y26_N0
\inst7|cpu|E_alu_sub~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_sub~0_combout\ = (\inst7|cpu|R_valid~regout\ & ((\inst7|cpu|D_ctrl_alu_subtract~4_combout\) # ((\inst7|cpu|D_ctrl_alu_subtract~3_combout\) # (!\inst7|cpu|D_ctrl_alu_subtract~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_valid~regout\,
	datab => \inst7|cpu|D_ctrl_alu_subtract~4_combout\,
	datac => \inst7|cpu|D_ctrl_alu_subtract~3_combout\,
	datad => \inst7|cpu|D_ctrl_alu_subtract~5_combout\,
	combout => \inst7|cpu|E_alu_sub~0_combout\);

-- Location: LCFF_X45_Y26_N1
\inst7|cpu|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_sub~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_alu_sub~regout\);

-- Location: LCCOMB_X47_Y27_N4
\inst7|cpu|E_src1[15]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[15]~11_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|D_iw\(19),
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst7|cpu|E_src1[15]~11_combout\);

-- Location: LCCOMB_X43_Y25_N2
\inst7|cpu|R_src2_lo[12]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[12]~7_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(18))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(18),
	datab => \inst7|cpu|R_src2_lo~0_combout\,
	datac => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst7|cpu|R_src2_lo[12]~7_combout\);

-- Location: LCFF_X43_Y25_N3
\inst7|cpu|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[12]~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(12));

-- Location: LCCOMB_X44_Y27_N26
\inst7|cpu|E_src1[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[11]~15_combout\ = (\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|E_src1[11]~15_combout\);

-- Location: LCCOMB_X46_Y26_N4
\inst7|cpu|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_retaddr~2_combout\ = (!\inst7|cpu|D_iw\(14) & (((\inst7|cpu|D_iw\(11) & !\inst7|cpu|D_iw\(15))) # (!\inst7|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datab => \inst7|cpu|D_iw\(14),
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X46_Y27_N18
\inst7|cpu|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_retaddr~1_combout\ = (!\inst7|cpu|D_iw\(12) & (\inst7|cpu|D_iw\(14) & (\inst7|cpu|D_iw\(16) $ (\inst7|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(12),
	datab => \inst7|cpu|D_iw\(16),
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X46_Y27_N28
\inst7|cpu|D_ctrl_force_src2_zero~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_force_src2_zero~3_combout\ = (\inst7|cpu|D_ctrl_exception~0_combout\ & (!\inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & ((!\inst7|cpu|D_ctrl_retaddr~0_combout\) # (!\inst7|cpu|D_ctrl_retaddr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_exception~0_combout\,
	datab => \inst7|cpu|D_ctrl_retaddr~1_combout\,
	datac => \inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst7|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst7|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X45_Y27_N26
\inst7|cpu|D_ctrl_retaddr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_retaddr~3_combout\ = (((\inst7|cpu|D_ctrl_break~1_combout\ & \inst7|cpu|D_ctrl_retaddr~2_combout\)) # (!\inst7|cpu|D_ctrl_exception~4_combout\)) # (!\inst7|cpu|D_ctrl_force_src2_zero~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_break~1_combout\,
	datab => \inst7|cpu|D_ctrl_retaddr~2_combout\,
	datac => \inst7|cpu|D_ctrl_force_src2_zero~3_combout\,
	datad => \inst7|cpu|D_ctrl_exception~4_combout\,
	combout => \inst7|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCFF_X45_Y27_N27
\inst7|cpu|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_retaddr~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_retaddr~regout\);

-- Location: LCCOMB_X45_Y27_N24
\inst7|cpu|R_src1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1~21_combout\ = (\inst7|cpu|E_valid~regout\ & ((\inst7|cpu|R_ctrl_br~regout\) # ((\inst7|cpu|R_valid~regout\ & \inst7|cpu|R_ctrl_retaddr~regout\)))) # (!\inst7|cpu|E_valid~regout\ & (((\inst7|cpu|R_valid~regout\ & 
-- \inst7|cpu|R_ctrl_retaddr~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_valid~regout\,
	datab => \inst7|cpu|R_ctrl_br~regout\,
	datac => \inst7|cpu|R_valid~regout\,
	datad => \inst7|cpu|R_ctrl_retaddr~regout\,
	combout => \inst7|cpu|R_src1~21_combout\);

-- Location: LCFF_X44_Y27_N27
\inst7|cpu|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[11]~15_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[9]~18_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(11));

-- Location: LCCOMB_X43_Y27_N16
\inst7|cpu|E_src1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[2]~2_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(6),
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst7|cpu|R_src1~20_combout\,
	combout => \inst7|cpu|E_src1[2]~2_combout\);

-- Location: LCFF_X43_Y27_N17
\inst7|cpu|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[2]~2_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[0]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(2));

-- Location: LCCOMB_X44_Y26_N10
\inst7|cpu|R_src1[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[1]~22_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\inst7|cpu|E_valid~regout\) # (!\inst7|cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst7|cpu|R_src1[1]~22_combout\);

-- Location: LCFF_X44_Y26_N11
\inst7|cpu|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[1]~22_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(1));

-- Location: LCCOMB_X38_Y28_N18
\inst7|cpu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~2_combout\ = (\inst7|cpu|E_src2\(1) & ((\inst7|cpu|E_src1\(1) & (!\inst7|cpu|Add1~1\)) # (!\inst7|cpu|E_src1\(1) & ((\inst7|cpu|Add1~1\) # (GND))))) # (!\inst7|cpu|E_src2\(1) & ((\inst7|cpu|E_src1\(1) & (\inst7|cpu|Add1~1\ & VCC)) # 
-- (!\inst7|cpu|E_src1\(1) & (!\inst7|cpu|Add1~1\))))
-- \inst7|cpu|Add1~3\ = CARRY((\inst7|cpu|E_src2\(1) & ((!\inst7|cpu|Add1~1\) # (!\inst7|cpu|E_src1\(1)))) # (!\inst7|cpu|E_src2\(1) & (!\inst7|cpu|E_src1\(1) & !\inst7|cpu|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(1),
	datab => \inst7|cpu|E_src1\(1),
	datad => VCC,
	cin => \inst7|cpu|Add1~1\,
	combout => \inst7|cpu|Add1~2_combout\,
	cout => \inst7|cpu|Add1~3\);

-- Location: LCCOMB_X38_Y28_N22
\inst7|cpu|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~6_combout\ = (\inst7|cpu|E_src1\(3) & ((\inst7|cpu|E_src2\(3) & (!\inst7|cpu|Add1~5\)) # (!\inst7|cpu|E_src2\(3) & (\inst7|cpu|Add1~5\ & VCC)))) # (!\inst7|cpu|E_src1\(3) & ((\inst7|cpu|E_src2\(3) & ((\inst7|cpu|Add1~5\) # (GND))) # 
-- (!\inst7|cpu|E_src2\(3) & (!\inst7|cpu|Add1~5\))))
-- \inst7|cpu|Add1~7\ = CARRY((\inst7|cpu|E_src1\(3) & (\inst7|cpu|E_src2\(3) & !\inst7|cpu|Add1~5\)) # (!\inst7|cpu|E_src1\(3) & ((\inst7|cpu|E_src2\(3)) # (!\inst7|cpu|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(3),
	datab => \inst7|cpu|E_src2\(3),
	datad => VCC,
	cin => \inst7|cpu|Add1~5\,
	combout => \inst7|cpu|Add1~6_combout\,
	cout => \inst7|cpu|Add1~7\);

-- Location: LCCOMB_X38_Y28_N26
\inst7|cpu|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~10_combout\ = (\inst7|cpu|E_src2\(5) & ((\inst7|cpu|E_src1\(5) & (!\inst7|cpu|Add1~9\)) # (!\inst7|cpu|E_src1\(5) & ((\inst7|cpu|Add1~9\) # (GND))))) # (!\inst7|cpu|E_src2\(5) & ((\inst7|cpu|E_src1\(5) & (\inst7|cpu|Add1~9\ & VCC)) # 
-- (!\inst7|cpu|E_src1\(5) & (!\inst7|cpu|Add1~9\))))
-- \inst7|cpu|Add1~11\ = CARRY((\inst7|cpu|E_src2\(5) & ((!\inst7|cpu|Add1~9\) # (!\inst7|cpu|E_src1\(5)))) # (!\inst7|cpu|E_src2\(5) & (!\inst7|cpu|E_src1\(5) & !\inst7|cpu|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(5),
	datab => \inst7|cpu|E_src1\(5),
	datad => VCC,
	cin => \inst7|cpu|Add1~9\,
	combout => \inst7|cpu|Add1~10_combout\,
	cout => \inst7|cpu|Add1~11\);

-- Location: LCCOMB_X38_Y28_N28
\inst7|cpu|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~12_combout\ = ((\inst7|cpu|E_src1\(6) $ (\inst7|cpu|E_src2\(6) $ (\inst7|cpu|Add1~11\)))) # (GND)
-- \inst7|cpu|Add1~13\ = CARRY((\inst7|cpu|E_src1\(6) & ((!\inst7|cpu|Add1~11\) # (!\inst7|cpu|E_src2\(6)))) # (!\inst7|cpu|E_src1\(6) & (!\inst7|cpu|E_src2\(6) & !\inst7|cpu|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(6),
	datab => \inst7|cpu|E_src2\(6),
	datad => VCC,
	cin => \inst7|cpu|Add1~11\,
	combout => \inst7|cpu|Add1~12_combout\,
	cout => \inst7|cpu|Add1~13\);

-- Location: LCCOMB_X38_Y28_N30
\inst7|cpu|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~14_combout\ = (\inst7|cpu|E_src2\(7) & ((\inst7|cpu|E_src1\(7) & (!\inst7|cpu|Add1~13\)) # (!\inst7|cpu|E_src1\(7) & ((\inst7|cpu|Add1~13\) # (GND))))) # (!\inst7|cpu|E_src2\(7) & ((\inst7|cpu|E_src1\(7) & (\inst7|cpu|Add1~13\ & VCC)) # 
-- (!\inst7|cpu|E_src1\(7) & (!\inst7|cpu|Add1~13\))))
-- \inst7|cpu|Add1~15\ = CARRY((\inst7|cpu|E_src2\(7) & ((!\inst7|cpu|Add1~13\) # (!\inst7|cpu|E_src1\(7)))) # (!\inst7|cpu|E_src2\(7) & (!\inst7|cpu|E_src1\(7) & !\inst7|cpu|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(7),
	datab => \inst7|cpu|E_src1\(7),
	datad => VCC,
	cin => \inst7|cpu|Add1~13\,
	combout => \inst7|cpu|Add1~14_combout\,
	cout => \inst7|cpu|Add1~15\);

-- Location: LCCOMB_X38_Y27_N0
\inst7|cpu|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~16_combout\ = ((\inst7|cpu|E_src1\(8) $ (\inst7|cpu|E_src2\(8) $ (\inst7|cpu|Add1~15\)))) # (GND)
-- \inst7|cpu|Add1~17\ = CARRY((\inst7|cpu|E_src1\(8) & ((!\inst7|cpu|Add1~15\) # (!\inst7|cpu|E_src2\(8)))) # (!\inst7|cpu|E_src1\(8) & (!\inst7|cpu|E_src2\(8) & !\inst7|cpu|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(8),
	datab => \inst7|cpu|E_src2\(8),
	datad => VCC,
	cin => \inst7|cpu|Add1~15\,
	combout => \inst7|cpu|Add1~16_combout\,
	cout => \inst7|cpu|Add1~17\);

-- Location: LCCOMB_X38_Y27_N8
\inst7|cpu|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~24_combout\ = ((\inst7|cpu|E_src1\(12) $ (\inst7|cpu|E_src2\(12) $ (\inst7|cpu|Add1~23\)))) # (GND)
-- \inst7|cpu|Add1~25\ = CARRY((\inst7|cpu|E_src1\(12) & ((!\inst7|cpu|Add1~23\) # (!\inst7|cpu|E_src2\(12)))) # (!\inst7|cpu|E_src1\(12) & (!\inst7|cpu|E_src2\(12) & !\inst7|cpu|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(12),
	datab => \inst7|cpu|E_src2\(12),
	datad => VCC,
	cin => \inst7|cpu|Add1~23\,
	combout => \inst7|cpu|Add1~24_combout\,
	cout => \inst7|cpu|Add1~25\);

-- Location: LCCOMB_X41_Y28_N22
\inst7|cpu|E_arith_result[12]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[12]~1_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~24_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add2~24_combout\,
	datac => \inst7|cpu|Add1~24_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[12]~1_combout\);

-- Location: LCCOMB_X41_Y28_N14
\inst7|cpu|F_pc_no_crst_nxt[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[10]~2_combout\ = (!\inst7|cpu|R_ctrl_break~regout\ & ((\inst7|cpu|F_pc_sel_nxt.10~0_combout\ & (\inst7|cpu|F_pc_plus_one[10]~20_combout\)) # (!\inst7|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\inst7|cpu|E_arith_result[12]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc_plus_one[10]~20_combout\,
	datab => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \inst7|cpu|E_arith_result[12]~1_combout\,
	datad => \inst7|cpu|R_ctrl_break~regout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[10]~2_combout\);

-- Location: LCCOMB_X41_Y28_N6
\inst7|cpu|F_pc_no_crst_nxt[10]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[10]~3_combout\ = (!\inst7|cpu|F_pc_no_crst_nxt[10]~2_combout\ & !\inst7|cpu|R_ctrl_exception~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc_no_crst_nxt[10]~2_combout\,
	datac => \inst7|cpu|R_ctrl_exception~regout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[10]~3_combout\);

-- Location: LCFF_X41_Y28_N7
\inst7|cpu|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc_no_crst_nxt[10]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(10));

-- Location: LCCOMB_X42_Y28_N30
\inst7|cpu|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[10]~20_combout\ = (\inst7|cpu|F_pc\(10) & (!\inst7|cpu|F_pc_plus_one[9]~19\ & VCC)) # (!\inst7|cpu|F_pc\(10) & (\inst7|cpu|F_pc_plus_one[9]~19\ $ (GND)))
-- \inst7|cpu|F_pc_plus_one[10]~21\ = CARRY((!\inst7|cpu|F_pc\(10) & !\inst7|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(10),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[9]~19\,
	combout => \inst7|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \inst7|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X42_Y27_N0
\inst7|cpu|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[11]~22_combout\ = (\inst7|cpu|F_pc\(11) & (!\inst7|cpu|F_pc_plus_one[10]~21\)) # (!\inst7|cpu|F_pc\(11) & ((\inst7|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[11]~23\ = CARRY((!\inst7|cpu|F_pc_plus_one[10]~21\) # (!\inst7|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(11),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[10]~21\,
	combout => \inst7|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \inst7|cpu|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X42_Y27_N2
\inst7|cpu|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[12]~24_combout\ = (\inst7|cpu|F_pc\(12) & (\inst7|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\inst7|cpu|F_pc\(12) & (!\inst7|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \inst7|cpu|F_pc_plus_one[12]~25\ = CARRY((\inst7|cpu|F_pc\(12) & !\inst7|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(12),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[11]~23\,
	combout => \inst7|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \inst7|cpu|F_pc_plus_one[12]~25\);

-- Location: LCFF_X42_Y27_N31
\inst7|cpu|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[12]~7_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[12]~24_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(12));

-- Location: LCCOMB_X42_Y27_N4
\inst7|cpu|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[13]~26_combout\ = (\inst7|cpu|F_pc\(13) & (!\inst7|cpu|F_pc_plus_one[12]~25\)) # (!\inst7|cpu|F_pc\(13) & ((\inst7|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[13]~27\ = CARRY((!\inst7|cpu|F_pc_plus_one[12]~25\) # (!\inst7|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(13),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[12]~25\,
	combout => \inst7|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \inst7|cpu|F_pc_plus_one[13]~27\);

-- Location: LCFF_X47_Y27_N5
\inst7|cpu|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[15]~11_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[13]~26_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(15));

-- Location: LCCOMB_X47_Y27_N24
\inst7|cpu|E_src1[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[13]~13_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(17),
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst7|cpu|R_src1~20_combout\,
	combout => \inst7|cpu|E_src1[13]~13_combout\);

-- Location: LCFF_X47_Y27_N25
\inst7|cpu|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[13]~13_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[11]~22_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(13));

-- Location: LCCOMB_X40_Y28_N16
\inst7|cpu|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~0_combout\ = (\inst7|cpu|E_src1\(0) & (\inst7|cpu|E_src2\(0) $ (VCC))) # (!\inst7|cpu|E_src1\(0) & (\inst7|cpu|E_src2\(0) & VCC))
-- \inst7|cpu|Add2~1\ = CARRY((\inst7|cpu|E_src1\(0) & \inst7|cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(0),
	datab => \inst7|cpu|E_src2\(0),
	datad => VCC,
	combout => \inst7|cpu|Add2~0_combout\,
	cout => \inst7|cpu|Add2~1\);

-- Location: LCCOMB_X40_Y28_N18
\inst7|cpu|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~2_combout\ = (\inst7|cpu|E_src1\(1) & ((\inst7|cpu|E_src2\(1) & (\inst7|cpu|Add2~1\ & VCC)) # (!\inst7|cpu|E_src2\(1) & (!\inst7|cpu|Add2~1\)))) # (!\inst7|cpu|E_src1\(1) & ((\inst7|cpu|E_src2\(1) & (!\inst7|cpu|Add2~1\)) # 
-- (!\inst7|cpu|E_src2\(1) & ((\inst7|cpu|Add2~1\) # (GND)))))
-- \inst7|cpu|Add2~3\ = CARRY((\inst7|cpu|E_src1\(1) & (!\inst7|cpu|E_src2\(1) & !\inst7|cpu|Add2~1\)) # (!\inst7|cpu|E_src1\(1) & ((!\inst7|cpu|Add2~1\) # (!\inst7|cpu|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(1),
	datab => \inst7|cpu|E_src2\(1),
	datad => VCC,
	cin => \inst7|cpu|Add2~1\,
	combout => \inst7|cpu|Add2~2_combout\,
	cout => \inst7|cpu|Add2~3\);

-- Location: LCCOMB_X40_Y28_N20
\inst7|cpu|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~4_combout\ = ((\inst7|cpu|E_src1\(2) $ (\inst7|cpu|E_src2\(2) $ (!\inst7|cpu|Add2~3\)))) # (GND)
-- \inst7|cpu|Add2~5\ = CARRY((\inst7|cpu|E_src1\(2) & ((\inst7|cpu|E_src2\(2)) # (!\inst7|cpu|Add2~3\))) # (!\inst7|cpu|E_src1\(2) & (\inst7|cpu|E_src2\(2) & !\inst7|cpu|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(2),
	datab => \inst7|cpu|E_src2\(2),
	datad => VCC,
	cin => \inst7|cpu|Add2~3\,
	combout => \inst7|cpu|Add2~4_combout\,
	cout => \inst7|cpu|Add2~5\);

-- Location: LCCOMB_X40_Y28_N22
\inst7|cpu|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~6_combout\ = (\inst7|cpu|E_src2\(3) & ((\inst7|cpu|E_src1\(3) & (\inst7|cpu|Add2~5\ & VCC)) # (!\inst7|cpu|E_src1\(3) & (!\inst7|cpu|Add2~5\)))) # (!\inst7|cpu|E_src2\(3) & ((\inst7|cpu|E_src1\(3) & (!\inst7|cpu|Add2~5\)) # 
-- (!\inst7|cpu|E_src1\(3) & ((\inst7|cpu|Add2~5\) # (GND)))))
-- \inst7|cpu|Add2~7\ = CARRY((\inst7|cpu|E_src2\(3) & (!\inst7|cpu|E_src1\(3) & !\inst7|cpu|Add2~5\)) # (!\inst7|cpu|E_src2\(3) & ((!\inst7|cpu|Add2~5\) # (!\inst7|cpu|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(3),
	datab => \inst7|cpu|E_src1\(3),
	datad => VCC,
	cin => \inst7|cpu|Add2~5\,
	combout => \inst7|cpu|Add2~6_combout\,
	cout => \inst7|cpu|Add2~7\);

-- Location: LCCOMB_X40_Y28_N24
\inst7|cpu|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~8_combout\ = ((\inst7|cpu|E_src2\(4) $ (\inst7|cpu|E_src1\(4) $ (!\inst7|cpu|Add2~7\)))) # (GND)
-- \inst7|cpu|Add2~9\ = CARRY((\inst7|cpu|E_src2\(4) & ((\inst7|cpu|E_src1\(4)) # (!\inst7|cpu|Add2~7\))) # (!\inst7|cpu|E_src2\(4) & (\inst7|cpu|E_src1\(4) & !\inst7|cpu|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(4),
	datab => \inst7|cpu|E_src1\(4),
	datad => VCC,
	cin => \inst7|cpu|Add2~7\,
	combout => \inst7|cpu|Add2~8_combout\,
	cout => \inst7|cpu|Add2~9\);

-- Location: LCCOMB_X40_Y28_N26
\inst7|cpu|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~10_combout\ = (\inst7|cpu|E_src2\(5) & ((\inst7|cpu|E_src1\(5) & (\inst7|cpu|Add2~9\ & VCC)) # (!\inst7|cpu|E_src1\(5) & (!\inst7|cpu|Add2~9\)))) # (!\inst7|cpu|E_src2\(5) & ((\inst7|cpu|E_src1\(5) & (!\inst7|cpu|Add2~9\)) # 
-- (!\inst7|cpu|E_src1\(5) & ((\inst7|cpu|Add2~9\) # (GND)))))
-- \inst7|cpu|Add2~11\ = CARRY((\inst7|cpu|E_src2\(5) & (!\inst7|cpu|E_src1\(5) & !\inst7|cpu|Add2~9\)) # (!\inst7|cpu|E_src2\(5) & ((!\inst7|cpu|Add2~9\) # (!\inst7|cpu|E_src1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(5),
	datab => \inst7|cpu|E_src1\(5),
	datad => VCC,
	cin => \inst7|cpu|Add2~9\,
	combout => \inst7|cpu|Add2~10_combout\,
	cout => \inst7|cpu|Add2~11\);

-- Location: LCCOMB_X40_Y28_N28
\inst7|cpu|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~12_combout\ = ((\inst7|cpu|E_src2\(6) $ (\inst7|cpu|E_src1\(6) $ (!\inst7|cpu|Add2~11\)))) # (GND)
-- \inst7|cpu|Add2~13\ = CARRY((\inst7|cpu|E_src2\(6) & ((\inst7|cpu|E_src1\(6)) # (!\inst7|cpu|Add2~11\))) # (!\inst7|cpu|E_src2\(6) & (\inst7|cpu|E_src1\(6) & !\inst7|cpu|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(6),
	datab => \inst7|cpu|E_src1\(6),
	datad => VCC,
	cin => \inst7|cpu|Add2~11\,
	combout => \inst7|cpu|Add2~12_combout\,
	cout => \inst7|cpu|Add2~13\);

-- Location: LCCOMB_X40_Y27_N0
\inst7|cpu|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~16_combout\ = ((\inst7|cpu|E_src1\(8) $ (\inst7|cpu|E_src2\(8) $ (!\inst7|cpu|Add2~15\)))) # (GND)
-- \inst7|cpu|Add2~17\ = CARRY((\inst7|cpu|E_src1\(8) & ((\inst7|cpu|E_src2\(8)) # (!\inst7|cpu|Add2~15\))) # (!\inst7|cpu|E_src1\(8) & (\inst7|cpu|E_src2\(8) & !\inst7|cpu|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(8),
	datab => \inst7|cpu|E_src2\(8),
	datad => VCC,
	cin => \inst7|cpu|Add2~15\,
	combout => \inst7|cpu|Add2~16_combout\,
	cout => \inst7|cpu|Add2~17\);

-- Location: LCCOMB_X40_Y27_N2
\inst7|cpu|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~18_combout\ = (\inst7|cpu|E_src2\(9) & ((\inst7|cpu|E_src1\(9) & (\inst7|cpu|Add2~17\ & VCC)) # (!\inst7|cpu|E_src1\(9) & (!\inst7|cpu|Add2~17\)))) # (!\inst7|cpu|E_src2\(9) & ((\inst7|cpu|E_src1\(9) & (!\inst7|cpu|Add2~17\)) # 
-- (!\inst7|cpu|E_src1\(9) & ((\inst7|cpu|Add2~17\) # (GND)))))
-- \inst7|cpu|Add2~19\ = CARRY((\inst7|cpu|E_src2\(9) & (!\inst7|cpu|E_src1\(9) & !\inst7|cpu|Add2~17\)) # (!\inst7|cpu|E_src2\(9) & ((!\inst7|cpu|Add2~17\) # (!\inst7|cpu|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(9),
	datab => \inst7|cpu|E_src1\(9),
	datad => VCC,
	cin => \inst7|cpu|Add2~17\,
	combout => \inst7|cpu|Add2~18_combout\,
	cout => \inst7|cpu|Add2~19\);

-- Location: LCCOMB_X40_Y27_N4
\inst7|cpu|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~20_combout\ = ((\inst7|cpu|E_src1\(10) $ (\inst7|cpu|E_src2\(10) $ (!\inst7|cpu|Add2~19\)))) # (GND)
-- \inst7|cpu|Add2~21\ = CARRY((\inst7|cpu|E_src1\(10) & ((\inst7|cpu|E_src2\(10)) # (!\inst7|cpu|Add2~19\))) # (!\inst7|cpu|E_src1\(10) & (\inst7|cpu|E_src2\(10) & !\inst7|cpu|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(10),
	datab => \inst7|cpu|E_src2\(10),
	datad => VCC,
	cin => \inst7|cpu|Add2~19\,
	combout => \inst7|cpu|Add2~20_combout\,
	cout => \inst7|cpu|Add2~21\);

-- Location: LCCOMB_X40_Y27_N12
\inst7|cpu|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~28_combout\ = ((\inst7|cpu|E_src2\(14) $ (\inst7|cpu|E_src1\(14) $ (!\inst7|cpu|Add2~27\)))) # (GND)
-- \inst7|cpu|Add2~29\ = CARRY((\inst7|cpu|E_src2\(14) & ((\inst7|cpu|E_src1\(14)) # (!\inst7|cpu|Add2~27\))) # (!\inst7|cpu|E_src2\(14) & (\inst7|cpu|E_src1\(14) & !\inst7|cpu|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(14),
	datab => \inst7|cpu|E_src1\(14),
	datad => VCC,
	cin => \inst7|cpu|Add2~27\,
	combout => \inst7|cpu|Add2~28_combout\,
	cout => \inst7|cpu|Add2~29\);

-- Location: LCCOMB_X40_Y27_N14
\inst7|cpu|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~30_combout\ = (\inst7|cpu|E_src2\(15) & ((\inst7|cpu|E_src1\(15) & (\inst7|cpu|Add2~29\ & VCC)) # (!\inst7|cpu|E_src1\(15) & (!\inst7|cpu|Add2~29\)))) # (!\inst7|cpu|E_src2\(15) & ((\inst7|cpu|E_src1\(15) & (!\inst7|cpu|Add2~29\)) # 
-- (!\inst7|cpu|E_src1\(15) & ((\inst7|cpu|Add2~29\) # (GND)))))
-- \inst7|cpu|Add2~31\ = CARRY((\inst7|cpu|E_src2\(15) & (!\inst7|cpu|E_src1\(15) & !\inst7|cpu|Add2~29\)) # (!\inst7|cpu|E_src2\(15) & ((!\inst7|cpu|Add2~29\) # (!\inst7|cpu|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(15),
	datab => \inst7|cpu|E_src1\(15),
	datad => VCC,
	cin => \inst7|cpu|Add2~29\,
	combout => \inst7|cpu|Add2~30_combout\,
	cout => \inst7|cpu|Add2~31\);

-- Location: LCCOMB_X41_Y27_N28
\inst7|cpu|F_pc[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[13]~6_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~30_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~30_combout\,
	datab => \inst7|cpu|E_alu_sub~regout\,
	datad => \inst7|cpu|Add2~30_combout\,
	combout => \inst7|cpu|F_pc[13]~6_combout\);

-- Location: LCFF_X41_Y27_N29
\inst7|cpu|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[13]~6_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[13]~26_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(13));

-- Location: LCCOMB_X42_Y27_N6
\inst7|cpu|F_pc_plus_one[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[14]~28_combout\ = (\inst7|cpu|F_pc\(14) & (\inst7|cpu|F_pc_plus_one[13]~27\ $ (GND))) # (!\inst7|cpu|F_pc\(14) & (!\inst7|cpu|F_pc_plus_one[13]~27\ & VCC))
-- \inst7|cpu|F_pc_plus_one[14]~29\ = CARRY((\inst7|cpu|F_pc\(14) & !\inst7|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(14),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[13]~27\,
	combout => \inst7|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \inst7|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X42_Y27_N8
\inst7|cpu|F_pc_plus_one[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[15]~30_combout\ = (\inst7|cpu|F_pc\(15) & (!\inst7|cpu|F_pc_plus_one[14]~29\)) # (!\inst7|cpu|F_pc\(15) & ((\inst7|cpu|F_pc_plus_one[14]~29\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[15]~31\ = CARRY((!\inst7|cpu|F_pc_plus_one[14]~29\) # (!\inst7|cpu|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(15),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[14]~29\,
	combout => \inst7|cpu|F_pc_plus_one[15]~30_combout\,
	cout => \inst7|cpu|F_pc_plus_one[15]~31\);

-- Location: LCFF_X44_Y27_N9
\inst7|cpu|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[17]~9_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[15]~30_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(17));

-- Location: LCCOMB_X47_Y27_N10
\inst7|cpu|E_src1[16]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[16]~10_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|D_iw\(20),
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst7|cpu|E_src1[16]~10_combout\);

-- Location: LCFF_X47_Y27_N11
\inst7|cpu|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[16]~10_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[14]~28_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(16));

-- Location: LCCOMB_X40_Y27_N18
\inst7|cpu|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~34_combout\ = (\inst7|cpu|E_src2\(17) & ((\inst7|cpu|E_src1\(17) & (\inst7|cpu|Add2~33\ & VCC)) # (!\inst7|cpu|E_src1\(17) & (!\inst7|cpu|Add2~33\)))) # (!\inst7|cpu|E_src2\(17) & ((\inst7|cpu|E_src1\(17) & (!\inst7|cpu|Add2~33\)) # 
-- (!\inst7|cpu|E_src1\(17) & ((\inst7|cpu|Add2~33\) # (GND)))))
-- \inst7|cpu|Add2~35\ = CARRY((\inst7|cpu|E_src2\(17) & (!\inst7|cpu|E_src1\(17) & !\inst7|cpu|Add2~33\)) # (!\inst7|cpu|E_src2\(17) & ((!\inst7|cpu|Add2~33\) # (!\inst7|cpu|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(17),
	datab => \inst7|cpu|E_src1\(17),
	datad => VCC,
	cin => \inst7|cpu|Add2~33\,
	combout => \inst7|cpu|Add2~34_combout\,
	cout => \inst7|cpu|Add2~35\);

-- Location: LCCOMB_X38_Y27_N12
\inst7|cpu|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~28_combout\ = ((\inst7|cpu|E_src2\(14) $ (\inst7|cpu|E_src1\(14) $ (\inst7|cpu|Add1~27\)))) # (GND)
-- \inst7|cpu|Add1~29\ = CARRY((\inst7|cpu|E_src2\(14) & (\inst7|cpu|E_src1\(14) & !\inst7|cpu|Add1~27\)) # (!\inst7|cpu|E_src2\(14) & ((\inst7|cpu|E_src1\(14)) # (!\inst7|cpu|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(14),
	datab => \inst7|cpu|E_src1\(14),
	datad => VCC,
	cin => \inst7|cpu|Add1~27\,
	combout => \inst7|cpu|Add1~28_combout\,
	cout => \inst7|cpu|Add1~29\);

-- Location: LCCOMB_X38_Y27_N18
\inst7|cpu|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~34_combout\ = (\inst7|cpu|E_src2\(17) & ((\inst7|cpu|E_src1\(17) & (!\inst7|cpu|Add1~33\)) # (!\inst7|cpu|E_src1\(17) & ((\inst7|cpu|Add1~33\) # (GND))))) # (!\inst7|cpu|E_src2\(17) & ((\inst7|cpu|E_src1\(17) & (\inst7|cpu|Add1~33\ & VCC)) 
-- # (!\inst7|cpu|E_src1\(17) & (!\inst7|cpu|Add1~33\))))
-- \inst7|cpu|Add1~35\ = CARRY((\inst7|cpu|E_src2\(17) & ((!\inst7|cpu|Add1~33\) # (!\inst7|cpu|E_src1\(17)))) # (!\inst7|cpu|E_src2\(17) & (!\inst7|cpu|E_src1\(17) & !\inst7|cpu|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(17),
	datab => \inst7|cpu|E_src1\(17),
	datad => VCC,
	cin => \inst7|cpu|Add1~33\,
	combout => \inst7|cpu|Add1~34_combout\,
	cout => \inst7|cpu|Add1~35\);

-- Location: LCCOMB_X41_Y27_N24
\inst7|cpu|F_pc[15]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[15]~4_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~34_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_sub~regout\,
	datab => \inst7|cpu|Add2~34_combout\,
	datad => \inst7|cpu|Add1~34_combout\,
	combout => \inst7|cpu|F_pc[15]~4_combout\);

-- Location: LCFF_X41_Y27_N25
\inst7|cpu|F_pc[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[15]~4_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[15]~30_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(15));

-- Location: LCCOMB_X42_Y27_N10
\inst7|cpu|F_pc_plus_one[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[16]~32_combout\ = (\inst7|cpu|F_pc\(16) & (\inst7|cpu|F_pc_plus_one[15]~31\ $ (GND))) # (!\inst7|cpu|F_pc\(16) & (!\inst7|cpu|F_pc_plus_one[15]~31\ & VCC))
-- \inst7|cpu|F_pc_plus_one[16]~33\ = CARRY((\inst7|cpu|F_pc\(16) & !\inst7|cpu|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(16),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[15]~31\,
	combout => \inst7|cpu|F_pc_plus_one[16]~32_combout\,
	cout => \inst7|cpu|F_pc_plus_one[16]~33\);

-- Location: LCCOMB_X42_Y27_N12
\inst7|cpu|F_pc_plus_one[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[17]~34_combout\ = (\inst7|cpu|F_pc\(17) & (!\inst7|cpu|F_pc_plus_one[16]~33\)) # (!\inst7|cpu|F_pc\(17) & ((\inst7|cpu|F_pc_plus_one[16]~33\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[17]~35\ = CARRY((!\inst7|cpu|F_pc_plus_one[16]~33\) # (!\inst7|cpu|F_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(17),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[16]~33\,
	combout => \inst7|cpu|F_pc_plus_one[17]~34_combout\,
	cout => \inst7|cpu|F_pc_plus_one[17]~35\);

-- Location: LCFF_X43_Y27_N23
\inst7|cpu|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[19]~7_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[17]~34_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(19));

-- Location: LCCOMB_X40_Y27_N22
\inst7|cpu|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~38_combout\ = (\inst7|cpu|E_src2\(19) & ((\inst7|cpu|E_src1\(19) & (\inst7|cpu|Add2~37\ & VCC)) # (!\inst7|cpu|E_src1\(19) & (!\inst7|cpu|Add2~37\)))) # (!\inst7|cpu|E_src2\(19) & ((\inst7|cpu|E_src1\(19) & (!\inst7|cpu|Add2~37\)) # 
-- (!\inst7|cpu|E_src1\(19) & ((\inst7|cpu|Add2~37\) # (GND)))))
-- \inst7|cpu|Add2~39\ = CARRY((\inst7|cpu|E_src2\(19) & (!\inst7|cpu|E_src1\(19) & !\inst7|cpu|Add2~37\)) # (!\inst7|cpu|E_src2\(19) & ((!\inst7|cpu|Add2~37\) # (!\inst7|cpu|E_src1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(19),
	datab => \inst7|cpu|E_src1\(19),
	datad => VCC,
	cin => \inst7|cpu|Add2~37\,
	combout => \inst7|cpu|Add2~38_combout\,
	cout => \inst7|cpu|Add2~39\);

-- Location: LCCOMB_X38_Y27_N22
\inst7|cpu|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~38_combout\ = (\inst7|cpu|E_src2\(19) & ((\inst7|cpu|E_src1\(19) & (!\inst7|cpu|Add1~37\)) # (!\inst7|cpu|E_src1\(19) & ((\inst7|cpu|Add1~37\) # (GND))))) # (!\inst7|cpu|E_src2\(19) & ((\inst7|cpu|E_src1\(19) & (\inst7|cpu|Add1~37\ & VCC)) 
-- # (!\inst7|cpu|E_src1\(19) & (!\inst7|cpu|Add1~37\))))
-- \inst7|cpu|Add1~39\ = CARRY((\inst7|cpu|E_src2\(19) & ((!\inst7|cpu|Add1~37\) # (!\inst7|cpu|E_src1\(19)))) # (!\inst7|cpu|E_src2\(19) & (!\inst7|cpu|E_src1\(19) & !\inst7|cpu|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(19),
	datab => \inst7|cpu|E_src1\(19),
	datad => VCC,
	cin => \inst7|cpu|Add1~37\,
	combout => \inst7|cpu|Add1~38_combout\,
	cout => \inst7|cpu|Add1~39\);

-- Location: LCCOMB_X41_Y27_N4
\inst7|cpu|F_pc[17]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[17]~2_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~38_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_sub~regout\,
	datab => \inst7|cpu|Add2~38_combout\,
	datad => \inst7|cpu|Add1~38_combout\,
	combout => \inst7|cpu|F_pc[17]~2_combout\);

-- Location: LCFF_X41_Y27_N5
\inst7|cpu|F_pc[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[17]~2_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[17]~34_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(17));

-- Location: LCCOMB_X42_Y27_N14
\inst7|cpu|F_pc_plus_one[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[18]~36_combout\ = (\inst7|cpu|F_pc\(18) & (\inst7|cpu|F_pc_plus_one[17]~35\ $ (GND))) # (!\inst7|cpu|F_pc\(18) & (!\inst7|cpu|F_pc_plus_one[17]~35\ & VCC))
-- \inst7|cpu|F_pc_plus_one[18]~37\ = CARRY((\inst7|cpu|F_pc\(18) & !\inst7|cpu|F_pc_plus_one[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(18),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[17]~35\,
	combout => \inst7|cpu|F_pc_plus_one[18]~36_combout\,
	cout => \inst7|cpu|F_pc_plus_one[18]~37\);

-- Location: LCFF_X41_Y27_N27
\inst7|cpu|F_pc[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[18]~1_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[18]~36_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(18));

-- Location: LCCOMB_X42_Y27_N16
\inst7|cpu|F_pc_plus_one[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[19]~38_combout\ = (\inst7|cpu|F_pc\(19) & (!\inst7|cpu|F_pc_plus_one[18]~37\)) # (!\inst7|cpu|F_pc\(19) & ((\inst7|cpu|F_pc_plus_one[18]~37\) # (GND)))
-- \inst7|cpu|F_pc_plus_one[19]~39\ = CARRY((!\inst7|cpu|F_pc_plus_one[18]~37\) # (!\inst7|cpu|F_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|F_pc\(19),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[18]~37\,
	combout => \inst7|cpu|F_pc_plus_one[19]~38_combout\,
	cout => \inst7|cpu|F_pc_plus_one[19]~39\);

-- Location: LCCOMB_X42_Y27_N18
\inst7|cpu|F_pc_plus_one[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[20]~40_combout\ = (\inst7|cpu|F_pc\(20) & (\inst7|cpu|F_pc_plus_one[19]~39\ $ (GND))) # (!\inst7|cpu|F_pc\(20) & (!\inst7|cpu|F_pc_plus_one[19]~39\ & VCC))
-- \inst7|cpu|F_pc_plus_one[20]~41\ = CARRY((\inst7|cpu|F_pc\(20) & !\inst7|cpu|F_pc_plus_one[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(20),
	datad => VCC,
	cin => \inst7|cpu|F_pc_plus_one[19]~39\,
	combout => \inst7|cpu|F_pc_plus_one[20]~40_combout\,
	cout => \inst7|cpu|F_pc_plus_one[20]~41\);

-- Location: LCFF_X44_Y27_N3
\inst7|cpu|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[22]~4_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[20]~40_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(22));

-- Location: LCCOMB_X40_Y27_N24
\inst7|cpu|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~40_combout\ = ((\inst7|cpu|E_src2\(20) $ (\inst7|cpu|E_src1\(20) $ (!\inst7|cpu|Add2~39\)))) # (GND)
-- \inst7|cpu|Add2~41\ = CARRY((\inst7|cpu|E_src2\(20) & ((\inst7|cpu|E_src1\(20)) # (!\inst7|cpu|Add2~39\))) # (!\inst7|cpu|E_src2\(20) & (\inst7|cpu|E_src1\(20) & !\inst7|cpu|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(20),
	datab => \inst7|cpu|E_src1\(20),
	datad => VCC,
	cin => \inst7|cpu|Add2~39\,
	combout => \inst7|cpu|Add2~40_combout\,
	cout => \inst7|cpu|Add2~41\);

-- Location: LCCOMB_X40_Y27_N26
\inst7|cpu|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~42_combout\ = (\inst7|cpu|E_src2\(21) & ((\inst7|cpu|E_src1\(21) & (\inst7|cpu|Add2~41\ & VCC)) # (!\inst7|cpu|E_src1\(21) & (!\inst7|cpu|Add2~41\)))) # (!\inst7|cpu|E_src2\(21) & ((\inst7|cpu|E_src1\(21) & (!\inst7|cpu|Add2~41\)) # 
-- (!\inst7|cpu|E_src1\(21) & ((\inst7|cpu|Add2~41\) # (GND)))))
-- \inst7|cpu|Add2~43\ = CARRY((\inst7|cpu|E_src2\(21) & (!\inst7|cpu|E_src1\(21) & !\inst7|cpu|Add2~41\)) # (!\inst7|cpu|E_src2\(21) & ((!\inst7|cpu|Add2~41\) # (!\inst7|cpu|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(21),
	datab => \inst7|cpu|E_src1\(21),
	datad => VCC,
	cin => \inst7|cpu|Add2~41\,
	combout => \inst7|cpu|Add2~42_combout\,
	cout => \inst7|cpu|Add2~43\);

-- Location: LCCOMB_X40_Y26_N2
\inst7|cpu|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~50_combout\ = (\inst7|cpu|E_src1\(25) & ((\inst7|cpu|E_src2\(25) & (\inst7|cpu|Add2~49\ & VCC)) # (!\inst7|cpu|E_src2\(25) & (!\inst7|cpu|Add2~49\)))) # (!\inst7|cpu|E_src1\(25) & ((\inst7|cpu|E_src2\(25) & (!\inst7|cpu|Add2~49\)) # 
-- (!\inst7|cpu|E_src2\(25) & ((\inst7|cpu|Add2~49\) # (GND)))))
-- \inst7|cpu|Add2~51\ = CARRY((\inst7|cpu|E_src1\(25) & (!\inst7|cpu|E_src2\(25) & !\inst7|cpu|Add2~49\)) # (!\inst7|cpu|E_src1\(25) & ((!\inst7|cpu|Add2~49\) # (!\inst7|cpu|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(25),
	datab => \inst7|cpu|E_src2\(25),
	datad => VCC,
	cin => \inst7|cpu|Add2~49\,
	combout => \inst7|cpu|Add2~50_combout\,
	cout => \inst7|cpu|Add2~51\);

-- Location: LCCOMB_X40_Y26_N8
\inst7|cpu|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~56_combout\ = ((\inst7|cpu|E_src2\(28) $ (\inst7|cpu|E_src1\(28) $ (!\inst7|cpu|Add2~55\)))) # (GND)
-- \inst7|cpu|Add2~57\ = CARRY((\inst7|cpu|E_src2\(28) & ((\inst7|cpu|E_src1\(28)) # (!\inst7|cpu|Add2~55\))) # (!\inst7|cpu|E_src2\(28) & (\inst7|cpu|E_src1\(28) & !\inst7|cpu|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(28),
	datab => \inst7|cpu|E_src1\(28),
	datad => VCC,
	cin => \inst7|cpu|Add2~55\,
	combout => \inst7|cpu|Add2~56_combout\,
	cout => \inst7|cpu|Add2~57\);

-- Location: LCCOMB_X40_Y26_N10
\inst7|cpu|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~58_combout\ = (\inst7|cpu|E_src2\(29) & ((\inst7|cpu|E_src1\(29) & (\inst7|cpu|Add2~57\ & VCC)) # (!\inst7|cpu|E_src1\(29) & (!\inst7|cpu|Add2~57\)))) # (!\inst7|cpu|E_src2\(29) & ((\inst7|cpu|E_src1\(29) & (!\inst7|cpu|Add2~57\)) # 
-- (!\inst7|cpu|E_src1\(29) & ((\inst7|cpu|Add2~57\) # (GND)))))
-- \inst7|cpu|Add2~59\ = CARRY((\inst7|cpu|E_src2\(29) & (!\inst7|cpu|E_src1\(29) & !\inst7|cpu|Add2~57\)) # (!\inst7|cpu|E_src2\(29) & ((!\inst7|cpu|Add2~57\) # (!\inst7|cpu|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(29),
	datab => \inst7|cpu|E_src1\(29),
	datad => VCC,
	cin => \inst7|cpu|Add2~57\,
	combout => \inst7|cpu|Add2~58_combout\,
	cout => \inst7|cpu|Add2~59\);

-- Location: LCCOMB_X40_Y26_N14
\inst7|cpu|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~62_combout\ = (\inst7|cpu|E_arith_src2\(31) & ((\inst7|cpu|E_arith_src1\(31) & (\inst7|cpu|Add2~61\ & VCC)) # (!\inst7|cpu|E_arith_src1\(31) & (!\inst7|cpu|Add2~61\)))) # (!\inst7|cpu|E_arith_src2\(31) & ((\inst7|cpu|E_arith_src1\(31) & 
-- (!\inst7|cpu|Add2~61\)) # (!\inst7|cpu|E_arith_src1\(31) & ((\inst7|cpu|Add2~61\) # (GND)))))
-- \inst7|cpu|Add2~63\ = CARRY((\inst7|cpu|E_arith_src2\(31) & (!\inst7|cpu|E_arith_src1\(31) & !\inst7|cpu|Add2~61\)) # (!\inst7|cpu|E_arith_src2\(31) & ((!\inst7|cpu|Add2~61\) # (!\inst7|cpu|E_arith_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_src2\(31),
	datab => \inst7|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \inst7|cpu|Add2~61\,
	combout => \inst7|cpu|Add2~62_combout\,
	cout => \inst7|cpu|Add2~63\);

-- Location: LCCOMB_X43_Y26_N14
\inst7|cpu|R_src2_hi[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_hi[15]~1_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (((\inst7|cpu|D_iw\(21))))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|R_ctrl_hi_imm16~regout\ & ((\inst7|cpu|D_iw\(21)))) # (!\inst7|cpu|R_ctrl_hi_imm16~regout\ & 
-- (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datac => \inst7|cpu|D_iw\(21),
	datad => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	combout => \inst7|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X43_Y26_N4
\inst7|cpu|R_src2_hi[15]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_hi[15]~2_combout\ = (\inst7|cpu|R_src2_hi[15]~1_combout\ & (!\inst7|cpu|R_ctrl_unsigned_lo_imm16~regout\ & !\inst7|cpu|R_ctrl_force_src2_zero~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|R_src2_hi[15]~1_combout\,
	datac => \inst7|cpu|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \inst7|cpu|R_ctrl_force_src2_zero~regout\,
	combout => \inst7|cpu|R_src2_hi[15]~2_combout\);

-- Location: LCFF_X43_Y26_N5
\inst7|cpu|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_hi[15]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(31));

-- Location: LCCOMB_X36_Y27_N28
\inst7|cpu|E_logic_result[31]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[31]~26_combout\ = (\inst7|cpu|E_src1\(31) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(31)))))) # (!\inst7|cpu|E_src1\(31) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src2\(31)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src1\(31),
	datad => \inst7|cpu|E_src2\(31),
	combout => \inst7|cpu|E_logic_result[31]~26_combout\);

-- Location: LCCOMB_X41_Y26_N12
\inst7|cpu|E_alu_result[31]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[31]~19_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|W_alu_result[24]~24_combout\ & ((\inst7|cpu|E_shift_rot_result\(31)))) # (!\inst7|cpu|W_alu_result[24]~24_combout\ & 
-- (\inst7|cpu|E_logic_result[31]~26_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & (((\inst7|cpu|W_alu_result[24]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result[24]~25_combout\,
	datab => \inst7|cpu|E_logic_result[31]~26_combout\,
	datac => \inst7|cpu|W_alu_result[24]~24_combout\,
	datad => \inst7|cpu|E_shift_rot_result\(31),
	combout => \inst7|cpu|E_alu_result[31]~19_combout\);

-- Location: LCCOMB_X40_Y26_N28
\inst7|cpu|E_alu_result[31]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[31]~20_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & (((\inst7|cpu|E_alu_result[31]~19_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|E_alu_result[31]~19_combout\ & (\inst7|cpu|Add1~62_combout\)) # 
-- (!\inst7|cpu|E_alu_result[31]~19_combout\ & ((\inst7|cpu|Add2~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~62_combout\,
	datab => \inst7|cpu|Add2~62_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|E_alu_result[31]~19_combout\,
	combout => \inst7|cpu|E_alu_result[31]~20_combout\);

-- Location: LCCOMB_X42_Y22_N18
\inst7|cpu|E_alu_result[31]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[31]~34_combout\ = (\inst7|cpu|E_alu_result[31]~20_combout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & !\inst7|cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_alu_result[31]~20_combout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result[31]~34_combout\);

-- Location: LCFF_X42_Y22_N19
\inst7|cpu|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_result[31]~34_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(31));

-- Location: LCCOMB_X41_Y22_N10
\inst7|cpu|W_rf_wr_data[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[31]~30_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte3_data\(7))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((!\inst7|cpu|E_alu_result~16_combout\ & \inst7|cpu|W_alu_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte3_data\(7),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|E_alu_result~16_combout\,
	datad => \inst7|cpu|W_alu_result\(31),
	combout => \inst7|cpu|W_rf_wr_data[31]~30_combout\);

-- Location: LCCOMB_X44_Y26_N30
\inst7|cpu|R_src1[29]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[29]~27_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\inst7|cpu|E_valid~regout\) # (!\inst7|cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst7|cpu|R_src1[29]~27_combout\);

-- Location: LCFF_X44_Y26_N31
\inst7|cpu|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[29]~27_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(29));

-- Location: LCCOMB_X40_Y26_N18
\inst7|cpu|E_logic_result[29]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[29]~28_combout\ = (\inst7|cpu|E_src2\(29) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(29)))))) # (!\inst7|cpu|E_src2\(29) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(29)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(29),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|R_logic_op\(1),
	datad => \inst7|cpu|E_src1\(29),
	combout => \inst7|cpu|E_logic_result[29]~28_combout\);

-- Location: LCCOMB_X41_Y26_N26
\inst7|cpu|E_alu_result[29]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[29]~23_combout\ = (\inst7|cpu|W_alu_result[24]~24_combout\ & ((\inst7|cpu|Add1~58_combout\) # ((\inst7|cpu|W_alu_result[24]~25_combout\)))) # (!\inst7|cpu|W_alu_result[24]~24_combout\ & (((!\inst7|cpu|W_alu_result[24]~25_combout\ & 
-- \inst7|cpu|Add2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~58_combout\,
	datab => \inst7|cpu|W_alu_result[24]~24_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|Add2~58_combout\,
	combout => \inst7|cpu|E_alu_result[29]~23_combout\);

-- Location: LCCOMB_X41_Y26_N20
\inst7|cpu|E_alu_result[29]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[29]~24_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|E_alu_result[29]~23_combout\ & (\inst7|cpu|E_shift_rot_result\(29))) # (!\inst7|cpu|E_alu_result[29]~23_combout\ & 
-- ((\inst7|cpu|E_logic_result[29]~28_combout\))))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & (((\inst7|cpu|E_alu_result[29]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(29),
	datab => \inst7|cpu|E_logic_result[29]~28_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|E_alu_result[29]~23_combout\,
	combout => \inst7|cpu|E_alu_result[29]~24_combout\);

-- Location: LCCOMB_X42_Y22_N22
\inst7|cpu|E_alu_result[29]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[29]~36_combout\ = (\inst7|cpu|E_alu_result[29]~24_combout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & !\inst7|cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_alu_result[29]~24_combout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result[29]~36_combout\);

-- Location: LCFF_X42_Y22_N23
\inst7|cpu|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_result[29]~36_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(29));

-- Location: LCCOMB_X41_Y20_N28
\inst7|cpu|W_rf_wr_data[29]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[29]~32_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte3_data\(5))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((!\inst7|cpu|E_alu_result~16_combout\ & \inst7|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte3_data\(5),
	datab => \inst7|cpu|E_alu_result~16_combout\,
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|W_alu_result\(29),
	combout => \inst7|cpu|W_rf_wr_data[29]~32_combout\);

-- Location: LCCOMB_X44_Y26_N12
\inst7|cpu|R_src1[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[28]~28_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\inst7|cpu|E_valid~regout\) # (!\inst7|cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst7|cpu|R_src1[28]~28_combout\);

-- Location: LCFF_X44_Y26_N13
\inst7|cpu|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[28]~28_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(28));

-- Location: LCCOMB_X43_Y26_N8
\inst7|cpu|E_src2[28]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[28]~11_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(21)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst7|cpu|D_iw\(21),
	datad => \inst7|cpu|R_src2_use_imm~regout\,
	combout => \inst7|cpu|E_src2[28]~11_combout\);

-- Location: LCCOMB_X35_Y25_N4
\inst7|cpu|F_iw[18]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[18]~40_combout\ = (\inst7|cpu|F_iw[18]~39_combout\ & ((\inst7|cpu|D_iw[24]~1_combout\) # ((!\inst7|cpu|hbreak_enabled~regout\ & !\inst7|cpu|hbreak_req~0_combout\)))) # (!\inst7|cpu|F_iw[18]~39_combout\ & 
-- (((!\inst7|cpu|hbreak_enabled~regout\ & !\inst7|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_iw[18]~39_combout\,
	datab => \inst7|cpu|D_iw[24]~1_combout\,
	datac => \inst7|cpu|hbreak_enabled~regout\,
	datad => \inst7|cpu|hbreak_req~0_combout\,
	combout => \inst7|cpu|F_iw[18]~40_combout\);

-- Location: LCFF_X35_Y25_N5
\inst7|cpu|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[18]~40_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(18));

-- Location: LCFF_X43_Y26_N9
\inst7|cpu|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[28]~11_combout\,
	sdata => \inst7|cpu|D_iw\(18),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(28));

-- Location: LCCOMB_X40_Y26_N20
\inst7|cpu|E_logic_result[28]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[28]~29_combout\ = (\inst7|cpu|E_src1\(28) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(28)))))) # (!\inst7|cpu|E_src1\(28) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src2\(28)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src1\(28),
	datad => \inst7|cpu|E_src2\(28),
	combout => \inst7|cpu|E_logic_result[28]~29_combout\);

-- Location: LCCOMB_X41_Y26_N10
\inst7|cpu|E_shift_rot_result_nxt[28]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[28]~31_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(29))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(29),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(27),
	combout => \inst7|cpu|E_shift_rot_result_nxt[28]~31_combout\);

-- Location: LCFF_X41_Y26_N11
\inst7|cpu|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[28]~31_combout\,
	sdata => \inst7|cpu|E_src1\(28),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X41_Y26_N14
\inst7|cpu|E_alu_result[28]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[28]~25_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|W_alu_result[24]~24_combout\ & ((\inst7|cpu|E_shift_rot_result\(28)))) # (!\inst7|cpu|W_alu_result[24]~24_combout\ & 
-- (\inst7|cpu|E_logic_result[28]~29_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & (\inst7|cpu|W_alu_result[24]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result[24]~25_combout\,
	datab => \inst7|cpu|W_alu_result[24]~24_combout\,
	datac => \inst7|cpu|E_logic_result[28]~29_combout\,
	datad => \inst7|cpu|E_shift_rot_result\(28),
	combout => \inst7|cpu|E_alu_result[28]~25_combout\);

-- Location: LCCOMB_X41_Y26_N8
\inst7|cpu|E_alu_result[28]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[28]~26_combout\ = (\inst7|cpu|E_alu_result[28]~25_combout\ & ((\inst7|cpu|Add1~56_combout\) # ((\inst7|cpu|W_alu_result[24]~25_combout\)))) # (!\inst7|cpu|E_alu_result[28]~25_combout\ & (((!\inst7|cpu|W_alu_result[24]~25_combout\ & 
-- \inst7|cpu|Add2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~56_combout\,
	datab => \inst7|cpu|E_alu_result[28]~25_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|Add2~56_combout\,
	combout => \inst7|cpu|E_alu_result[28]~26_combout\);

-- Location: LCCOMB_X42_Y22_N16
\inst7|cpu|E_alu_result[28]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[28]~37_combout\ = (\inst7|cpu|E_alu_result[28]~26_combout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & !\inst7|cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_alu_result[28]~26_combout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result[28]~37_combout\);

-- Location: LCFF_X42_Y22_N17
\inst7|cpu|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_result[28]~37_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(28));

-- Location: LCCOMB_X40_Y22_N30
\inst7|cpu|W_rf_wr_data[28]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[28]~33_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte3_data\(4))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (!\inst7|cpu|E_alu_result~16_combout\ & ((\inst7|cpu|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_result~16_combout\,
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|av_ld_byte3_data\(4),
	datad => \inst7|cpu|W_alu_result\(28),
	combout => \inst7|cpu|W_rf_wr_data[28]~33_combout\);

-- Location: LCCOMB_X44_Y26_N4
\inst7|cpu|R_src1[25]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[25]~31_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\inst7|cpu|E_valid~regout\) # (!\inst7|cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst7|cpu|R_src1[25]~31_combout\);

-- Location: LCFF_X44_Y26_N5
\inst7|cpu|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[25]~31_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(25));

-- Location: LCCOMB_X43_Y26_N16
\inst7|cpu|E_src2[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[22]~1_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst7|cpu|E_src2[22]~1_combout\);

-- Location: LCFF_X43_Y26_N17
\inst7|cpu|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[22]~1_combout\,
	sdata => \inst7|cpu|D_iw\(12),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(22));

-- Location: LCCOMB_X43_Y26_N26
\inst7|cpu|E_src2[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[21]~2_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst7|cpu|R_src2_use_imm~regout\,
	combout => \inst7|cpu|E_src2[21]~2_combout\);

-- Location: LCFF_X43_Y26_N27
\inst7|cpu|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[21]~2_combout\,
	sdata => \inst7|cpu|D_iw\(11),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(21));

-- Location: LCCOMB_X38_Y27_N28
\inst7|cpu|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~44_combout\ = ((\inst7|cpu|E_src1\(22) $ (\inst7|cpu|E_src2\(22) $ (\inst7|cpu|Add1~43\)))) # (GND)
-- \inst7|cpu|Add1~45\ = CARRY((\inst7|cpu|E_src1\(22) & ((!\inst7|cpu|Add1~43\) # (!\inst7|cpu|E_src2\(22)))) # (!\inst7|cpu|E_src1\(22) & (!\inst7|cpu|E_src2\(22) & !\inst7|cpu|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(22),
	datab => \inst7|cpu|E_src2\(22),
	datad => VCC,
	cin => \inst7|cpu|Add1~43\,
	combout => \inst7|cpu|Add1~44_combout\,
	cout => \inst7|cpu|Add1~45\);

-- Location: LCCOMB_X38_Y26_N0
\inst7|cpu|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~48_combout\ = ((\inst7|cpu|E_src2\(24) $ (\inst7|cpu|E_src1\(24) $ (\inst7|cpu|Add1~47\)))) # (GND)
-- \inst7|cpu|Add1~49\ = CARRY((\inst7|cpu|E_src2\(24) & (\inst7|cpu|E_src1\(24) & !\inst7|cpu|Add1~47\)) # (!\inst7|cpu|E_src2\(24) & ((\inst7|cpu|E_src1\(24)) # (!\inst7|cpu|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(24),
	datab => \inst7|cpu|E_src1\(24),
	datad => VCC,
	cin => \inst7|cpu|Add1~47\,
	combout => \inst7|cpu|Add1~48_combout\,
	cout => \inst7|cpu|Add1~49\);

-- Location: LCCOMB_X38_Y26_N2
\inst7|cpu|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~50_combout\ = (\inst7|cpu|E_src2\(25) & ((\inst7|cpu|E_src1\(25) & (!\inst7|cpu|Add1~49\)) # (!\inst7|cpu|E_src1\(25) & ((\inst7|cpu|Add1~49\) # (GND))))) # (!\inst7|cpu|E_src2\(25) & ((\inst7|cpu|E_src1\(25) & (\inst7|cpu|Add1~49\ & VCC)) 
-- # (!\inst7|cpu|E_src1\(25) & (!\inst7|cpu|Add1~49\))))
-- \inst7|cpu|Add1~51\ = CARRY((\inst7|cpu|E_src2\(25) & ((!\inst7|cpu|Add1~49\) # (!\inst7|cpu|E_src1\(25)))) # (!\inst7|cpu|E_src2\(25) & (!\inst7|cpu|E_src1\(25) & !\inst7|cpu|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(25),
	datab => \inst7|cpu|E_src1\(25),
	datad => VCC,
	cin => \inst7|cpu|Add1~49\,
	combout => \inst7|cpu|Add1~50_combout\,
	cout => \inst7|cpu|Add1~51\);

-- Location: LCCOMB_X38_Y26_N28
\inst7|cpu|E_alu_result[25]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[25]~31_combout\ = (\inst7|cpu|W_alu_result[24]~24_combout\ & ((\inst7|cpu|Add1~50_combout\) # ((\inst7|cpu|W_alu_result[24]~25_combout\)))) # (!\inst7|cpu|W_alu_result[24]~24_combout\ & (((\inst7|cpu|Add2~50_combout\ & 
-- !\inst7|cpu|W_alu_result[24]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result[24]~24_combout\,
	datab => \inst7|cpu|Add1~50_combout\,
	datac => \inst7|cpu|Add2~50_combout\,
	datad => \inst7|cpu|W_alu_result[24]~25_combout\,
	combout => \inst7|cpu|E_alu_result[25]~31_combout\);

-- Location: LCCOMB_X38_Y26_N22
\inst7|cpu|E_alu_result[25]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[25]~32_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & ((\inst7|cpu|E_alu_result[25]~31_combout\ & ((\inst7|cpu|E_shift_rot_result\(25)))) # (!\inst7|cpu|E_alu_result[25]~31_combout\ & 
-- (\inst7|cpu|E_logic_result[25]~32_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & (((\inst7|cpu|E_alu_result[25]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[25]~32_combout\,
	datab => \inst7|cpu|W_alu_result[24]~25_combout\,
	datac => \inst7|cpu|E_shift_rot_result\(25),
	datad => \inst7|cpu|E_alu_result[25]~31_combout\,
	combout => \inst7|cpu|E_alu_result[25]~32_combout\);

-- Location: LCCOMB_X42_Y22_N14
\inst7|cpu|E_alu_result[25]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[25]~40_combout\ = (\inst7|cpu|E_alu_result[25]~32_combout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & !\inst7|cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_alu_result[25]~32_combout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result[25]~40_combout\);

-- Location: LCFF_X42_Y22_N15
\inst7|cpu|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_result[25]~40_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(25));

-- Location: M4K_X26_Y20
\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|onchip_memory|wren~0_combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N30
\inst7|cpu|av_ld_byte3_data_nxt~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~25_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(25)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(25) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(25) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(25),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~25_combout\);

-- Location: LCFF_X38_Y17_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(9),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41_regout\);

-- Location: LCCOMB_X37_Y17_N30
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9feeder_combout\ = \inst7|sdram_controller|za_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(9),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9feeder_combout\);

-- Location: LCFF_X37_Y17_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9_regout\);

-- Location: LCFF_X37_Y17_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(9),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25_regout\);

-- Location: LCCOMB_X37_Y17_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25_regout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~25_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\);

-- Location: LCCOMB_X38_Y17_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~57_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~145_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\);

-- Location: LCCOMB_X41_Y19_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~144_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~146_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147_combout\);

-- Location: LCFF_X41_Y19_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(9));

-- Location: LCFF_X40_Y20_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(9),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9));

-- Location: LCCOMB_X40_Y20_N20
\inst7|cpu|av_ld_byte3_data_nxt~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~24_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(9),
	combout => \inst7|cpu|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCCOMB_X41_Y20_N14
\inst7|cpu|av_ld_byte3_data_nxt~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~26_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (((\inst7|cpu|av_fill_bit~1_combout\)))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_ld_byte3_data_nxt~25_combout\) # 
-- ((\inst7|cpu|av_ld_byte3_data_nxt~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_aligning_data~regout\,
	datab => \inst7|cpu|av_ld_byte3_data_nxt~25_combout\,
	datac => \inst7|cpu|av_ld_byte3_data_nxt~24_combout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~26_combout\);

-- Location: LCFF_X41_Y20_N15
\inst7|cpu|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte3_data_nxt~26_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte3_data\(1));

-- Location: LCCOMB_X41_Y20_N0
\inst7|cpu|W_rf_wr_data[25]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[25]~36_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte3_data\(1))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(25) & ((!\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld~regout\,
	datab => \inst7|cpu|W_alu_result\(25),
	datac => \inst7|cpu|av_ld_byte3_data\(1),
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[25]~36_combout\);

-- Location: LCCOMB_X44_Y26_N22
\inst7|cpu|R_src1[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[27]~29_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\inst7|cpu|E_valid~regout\) # (!\inst7|cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst7|cpu|R_src1[27]~29_combout\);

-- Location: LCFF_X44_Y26_N23
\inst7|cpu|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[27]~29_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(27));

-- Location: LCFF_X41_Y26_N23
\inst7|cpu|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[27]~29_combout\,
	sdata => \inst7|cpu|E_src1\(27),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X41_Y26_N18
\inst7|cpu|E_shift_rot_result_nxt[26]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[26]~27_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(27)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(25),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(27),
	combout => \inst7|cpu|E_shift_rot_result_nxt[26]~27_combout\);

-- Location: LCFF_X41_Y26_N19
\inst7|cpu|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[26]~27_combout\,
	sdata => \inst7|cpu|E_src1\(26),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X41_Y26_N0
\inst7|cpu|E_shift_rot_result_nxt[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[25]~25_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(26)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(24),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(26),
	combout => \inst7|cpu|E_shift_rot_result_nxt[25]~25_combout\);

-- Location: LCFF_X41_Y26_N1
\inst7|cpu|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[25]~25_combout\,
	sdata => \inst7|cpu|E_src1\(25),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X37_Y27_N12
\inst7|cpu|E_shift_rot_result_nxt[24]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[24]~23_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(25)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(23),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(25),
	combout => \inst7|cpu|E_shift_rot_result_nxt[24]~23_combout\);

-- Location: LCFF_X37_Y27_N13
\inst7|cpu|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[24]~23_combout\,
	sdata => \inst7|cpu|E_src1\(24),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X42_Y26_N20
\inst7|cpu|E_src2[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[24]~8_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(21))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(21),
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst7|cpu|E_src2[24]~8_combout\);

-- Location: LCFF_X42_Y26_N21
\inst7|cpu|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[24]~8_combout\,
	sdata => \inst7|cpu|D_iw\(14),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(24));

-- Location: LCCOMB_X38_Y26_N26
\inst7|cpu|E_logic_result[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[24]~25_combout\ = (\inst7|cpu|E_src1\(24) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(24)))))) # (!\inst7|cpu|E_src1\(24) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src2\(24)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(0),
	datab => \inst7|cpu|R_logic_op\(1),
	datac => \inst7|cpu|E_src1\(24),
	datad => \inst7|cpu|E_src2\(24),
	combout => \inst7|cpu|E_logic_result[24]~25_combout\);

-- Location: LCCOMB_X38_Y26_N24
\inst7|cpu|E_alu_result[24]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[24]~17_combout\ = (\inst7|cpu|W_alu_result[24]~25_combout\ & (((\inst7|cpu|E_logic_result[24]~25_combout\) # (\inst7|cpu|W_alu_result[24]~24_combout\)))) # (!\inst7|cpu|W_alu_result[24]~25_combout\ & (\inst7|cpu|Add2~48_combout\ & 
-- ((!\inst7|cpu|W_alu_result[24]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add2~48_combout\,
	datab => \inst7|cpu|E_logic_result[24]~25_combout\,
	datac => \inst7|cpu|W_alu_result[24]~25_combout\,
	datad => \inst7|cpu|W_alu_result[24]~24_combout\,
	combout => \inst7|cpu|E_alu_result[24]~17_combout\);

-- Location: LCCOMB_X38_Y26_N18
\inst7|cpu|E_alu_result[24]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[24]~18_combout\ = (\inst7|cpu|W_alu_result[24]~24_combout\ & ((\inst7|cpu|E_alu_result[24]~17_combout\ & (\inst7|cpu|E_shift_rot_result\(24))) # (!\inst7|cpu|E_alu_result[24]~17_combout\ & ((\inst7|cpu|Add1~48_combout\))))) # 
-- (!\inst7|cpu|W_alu_result[24]~24_combout\ & (((\inst7|cpu|E_alu_result[24]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result[24]~24_combout\,
	datab => \inst7|cpu|E_shift_rot_result\(24),
	datac => \inst7|cpu|E_alu_result[24]~17_combout\,
	datad => \inst7|cpu|Add1~48_combout\,
	combout => \inst7|cpu|E_alu_result[24]~18_combout\);

-- Location: LCCOMB_X42_Y22_N8
\inst7|cpu|E_alu_result[24]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_alu_result[24]~33_combout\ = (\inst7|cpu|E_alu_result[24]~18_combout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & !\inst7|cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_alu_result[24]~18_combout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|E_alu_result[24]~33_combout\);

-- Location: LCFF_X42_Y22_N9
\inst7|cpu|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_alu_result[24]~33_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(24));

-- Location: LCCOMB_X41_Y22_N28
\inst7|cpu|W_rf_wr_data[24]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[24]~29_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte3_data\(0))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((!\inst7|cpu|E_alu_result~16_combout\ & \inst7|cpu|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte3_data\(0),
	datab => \inst7|cpu|E_alu_result~16_combout\,
	datac => \inst7|cpu|W_alu_result\(24),
	datad => \inst7|cpu|R_ctrl_ld~regout\,
	combout => \inst7|cpu|W_rf_wr_data[24]~29_combout\);

-- Location: LCCOMB_X44_Y27_N22
\inst7|cpu|E_src1[20]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[20]~6_combout\ = (\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(20))) # (!\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|D_iw\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datad => \inst7|cpu|D_iw\(24),
	combout => \inst7|cpu|E_src1[20]~6_combout\);

-- Location: LCFF_X44_Y27_N23
\inst7|cpu|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[20]~6_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[18]~36_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(20));

-- Location: LCCOMB_X41_Y27_N26
\inst7|cpu|F_pc[18]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[18]~1_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~40_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~40_combout\,
	datab => \inst7|cpu|Add2~40_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|F_pc[18]~1_combout\);

-- Location: LCCOMB_X37_Y28_N28
\inst7|cpu|W_alu_result[20]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[20]~6_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[20]~8_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|F_pc[18]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[20]~8_combout\,
	datab => \inst7|cpu|F_pc[18]~1_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[20]~6_combout\);

-- Location: LCCOMB_X37_Y27_N26
\inst7|cpu|E_shift_rot_result_nxt[22]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[22]~6_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(23))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(23),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(21),
	combout => \inst7|cpu|E_shift_rot_result_nxt[22]~6_combout\);

-- Location: LCFF_X37_Y27_N27
\inst7|cpu|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[22]~6_combout\,
	sdata => \inst7|cpu|E_src1\(22),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X37_Y27_N28
\inst7|cpu|E_shift_rot_result_nxt[21]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[21]~7_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(22)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(20),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(22),
	combout => \inst7|cpu|E_shift_rot_result_nxt[21]~7_combout\);

-- Location: LCFF_X37_Y27_N29
\inst7|cpu|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[21]~7_combout\,
	sdata => \inst7|cpu|E_src1\(21),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X37_Y27_N6
\inst7|cpu|E_shift_rot_result_nxt[20]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[20]~8_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(21)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(19),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(21),
	combout => \inst7|cpu|E_shift_rot_result_nxt[20]~8_combout\);

-- Location: LCFF_X37_Y27_N7
\inst7|cpu|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[20]~8_combout\,
	sdata => \inst7|cpu|E_src1\(20),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(20));

-- Location: LCFF_X37_Y28_N29
\inst7|cpu|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[20]~6_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(20),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(20));

-- Location: LCCOMB_X40_Y22_N24
\inst7|cpu|W_rf_wr_data[20]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[20]~22_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte2_data\(4))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (!\inst7|cpu|E_alu_result~16_combout\ & (\inst7|cpu|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_result~16_combout\,
	datab => \inst7|cpu|W_alu_result\(20),
	datac => \inst7|cpu|av_ld_byte2_data\(4),
	datad => \inst7|cpu|R_ctrl_ld~regout\,
	combout => \inst7|cpu|W_rf_wr_data[20]~22_combout\);

-- Location: LCFF_X42_Y25_N3
\inst7|cpu|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[27]~7_combout\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(27));

-- Location: LCCOMB_X34_Y18_N2
\inst7|cmd_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~25_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(27),
	combout => \inst7|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X38_Y20_N26
\inst7|cpu|av_ld_byte3_data_nxt~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~11_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(26)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(26) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(26) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(26),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCCOMB_X41_Y20_N8
\inst7|cpu|av_ld_byte3_data_nxt~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~12_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|cpu|av_fill_bit~1_combout\)) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (((\inst7|cpu|av_ld_byte3_data_nxt~10_combout\) # 
-- (\inst7|cpu|av_ld_byte3_data_nxt~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_fill_bit~1_combout\,
	datab => \inst7|cpu|av_ld_byte3_data_nxt~10_combout\,
	datac => \inst7|cpu|av_ld_byte3_data_nxt~11_combout\,
	datad => \inst7|cpu|av_ld_aligning_data~regout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCFF_X41_Y20_N9
\inst7|cpu|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte3_data_nxt~12_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte3_data\(2));

-- Location: LCFF_X41_Y20_N19
\inst7|cpu|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte2_data[2]~0_combout\,
	sdata => \inst7|cpu|av_ld_byte3_data\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X41_Y20_N26
\inst7|cpu|W_rf_wr_data[18]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[18]~24_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte2_data\(2))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(18) & ((!\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(18),
	datab => \inst7|cpu|av_ld_byte2_data\(2),
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[18]~24_combout\);

-- Location: LCFF_X42_Y25_N29
\inst7|cpu|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[26]~feeder_combout\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(26));

-- Location: LCCOMB_X34_Y18_N24
\inst7|cmd_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~21_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(26),
	combout => \inst7|cmd_xbar_mux|src_payload~21_combout\);

-- Location: LCCOMB_X38_Y20_N2
\inst7|cpu|av_ld_byte3_data_nxt~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~27_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(24)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(24) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(24) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(24),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~27_combout\);

-- Location: LCFF_X43_Y18_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(8),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120_regout\);

-- Location: LCFF_X43_Y18_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(8),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88_regout\);

-- Location: LCFF_X44_Y18_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(8),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104_regout\);

-- Location: LCFF_X44_Y18_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(8),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72_regout\);

-- Location: LCCOMB_X44_Y18_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\);

-- Location: LCCOMB_X43_Y18_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~120_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\);

-- Location: LCFF_X43_Y19_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(8),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56_regout\);

-- Location: LCFF_X43_Y19_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(8),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40_regout\);

-- Location: LCFF_X44_Y19_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(8),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24_regout\);

-- Location: LCFF_X44_Y19_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(8),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8_regout\);

-- Location: LCCOMB_X44_Y19_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24_regout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~24_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\);

-- Location: LCCOMB_X43_Y19_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~56_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\);

-- Location: LCCOMB_X41_Y19_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\);

-- Location: LCFF_X41_Y19_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(8));

-- Location: LCFF_X40_Y20_N13
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8));

-- Location: LCCOMB_X40_Y20_N6
\inst7|cpu|av_ld_byte3_data_nxt~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~28_combout\ = (\inst7|cpu|av_ld_byte3_data_nxt~27_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|cpu|av_ld_byte3_data_nxt~27_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(8),
	combout => \inst7|cpu|av_ld_byte3_data_nxt~28_combout\);

-- Location: LCCOMB_X41_Y22_N4
\inst7|cpu|av_ld_byte3_data_nxt~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~33_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|cpu|R_ctrl_ld_signed~regout\ & (\inst7|cpu|av_fill_bit~0_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & 
-- (((\inst7|cpu|av_ld_byte3_data_nxt~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld_signed~regout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datac => \inst7|cpu|av_fill_bit~0_combout\,
	datad => \inst7|cpu|av_ld_byte3_data_nxt~28_combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~33_combout\);

-- Location: LCFF_X41_Y22_N5
\inst7|cpu|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte3_data_nxt~33_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte3_data\(0));

-- Location: LCFF_X41_Y22_N15
\inst7|cpu|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte2_data[0]~7_combout\,
	sdata => \inst7|cpu|av_ld_byte3_data\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X36_Y27_N2
\inst7|cpu|E_logic_result[16]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[16]~12_combout\ = (\inst7|cpu|E_src2\(16) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(16)))))) # (!\inst7|cpu|E_src2\(16) & ((\inst7|cpu|E_src1\(16) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src1\(16) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(16),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src1\(16),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[16]~12_combout\);

-- Location: LCCOMB_X35_Y27_N28
\inst7|cpu|W_alu_result[16]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[16]~10_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[16]~12_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|F_pc[14]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc[14]~5_combout\,
	datab => \inst7|cpu|R_ctrl_logic~regout\,
	datad => \inst7|cpu|E_logic_result[16]~12_combout\,
	combout => \inst7|cpu|W_alu_result[16]~10_combout\);

-- Location: LCCOMB_X36_Y27_N26
\inst7|cpu|E_shift_rot_result_nxt[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[12]~4_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(13)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(11),
	datab => \inst7|cpu|E_shift_rot_result\(13),
	datad => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	combout => \inst7|cpu|E_shift_rot_result_nxt[12]~4_combout\);

-- Location: LCCOMB_X43_Y27_N20
\inst7|cpu|E_src1[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[12]~14_combout\ = (\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst7|cpu|R_src1~20_combout\,
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|E_src1[12]~14_combout\);

-- Location: LCFF_X43_Y27_N21
\inst7|cpu|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[12]~14_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[10]~20_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(12));

-- Location: LCFF_X36_Y27_N27
\inst7|cpu|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[12]~4_combout\,
	sdata => \inst7|cpu|E_src1\(12),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X36_Y27_N8
\inst7|cpu|E_shift_rot_result_nxt[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[13]~3_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(14)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(12),
	datad => \inst7|cpu|E_shift_rot_result\(14),
	combout => \inst7|cpu|E_shift_rot_result_nxt[13]~3_combout\);

-- Location: LCFF_X36_Y27_N9
\inst7|cpu|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[13]~3_combout\,
	sdata => \inst7|cpu|E_src1\(13),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X36_Y27_N10
\inst7|cpu|E_shift_rot_result_nxt[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[14]~14_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(15)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(13),
	datad => \inst7|cpu|E_shift_rot_result\(15),
	combout => \inst7|cpu|E_shift_rot_result_nxt[14]~14_combout\);

-- Location: LCFF_X36_Y27_N11
\inst7|cpu|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[14]~14_combout\,
	sdata => \inst7|cpu|E_src1\(14),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X36_Y27_N16
\inst7|cpu|E_shift_rot_result_nxt[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[15]~13_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(16))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(16),
	datad => \inst7|cpu|E_shift_rot_result\(14),
	combout => \inst7|cpu|E_shift_rot_result_nxt[15]~13_combout\);

-- Location: LCFF_X36_Y27_N17
\inst7|cpu|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[15]~13_combout\,
	sdata => \inst7|cpu|E_src1\(15),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X37_Y27_N16
\inst7|cpu|E_shift_rot_result_nxt[19]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[19]~9_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(20))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(20),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(18),
	combout => \inst7|cpu|E_shift_rot_result_nxt[19]~9_combout\);

-- Location: LCFF_X37_Y27_N17
\inst7|cpu|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[19]~9_combout\,
	sdata => \inst7|cpu|E_src1\(19),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X37_Y27_N18
\inst7|cpu|E_shift_rot_result_nxt[18]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[18]~10_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(19)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(17),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(19),
	combout => \inst7|cpu|E_shift_rot_result_nxt[18]~10_combout\);

-- Location: LCCOMB_X43_Y27_N24
\inst7|cpu|E_src1[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[18]~8_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(18)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(22),
	datab => \inst7|cpu|R_src1~20_combout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst7|cpu|E_src1[18]~8_combout\);

-- Location: LCFF_X43_Y27_N25
\inst7|cpu|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[18]~8_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[16]~32_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(18));

-- Location: LCFF_X37_Y27_N19
\inst7|cpu|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[18]~10_combout\,
	sdata => \inst7|cpu|E_src1\(18),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X36_Y27_N12
\inst7|cpu|E_shift_rot_result_nxt[17]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[17]~11_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(18)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(16),
	datad => \inst7|cpu|E_shift_rot_result\(18),
	combout => \inst7|cpu|E_shift_rot_result_nxt[17]~11_combout\);

-- Location: LCFF_X36_Y27_N13
\inst7|cpu|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[17]~11_combout\,
	sdata => \inst7|cpu|E_src1\(17),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X36_Y27_N14
\inst7|cpu|E_shift_rot_result_nxt[16]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[16]~12_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(17)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(15),
	datad => \inst7|cpu|E_shift_rot_result\(17),
	combout => \inst7|cpu|E_shift_rot_result_nxt[16]~12_combout\);

-- Location: LCFF_X36_Y27_N15
\inst7|cpu|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[16]~12_combout\,
	sdata => \inst7|cpu|E_src1\(16),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(16));

-- Location: LCFF_X35_Y27_N29
\inst7|cpu|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[16]~10_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(16),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(16));

-- Location: LCCOMB_X40_Y22_N18
\inst7|cpu|W_rf_wr_data[16]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[16]~26_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte2_data\(0))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (!\inst7|cpu|E_alu_result~16_combout\ & ((\inst7|cpu|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_result~16_combout\,
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|av_ld_byte2_data\(0),
	datad => \inst7|cpu|W_alu_result\(16),
	combout => \inst7|cpu|W_rf_wr_data[16]~26_combout\);

-- Location: LCCOMB_X47_Y27_N22
\inst7|cpu|E_src1[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[14]~12_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(18),
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst7|cpu|R_src1~20_combout\,
	combout => \inst7|cpu|E_src1[14]~12_combout\);

-- Location: LCFF_X47_Y27_N23
\inst7|cpu|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[14]~12_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[12]~24_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(14));

-- Location: LCCOMB_X42_Y27_N30
\inst7|cpu|F_pc[12]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[12]~7_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~28_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_sub~regout\,
	datab => \inst7|cpu|Add1~28_combout\,
	datad => \inst7|cpu|Add2~28_combout\,
	combout => \inst7|cpu|F_pc[12]~7_combout\);

-- Location: LCCOMB_X35_Y27_N0
\inst7|cpu|W_alu_result[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[14]~12_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[14]~14_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|F_pc[12]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[14]~14_combout\,
	datab => \inst7|cpu|F_pc[12]~7_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[14]~12_combout\);

-- Location: LCFF_X35_Y27_N1
\inst7|cpu|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[14]~12_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(14),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(14));

-- Location: LCCOMB_X38_Y22_N6
\inst7|cpu|W_rf_wr_data[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[14]~28_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte1_data\(6))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|W_alu_result\(14) & !\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld~regout\,
	datab => \inst7|cpu|av_ld_byte1_data\(6),
	datac => \inst7|cpu|W_alu_result\(14),
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[14]~28_combout\);

-- Location: LCCOMB_X42_Y25_N10
\inst7|cpu|E_st_data[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_st_data[18]~6_combout\ = (\inst7|cpu|D_iw\(4) & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\inst7|cpu|D_iw\(4) & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|E_st_data[18]~6_combout\);

-- Location: LCFF_X42_Y25_N11
\inst7|cpu|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_st_data[18]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(18));

-- Location: LCCOMB_X44_Y24_N20
\inst7|cmd_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~24_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(18),
	combout => \inst7|cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCCOMB_X38_Y21_N18
\inst7|rsp_xbar_mux_001|src_data[21]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[21]~90_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst7|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[21]~90_combout\);

-- Location: LCCOMB_X37_Y19_N6
\inst7|rsp_xbar_mux_001|src_data[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data\(21) = (\inst7|rsp_xbar_mux_001|src_payload~2_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[21]~90_combout\) # ((\inst7|rsp_xbar_demux|src1_valid~combout\ & \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|rsp_xbar_mux_001|src_payload~2_combout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst7|rsp_xbar_mux_001|src_data[21]~90_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data\(21));

-- Location: LCCOMB_X41_Y20_N10
\inst7|cpu|av_ld_byte2_data[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte2_data[5]~3_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_aligning_data~regout\,
	datab => \inst7|rsp_xbar_mux_001|src_data\(21),
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte2_data[5]~3_combout\);

-- Location: LCCOMB_X34_Y18_N28
\inst7|cmd_xbar_mux|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~29_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(29),
	combout => \inst7|cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCCOMB_X43_Y25_N10
\inst7|cpu|d_writedata[30]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[30]~4_combout\ = (\inst7|cpu|Equal133~0_combout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\inst7|cpu|Equal133~0_combout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst7|cpu|Equal133~0_combout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst7|cpu|d_writedata[30]~4_combout\);

-- Location: LCFF_X43_Y25_N11
\inst7|cpu|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[30]~4_combout\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(30));

-- Location: LCCOMB_X34_Y18_N6
\inst7|cmd_xbar_mux|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~30_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(30),
	combout => \inst7|cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCCOMB_X33_Y24_N0
\inst7|cmd_xbar_mux|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~31_combout\ = (\inst7|cpu|d_writedata\(31) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(31),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~31_combout\);

-- Location: M4K_X26_Y18
\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|onchip_memory|wren~0_combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y20_N22
\inst7|cpu|av_ld_byte3_data_nxt~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~18_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(29)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(29) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(29) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(29),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCCOMB_X41_Y20_N20
\inst7|cpu|av_ld_byte3_data_nxt~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~19_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (((\inst7|cpu|av_fill_bit~1_combout\)))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_ld_byte3_data_nxt~17_combout\) # 
-- ((\inst7|cpu|av_ld_byte3_data_nxt~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte3_data_nxt~17_combout\,
	datab => \inst7|cpu|av_ld_byte3_data_nxt~18_combout\,
	datac => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCFF_X41_Y20_N21
\inst7|cpu|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte3_data_nxt~19_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte3_data\(5));

-- Location: LCFF_X41_Y20_N11
\inst7|cpu|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte2_data[5]~3_combout\,
	sdata => \inst7|cpu|av_ld_byte3_data\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte2_data\(5));

-- Location: LCFF_X40_Y22_N5
\inst7|cpu|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte1_data[5]~4_combout\,
	sdata => \inst7|cpu|av_ld_byte2_data\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst7|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X32_Y24_N22
\inst7|cpu|W_rf_wr_data[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[13]~13_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte1_data\(5))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(13) & ((!\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(13),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|av_ld_byte1_data\(5),
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[13]~13_combout\);

-- Location: LCFF_X42_Y25_N17
\inst7|cpu|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[29]~5_combout\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(29));

-- Location: LCCOMB_X34_Y24_N2
\inst7|cmd_xbar_mux_001|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~30_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(29),
	combout => \inst7|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCFF_X34_Y24_N3
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(29));

-- Location: LCCOMB_X34_Y24_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(29)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(29),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(29),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X41_Y21_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~32_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(31),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCFF_X41_Y21_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X41_Y21_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(28)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(28),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(28),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X41_Y24_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~31_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(30),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCFF_X41_Y24_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X41_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[27]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[27]~25_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(27)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(27),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(27),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[27]~25_combout\);

-- Location: LCCOMB_X36_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~38_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~38_combout\);

-- Location: LCFF_X36_Y23_N27
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(31));

-- Location: LCFF_X36_Y23_N21
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(31),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X36_Y23_N20
\inst7|cpu|av_ld_byte3_data_nxt~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~13_combout\ = (\inst7|rsp_xbar_demux|src1_valid~combout\ & ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(31)) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux|src1_valid~combout\ & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & \inst7|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(31),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: LCCOMB_X37_Y19_N30
\inst7|cpu|av_ld_byte3_data_nxt~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~14_combout\ = (\inst7|cpu|av_ld_byte3_data_nxt~13_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(15),
	datab => \inst7|cpu|av_ld_byte3_data_nxt~13_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X41_Y22_N16
\inst7|cpu|av_ld_byte3_data_nxt~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~29_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|cpu|R_ctrl_ld_signed~regout\ & ((\inst7|cpu|av_fill_bit~0_combout\)))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & 
-- (((\inst7|cpu|av_ld_byte3_data_nxt~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld_signed~regout\,
	datab => \inst7|cpu|av_ld_byte3_data_nxt~14_combout\,
	datac => \inst7|cpu|av_fill_bit~0_combout\,
	datad => \inst7|cpu|av_ld_aligning_data~regout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~29_combout\);

-- Location: LCFF_X41_Y22_N17
\inst7|cpu|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte3_data_nxt~29_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte3_data\(7));

-- Location: LCFF_X41_Y22_N9
\inst7|cpu|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte2_data[7]~1_combout\,
	sdata => \inst7|cpu|av_ld_byte3_data\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte2_data\(7));

-- Location: LCFF_X40_Y22_N7
\inst7|cpu|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte1_data[7]~2_combout\,
	sdata => \inst7|cpu|av_ld_byte2_data\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst7|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X38_Y22_N4
\inst7|cpu|av_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_fill_bit~0_combout\ = (\inst7|cpu|D_iw\(3) & ((\inst7|cpu|D_iw\(4) & (\inst7|cpu|av_ld_byte0_data\(7))) # (!\inst7|cpu|D_iw\(4) & ((\inst7|cpu|av_ld_byte1_data\(7)))))) # (!\inst7|cpu|D_iw\(3) & (\inst7|cpu|av_ld_byte0_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(3),
	datab => \inst7|cpu|av_ld_byte0_data\(7),
	datac => \inst7|cpu|D_iw\(4),
	datad => \inst7|cpu|av_ld_byte1_data\(7),
	combout => \inst7|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X41_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~32_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~32_combout\);

-- Location: LCFF_X41_Y24_N29
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(27));

-- Location: LCFF_X40_Y21_N7
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(27),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X40_Y21_N6
\inst7|cpu|av_ld_byte3_data_nxt~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~22_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(27)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(27) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(27) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(27),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCCOMB_X40_Y21_N20
\inst7|cpu|av_ld_byte3_data_nxt~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~23_combout\ = (\inst7|cpu|av_ld_byte3_data_nxt~22_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(11),
	datab => \inst7|cpu|av_ld_byte3_data_nxt~22_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~23_combout\);

-- Location: LCCOMB_X41_Y22_N24
\inst7|cpu|av_ld_byte3_data_nxt~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte3_data_nxt~32_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|cpu|R_ctrl_ld_signed~regout\ & (\inst7|cpu|av_fill_bit~0_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & 
-- (((\inst7|cpu|av_ld_byte3_data_nxt~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld_signed~regout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datac => \inst7|cpu|av_fill_bit~0_combout\,
	datad => \inst7|cpu|av_ld_byte3_data_nxt~23_combout\,
	combout => \inst7|cpu|av_ld_byte3_data_nxt~32_combout\);

-- Location: LCFF_X41_Y22_N25
\inst7|cpu|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte3_data_nxt~32_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte3_data\(3));

-- Location: LCFF_X41_Y22_N27
\inst7|cpu|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte2_data[3]~5_combout\,
	sdata => \inst7|cpu|av_ld_byte3_data\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte2_data\(3));

-- Location: LCFF_X40_Y22_N13
\inst7|cpu|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte1_data[3]~6_combout\,
	sdata => \inst7|cpu|av_ld_byte2_data\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst7|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X41_Y20_N24
\inst7|cpu|W_rf_wr_data[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[11]~15_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte1_data\(3))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|W_alu_result\(11) & !\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld~regout\,
	datab => \inst7|cpu|av_ld_byte1_data\(3),
	datac => \inst7|cpu|W_alu_result\(11),
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[11]~15_combout\);

-- Location: LCCOMB_X42_Y25_N18
\inst7|cpu|d_writedata[25]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[25]~1_combout\ = (\inst7|cpu|Equal133~0_combout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\inst7|cpu|Equal133~0_combout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst7|cpu|Equal133~0_combout\,
	combout => \inst7|cpu|d_writedata[25]~1_combout\);

-- Location: LCFF_X42_Y25_N19
\inst7|cpu|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[25]~1_combout\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(25));

-- Location: LCCOMB_X34_Y24_N30
\inst7|cmd_xbar_mux_001|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~21_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(25),
	combout => \inst7|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCFF_X34_Y24_N31
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(25));

-- Location: LCCOMB_X34_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[25]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[25]~20_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(25))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(25),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(25),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[25]~20_combout\);

-- Location: LCCOMB_X37_Y20_N14
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~30_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~30_combout\);

-- Location: LCFF_X37_Y20_N15
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(17));

-- Location: LCFF_X37_Y20_N17
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(17),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X37_Y20_N16
\inst7|cpu|F_iw[17]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[17]~37_combout\ = (\inst7|rsp_xbar_demux|src0_valid~combout\ & ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(17)) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- \inst7|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst7|rsp_xbar_demux|src0_valid~combout\ & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[17]~37_combout\);

-- Location: LCCOMB_X35_Y25_N2
\inst7|cpu|F_iw[17]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[17]~38_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & (((\inst7|cpu|F_iw[17]~37_combout\)))) # (!\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|hbreak_enabled~regout\) # ((\inst7|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|hbreak_enabled~regout\,
	datab => \inst7|cpu|D_iw[24]~1_combout\,
	datac => \inst7|cpu|F_iw[17]~37_combout\,
	datad => \inst7|cpu|hbreak_req~0_combout\,
	combout => \inst7|cpu|F_iw[17]~38_combout\);

-- Location: LCFF_X35_Y25_N3
\inst7|cpu|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[17]~38_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(17));

-- Location: LCCOMB_X41_Y25_N24
\inst7|cpu|R_src2_lo[11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[11]~8_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(17))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_lo~0_combout\,
	datab => \inst7|cpu|D_iw\(17),
	datac => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst7|cpu|R_src2_lo[11]~8_combout\);

-- Location: LCFF_X41_Y25_N25
\inst7|cpu|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[11]~8_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(11));

-- Location: LCCOMB_X36_Y27_N0
\inst7|cpu|E_logic_result[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[11]~15_combout\ = (\inst7|cpu|E_src1\(11) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(11)))))) # (!\inst7|cpu|E_src1\(11) & ((\inst7|cpu|E_src2\(11) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src2\(11) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(11),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src2\(11),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[11]~15_combout\);

-- Location: LCCOMB_X34_Y27_N12
\inst7|cpu|W_alu_result[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[11]~15_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[11]~15_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_arith_result[11]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_result[11]~4_combout\,
	datab => \inst7|cpu|E_logic_result[11]~15_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[11]~15_combout\);

-- Location: LCCOMB_X36_Y27_N20
\inst7|cpu|E_shift_rot_result_nxt[11]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[11]~15_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(12)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(10),
	datab => \inst7|cpu|E_shift_rot_result\(12),
	datad => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	combout => \inst7|cpu|E_shift_rot_result_nxt[11]~15_combout\);

-- Location: LCFF_X36_Y27_N21
\inst7|cpu|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[11]~15_combout\,
	sdata => \inst7|cpu|E_src1\(11),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(11));

-- Location: LCFF_X34_Y27_N13
\inst7|cpu|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[11]~15_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(11),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(11));

-- Location: LCCOMB_X34_Y27_N18
\inst7|cmd_xbar_mux|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(47) = (\inst7|cmd_xbar_mux|saved_grant\(0) & ((\inst7|cpu|F_pc\(9)) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|W_alu_result\(11))))) # (!\inst7|cmd_xbar_mux|saved_grant\(0) & (((\inst7|cmd_xbar_mux|saved_grant\(1) & 
-- \inst7|cpu|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cpu|F_pc\(9),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|W_alu_result\(11),
	combout => \inst7|cmd_xbar_mux|src_data\(47));

-- Location: LCFF_X37_Y18_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(1),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81_regout\);

-- Location: LCFF_X38_Y18_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(1),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97_regout\);

-- Location: LCCOMB_X38_Y18_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97_regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65_regout\ & 
-- ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~65_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~97_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\);

-- Location: LCCOMB_X37_Y18_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~113_regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~81_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~138_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\);

-- Location: LCCOMB_X41_Y19_N18
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~141_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~139_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142_combout\);

-- Location: LCFF_X41_Y19_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(1));

-- Location: LCFF_X38_Y19_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(1),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1));

-- Location: LCCOMB_X37_Y20_N24
\inst7|rsp_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_payload~5_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1) & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_payload~5_combout\);

-- Location: LCFF_X27_Y21_N3
\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCFF_X28_Y21_N9
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|jtag_uart|read_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X37_Y20_N2
\inst7|rsp_xbar_mux_001|src_data[17]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[17]~93_combout\ = (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & ((\inst7|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))))) # (!\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[17]~93_combout\);

-- Location: LCCOMB_X37_Y20_N28
\inst7|rsp_xbar_mux_001|src_data[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data\(17) = (\inst7|rsp_xbar_mux_001|src_payload~5_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[17]~93_combout\) # ((\inst7|rsp_xbar_demux|src1_valid~combout\ & \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst7|rsp_xbar_mux_001|src_payload~5_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[17]~93_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data\(17));

-- Location: LCCOMB_X41_Y20_N16
\inst7|cpu|av_ld_byte2_data[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte2_data[1]~6_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_aligning_data~regout\,
	datab => \inst7|rsp_xbar_mux_001|src_data\(17),
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte2_data[1]~6_combout\);

-- Location: LCFF_X41_Y20_N17
\inst7|cpu|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte2_data[1]~6_combout\,
	sdata => \inst7|cpu|av_ld_byte3_data\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte2_data\(1));

-- Location: LCFF_X40_Y22_N11
\inst7|cpu|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte1_data[1]~1_combout\,
	sdata => \inst7|cpu|av_ld_byte2_data\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst7|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X41_Y20_N22
\inst7|cpu|W_rf_wr_data[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[9]~5_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte1_data\(1))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(9) & ((!\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(9),
	datab => \inst7|cpu|av_ld_byte1_data\(1),
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[9]~5_combout\);

-- Location: LCCOMB_X42_Y25_N0
\inst7|cpu|R_src2_lo[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[10]~9_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(16)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_use_imm~regout\,
	datab => \inst7|cpu|R_src2_lo~0_combout\,
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|R_src2_lo[10]~9_combout\);

-- Location: LCFF_X42_Y25_N1
\inst7|cpu|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[10]~9_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(10));

-- Location: LCCOMB_X42_Y28_N4
\inst7|cpu|F_pc[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[8]~15_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~20_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~20_combout\,
	datab => \inst7|cpu|Add2~20_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|F_pc[8]~15_combout\);

-- Location: LCCOMB_X37_Y26_N0
\inst7|cpu|W_alu_result[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[10]~16_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[10]~16_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|F_pc[8]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[10]~16_combout\,
	datab => \inst7|cpu|F_pc[8]~15_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[10]~16_combout\);

-- Location: LCCOMB_X36_Y26_N28
\inst7|cpu|E_shift_rot_result_nxt[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[4]~2_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(5)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(3),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(5),
	combout => \inst7|cpu|E_shift_rot_result_nxt[4]~2_combout\);

-- Location: LCFF_X36_Y26_N29
\inst7|cpu|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[4]~2_combout\,
	sdata => \inst7|cpu|E_src1\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X36_Y26_N0
\inst7|cpu|E_shift_rot_result_nxt[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[5]~21_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(6)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(4),
	datad => \inst7|cpu|E_shift_rot_result\(6),
	combout => \inst7|cpu|E_shift_rot_result_nxt[5]~21_combout\);

-- Location: LCFF_X36_Y26_N1
\inst7|cpu|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[5]~21_combout\,
	sdata => \inst7|cpu|E_src1\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X36_Y26_N30
\inst7|cpu|E_shift_rot_result_nxt[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[6]~20_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(7))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(7),
	datad => \inst7|cpu|E_shift_rot_result\(5),
	combout => \inst7|cpu|E_shift_rot_result_nxt[6]~20_combout\);

-- Location: LCFF_X36_Y26_N31
\inst7|cpu|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[6]~20_combout\,
	sdata => \inst7|cpu|E_src1\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X36_Y26_N20
\inst7|cpu|E_shift_rot_result_nxt[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[7]~19_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(8))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(8),
	datad => \inst7|cpu|E_shift_rot_result\(6),
	combout => \inst7|cpu|E_shift_rot_result_nxt[7]~19_combout\);

-- Location: LCFF_X36_Y26_N21
\inst7|cpu|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[7]~19_combout\,
	sdata => \inst7|cpu|E_src1\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X36_Y26_N26
\inst7|cpu|E_shift_rot_result_nxt[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[8]~18_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(9))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(9),
	datad => \inst7|cpu|E_shift_rot_result\(7),
	combout => \inst7|cpu|E_shift_rot_result_nxt[8]~18_combout\);

-- Location: LCFF_X36_Y26_N27
\inst7|cpu|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[8]~18_combout\,
	sdata => \inst7|cpu|E_src1\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X36_Y26_N8
\inst7|cpu|E_shift_rot_result_nxt[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[9]~17_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(10)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(8),
	datad => \inst7|cpu|E_shift_rot_result\(10),
	combout => \inst7|cpu|E_shift_rot_result_nxt[9]~17_combout\);

-- Location: LCFF_X36_Y26_N9
\inst7|cpu|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[9]~17_combout\,
	sdata => \inst7|cpu|E_src1\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X36_Y26_N6
\inst7|cpu|E_shift_rot_result_nxt[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[10]~16_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(11)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(9),
	datad => \inst7|cpu|E_shift_rot_result\(11),
	combout => \inst7|cpu|E_shift_rot_result_nxt[10]~16_combout\);

-- Location: LCCOMB_X43_Y27_N14
\inst7|cpu|E_src1[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[10]~16_combout\ = (\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (!\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|R_src1~20_combout\,
	combout => \inst7|cpu|E_src1[10]~16_combout\);

-- Location: LCFF_X43_Y27_N15
\inst7|cpu|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[10]~16_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[8]~16_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(10));

-- Location: LCFF_X36_Y26_N7
\inst7|cpu|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[10]~16_combout\,
	sdata => \inst7|cpu|E_src1\(10),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(10));

-- Location: LCFF_X37_Y26_N1
\inst7|cpu|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[10]~16_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(10),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(10));

-- Location: LCCOMB_X34_Y27_N16
\inst7|cmd_xbar_mux|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(46) = (\inst7|cmd_xbar_mux|saved_grant\(0) & ((\inst7|cpu|F_pc\(8)) # ((\inst7|cpu|W_alu_result\(10) & \inst7|cmd_xbar_mux|saved_grant\(1))))) # (!\inst7|cmd_xbar_mux|saved_grant\(0) & (\inst7|cpu|W_alu_result\(10) & 
-- ((\inst7|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cpu|W_alu_result\(10),
	datac => \inst7|cpu|F_pc\(8),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_data\(46));

-- Location: LCCOMB_X36_Y23_N28
\inst7|cpu|F_iw[31]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[31]~51_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(31) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(31),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[31]~51_combout\);

-- Location: LCCOMB_X36_Y23_N18
\inst7|cpu|F_iw[31]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[31]~52_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[31]~51_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	datab => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu|F_iw[31]~51_combout\,
	combout => \inst7|cpu|F_iw[31]~52_combout\);

-- Location: LCFF_X36_Y23_N19
\inst7|cpu|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[31]~52_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(31));

-- Location: LCCOMB_X44_Y27_N30
\inst7|cpu|E_src1[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[6]~20_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|D_iw\(10),
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst7|cpu|E_src1[6]~20_combout\);

-- Location: LCFF_X44_Y27_N31
\inst7|cpu|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[6]~20_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[4]~8_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(6));

-- Location: LCCOMB_X41_Y27_N30
\inst7|cpu|F_pc[4]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[4]~11_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~12_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_sub~regout\,
	datab => \inst7|cpu|Add2~12_combout\,
	datad => \inst7|cpu|Add1~12_combout\,
	combout => \inst7|cpu|F_pc[4]~11_combout\);

-- Location: LCFF_X41_Y27_N31
\inst7|cpu|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[4]~11_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[4]~8_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(4));

-- Location: LCCOMB_X30_Y24_N26
\inst7|cmd_xbar_mux|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(42) = (\inst7|cmd_xbar_mux|saved_grant\(0) & ((\inst7|cpu|F_pc\(4)) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|W_alu_result\(6))))) # (!\inst7|cmd_xbar_mux|saved_grant\(0) & (\inst7|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst7|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|F_pc\(4),
	combout => \inst7|cmd_xbar_mux|src_data\(42));

-- Location: LCCOMB_X30_Y25_N16
\inst7|cmd_xbar_mux|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(33) = (\inst7|cmd_xbar_mux|saved_grant\(0)) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_byteenable\(1),
	combout => \inst7|cmd_xbar_mux|src_data\(33));

-- Location: LCFF_X34_Y21_N9
\inst7|cpu|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata[25]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(9));

-- Location: LCCOMB_X34_Y21_N8
\inst7|cmd_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~12_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(9),
	combout => \inst7|cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X42_Y25_N24
\inst7|cpu|d_writedata[26]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[26]~2_combout\ = (\inst7|cpu|Equal133~0_combout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\inst7|cpu|Equal133~0_combout\ & 
-- (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal133~0_combout\,
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst7|cpu|d_writedata[26]~2_combout\);

-- Location: LCFF_X42_Y25_N25
\inst7|cpu|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[26]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(10));

-- Location: LCCOMB_X30_Y25_N2
\inst7|cmd_xbar_mux|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~16_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(10),
	combout => \inst7|cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X42_Y25_N30
\inst7|cpu|d_writedata[31]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[31]~3_combout\ = (\inst7|cpu|Equal133~0_combout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\inst7|cpu|Equal133~0_combout\ & 
-- (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst7|cpu|Equal133~0_combout\,
	combout => \inst7|cpu|d_writedata[31]~3_combout\);

-- Location: LCFF_X34_Y21_N11
\inst7|cpu|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata[31]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(15));

-- Location: LCCOMB_X34_Y21_N10
\inst7|cmd_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~11_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(15),
	combout => \inst7|cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X35_Y23_N26
\inst7|cpu|F_iw[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[9]~16_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(9) & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(9),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[9]~16_combout\);

-- Location: LCCOMB_X36_Y24_N4
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~19_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~19_combout\);

-- Location: LCFF_X36_Y24_N5
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(9));

-- Location: LCFF_X35_Y23_N5
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X35_Y23_N12
\inst7|cpu|F_iw[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[9]~17_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[9]~16_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(9) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw[24]~1_combout\,
	datab => \inst7|cpu|F_iw[9]~16_combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[9]~17_combout\);

-- Location: LCFF_X35_Y23_N13
\inst7|cpu|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[9]~17_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(9));

-- Location: LCCOMB_X43_Y27_N4
\inst7|cpu|E_src1[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[5]~21_combout\ = (\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst7|cpu|D_iw\(9),
	datad => \inst7|cpu|R_src1~20_combout\,
	combout => \inst7|cpu|E_src1[5]~21_combout\);

-- Location: LCFF_X43_Y27_N5
\inst7|cpu|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[5]~21_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[3]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(5));

-- Location: LCCOMB_X41_Y28_N10
\inst7|cpu|E_arith_result[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[5]~5_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~10_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|Add2~10_combout\,
	datac => \inst7|cpu|Add1~10_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[5]~5_combout\);

-- Location: LCCOMB_X41_Y27_N8
\inst7|cpu|F_pc_no_crst_nxt[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[3]~9_combout\ = (\inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\) # ((\inst7|cpu|F_pc_sel_nxt.10~0_combout\ & ((\inst7|cpu|F_pc_plus_one[3]~6_combout\))) # (!\inst7|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\inst7|cpu|E_arith_result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \inst7|cpu|E_arith_result[5]~5_combout\,
	datad => \inst7|cpu|F_pc_plus_one[3]~6_combout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[3]~9_combout\);

-- Location: LCFF_X41_Y27_N9
\inst7|cpu|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc_no_crst_nxt[3]~9_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(3));

-- Location: LCCOMB_X30_Y24_N24
\inst7|cmd_xbar_mux|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(41) = (\inst7|cpu|W_alu_result\(5) & ((\inst7|cmd_xbar_mux|saved_grant\(1)) # ((\inst7|cmd_xbar_mux|saved_grant\(0) & \inst7|cpu|F_pc\(3))))) # (!\inst7|cpu|W_alu_result\(5) & (((\inst7|cmd_xbar_mux|saved_grant\(0) & 
-- \inst7|cpu|F_pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(5),
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cmd_xbar_mux|saved_grant\(0),
	datad => \inst7|cpu|F_pc\(3),
	combout => \inst7|cmd_xbar_mux|src_data\(41));

-- Location: LCCOMB_X36_Y23_N14
\inst7|cpu|F_iw[30]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[30]~49_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(30) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[30]~49_combout\);

-- Location: LCCOMB_X36_Y23_N4
\inst7|cpu|F_iw[30]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[30]~50_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[30]~49_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datab => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu|F_iw[30]~49_combout\,
	combout => \inst7|cpu|F_iw[30]~50_combout\);

-- Location: LCFF_X36_Y23_N5
\inst7|cpu|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[30]~50_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(30));

-- Location: LCCOMB_X43_Y27_N18
\inst7|cpu|E_src1[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[4]~0_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(8),
	datab => \inst7|cpu|R_src1~20_combout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst7|cpu|E_src1[4]~0_combout\);

-- Location: LCFF_X43_Y27_N19
\inst7|cpu|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[4]~0_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[2]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(4));

-- Location: LCCOMB_X42_Y28_N2
\inst7|cpu|F_pc[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[2]~10_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~8_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~8_combout\,
	datab => \inst7|cpu|Add2~8_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|F_pc[2]~10_combout\);

-- Location: LCFF_X42_Y28_N3
\inst7|cpu|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[2]~10_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[2]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(2));

-- Location: LCCOMB_X30_Y24_N6
\inst7|cmd_xbar_mux|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(40) = (\inst7|cmd_xbar_mux|saved_grant\(0) & ((\inst7|cpu|F_pc\(2)) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|W_alu_result\(4))))) # (!\inst7|cmd_xbar_mux|saved_grant\(0) & (\inst7|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|cpu|F_pc\(2),
	combout => \inst7|cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X30_Y25_N10
\inst7|cmd_xbar_mux|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(32) = (\inst7|cmd_xbar_mux|saved_grant\(0)) # ((\inst7|cpu|d_byteenable\(0) & \inst7|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cpu|d_byteenable\(0),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_data\(32));

-- Location: LCCOMB_X34_Y23_N6
\inst7|cmd_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~8_combout\ = (\inst7|cpu|d_writedata\(5) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(5),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X30_Y20_N4
\inst7|cmd_xbar_mux|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~15_combout\ = (\inst7|cpu|d_writedata\(6) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(6),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X30_Y25_N22
\inst7|cmd_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~13_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(7),
	combout => \inst7|cmd_xbar_mux|src_payload~13_combout\);

-- Location: LCCOMB_X36_Y23_N22
\inst7|rsp_xbar_mux_001|src_data[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[7]~37_combout\ = (\inst7|rsp_xbar_demux|src1_valid~combout\ & ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(7)) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- \inst7|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux|src1_valid~combout\ & (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & \inst7|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(7),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[7]~37_combout\);

-- Location: LCCOMB_X29_Y19_N18
\inst7|spi|tx_holding_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|tx_holding_reg[7]~feeder_combout\ = \inst7|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(7),
	combout => \inst7|spi|tx_holding_reg[7]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N16
\inst7|spi|write_tx_holding\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|write_tx_holding~combout\ = (\inst7|spi|data_wr_strobe~regout\ & ((!\inst7|spi|tx_holding_primed~regout\) # (!\inst7|spi|transmitting~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|data_wr_strobe~regout\,
	datab => \inst7|spi|transmitting~regout\,
	datad => \inst7|spi|tx_holding_primed~regout\,
	combout => \inst7|spi|write_tx_holding~combout\);

-- Location: LCFF_X29_Y19_N19
\inst7|spi|tx_holding_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|tx_holding_reg[7]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_reg\(7));

-- Location: LCCOMB_X29_Y19_N8
\inst7|spi|shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg~1_combout\ = (\inst7|spi|shift_reg[2]~0_combout\ & ((\inst7|spi|tx_holding_reg\(7)))) # (!\inst7|spi|shift_reg[2]~0_combout\ & (\inst7|spi|shift_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|shift_reg[2]~0_combout\,
	datac => \inst7|spi|shift_reg\(6),
	datad => \inst7|spi|tx_holding_reg\(7),
	combout => \inst7|spi|shift_reg~1_combout\);

-- Location: LCCOMB_X28_Y19_N30
\inst7|spi|shift_reg[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg[2]~2_combout\ = (\inst7|spi|write_shift_reg~0_combout\) # ((\inst7|spi|Equal2~1_combout\ & (\inst7|spi|SCLK_reg~regout\ & \inst7|spi|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|write_shift_reg~0_combout\,
	datab => \inst7|spi|Equal2~1_combout\,
	datac => \inst7|spi|SCLK_reg~regout\,
	datad => \inst7|spi|Equal2~0_combout\,
	combout => \inst7|spi|shift_reg[2]~2_combout\);

-- Location: LCFF_X29_Y19_N9
\inst7|spi|shift_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|shift_reg~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|shift_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|shift_reg\(7));

-- Location: LCCOMB_X30_Y19_N10
\inst7|spi|rx_holding_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|rx_holding_reg[7]~feeder_combout\ = \inst7|spi|shift_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|shift_reg\(7),
	combout => \inst7|spi|rx_holding_reg[7]~feeder_combout\);

-- Location: LCCOMB_X28_Y19_N22
\inst7|spi|transmitting~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|transmitting~5_combout\ = (!\inst7|spi|Equal9~1_combout\ & (\inst7|spi|Equal2~1_combout\ & \inst7|spi|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal9~1_combout\,
	datac => \inst7|spi|Equal2~1_combout\,
	datad => \inst7|spi|Equal2~0_combout\,
	combout => \inst7|spi|transmitting~5_combout\);

-- Location: LCFF_X30_Y19_N11
\inst7|spi|rx_holding_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|rx_holding_reg[7]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rx_holding_reg\(7));

-- Location: LCCOMB_X33_Y21_N2
\inst7|spi|p1_data_to_cpu[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[7]~12_combout\ = (\inst7|spi|Equal0~3_combout\ & (\inst7|spi|p1_data_to_cpu[7]~11_combout\)) # (!\inst7|spi|Equal0~3_combout\ & ((\inst7|spi|data_to_cpu[3]~1_combout\ & (\inst7|spi|p1_data_to_cpu[7]~11_combout\)) # 
-- (!\inst7|spi|data_to_cpu[3]~1_combout\ & ((\inst7|spi|rx_holding_reg\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_to_cpu[7]~11_combout\,
	datab => \inst7|spi|rx_holding_reg\(7),
	datac => \inst7|spi|Equal0~3_combout\,
	datad => \inst7|spi|data_to_cpu[3]~1_combout\,
	combout => \inst7|spi|p1_data_to_cpu[7]~12_combout\);

-- Location: LCFF_X33_Y21_N3
\inst7|spi|data_to_cpu[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[7]~12_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(7));

-- Location: LCFF_X35_Y21_N5
\inst7|spi_spi_control_port_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(7),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X35_Y21_N30
\inst7|uart|the_nios_uart_regs|selected_read_data~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data~8_combout\ = (\inst7|uart|the_nios_uart_rx|rx_char_ready~regout\ & (!\inst7|cpu|W_alu_result\(4) & (!\inst7|cpu|W_alu_result\(2) & \inst7|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|rx_char_ready~regout\,
	datab => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data~8_combout\);

-- Location: LCFF_X36_Y21_N13
\inst7|uart|the_nios_uart_rx|rx_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_data\(7));

-- Location: LCCOMB_X36_Y21_N12
\inst7|uart|the_nios_uart_regs|selected_read_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[7]~7_combout\ = (\inst7|spi|Equal0~1_combout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(7)) # ((\inst7|spi|Equal0~2_combout\ & \inst7|uart|the_nios_uart_rx|rx_data\(7))))) # 
-- (!\inst7|spi|Equal0~1_combout\ & (\inst7|spi|Equal0~2_combout\ & (\inst7|uart|the_nios_uart_rx|rx_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~1_combout\,
	datab => \inst7|spi|Equal0~2_combout\,
	datac => \inst7|uart|the_nios_uart_rx|rx_data\(7),
	datad => \inst7|uart|the_nios_uart_regs|tx_data\(7),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[7]~7_combout\);

-- Location: LCCOMB_X35_Y21_N16
\inst7|uart|the_nios_uart_regs|selected_read_data[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[7]~9_combout\ = (\inst7|uart|the_nios_uart_regs|selected_read_data~8_combout\) # ((\inst7|uart|the_nios_uart_regs|selected_read_data[7]~7_combout\) # ((\inst7|uart|the_nios_uart_regs|control_reg\(7) & 
-- \inst7|spi|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|control_reg\(7),
	datab => \inst7|uart|the_nios_uart_regs|selected_read_data~8_combout\,
	datac => \inst7|uart|the_nios_uart_regs|selected_read_data[7]~7_combout\,
	datad => \inst7|spi|Equal0~0_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[7]~9_combout\);

-- Location: LCFF_X35_Y21_N17
\inst7|uart|the_nios_uart_regs|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data[7]~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(7));

-- Location: LCFF_X35_Y21_N3
\inst7|uart_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(7),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X35_Y21_N2
\inst7|rsp_xbar_mux_001|src_data[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[7]~34_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator|av_readdata_pre\(7)) # ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(7) & 
-- \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|av_readdata_pre\(7) & 
-- ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|av_readdata_pre\(7),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(7),
	datad => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[7]~34_combout\);

-- Location: LCCOMB_X35_Y21_N20
\inst7|rsp_xbar_mux_001|src_data[7]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[7]~38_combout\ = (\inst7|rsp_xbar_mux_001|src_data[7]~35_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[7]~36_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[7]~37_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[7]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[7]~35_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[7]~36_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[7]~37_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[7]~34_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[7]~38_combout\);

-- Location: LCFF_X37_Y18_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(7),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87_regout\);

-- Location: LCFF_X37_Y18_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(7),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119_regout\);

-- Location: LCCOMB_X37_Y18_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~148_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~119_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\);

-- Location: LCFF_X38_Y17_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(7),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39_regout\);

-- Location: LCCOMB_X38_Y17_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55feeder_combout\ = \inst7|sdram_controller|za_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(7),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55feeder_combout\);

-- Location: LCFF_X38_Y17_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55_regout\);

-- Location: LCCOMB_X38_Y17_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~150_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~55_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\);

-- Location: LCCOMB_X37_Y19_N20
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~149_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~151_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152_combout\);

-- Location: LCFF_X37_Y19_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(7));

-- Location: LCFF_X37_Y19_N15
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(7),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7));

-- Location: LCCOMB_X38_Y19_N30
\inst7|width_adapter_001|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~6_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7)) # (\inst7|width_adapter_001|data_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(7),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~6_combout\);

-- Location: LCFF_X38_Y19_N31
\inst7|width_adapter_001|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(7));

-- Location: LCCOMB_X37_Y19_N14
\inst7|rsp_xbar_mux_001|src_data[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[7]~33_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(7)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(7),
	datad => \inst7|width_adapter_001|data_reg\(7),
	combout => \inst7|rsp_xbar_mux_001|src_data[7]~33_combout\);

-- Location: LCCOMB_X38_Y22_N30
\inst7|cpu|av_ld_byte0_data_nxt[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data_nxt[7]~2_combout\ = (\inst7|cpu|av_ld_rshift8~1_combout\ & (((\inst7|rsp_xbar_mux_001|src_data[7]~38_combout\) # (\inst7|rsp_xbar_mux_001|src_data[7]~33_combout\)))) # (!\inst7|cpu|av_ld_rshift8~1_combout\ & 
-- (\inst7|cpu|av_ld_byte1_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte1_data\(7),
	datab => \inst7|rsp_xbar_mux_001|src_data[7]~38_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[7]~33_combout\,
	datad => \inst7|cpu|av_ld_rshift8~1_combout\,
	combout => \inst7|cpu|av_ld_byte0_data_nxt[7]~2_combout\);

-- Location: LCCOMB_X40_Y22_N20
\inst7|cpu|av_ld_byte0_data[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data[3]~0_combout\ = (\inst7|cpu|av_ld_rshift8~0_combout\) # (!\inst7|cpu|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_ld_rshift8~0_combout\,
	combout => \inst7|cpu|av_ld_byte0_data[3]~0_combout\);

-- Location: LCFF_X38_Y22_N31
\inst7|cpu|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte0_data_nxt[7]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X38_Y22_N0
\inst7|cpu|W_rf_wr_data[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[7]~6_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte0_data\(7))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|W_alu_result\(7) & ((!\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(7),
	datab => \inst7|cpu|av_ld_byte0_data\(7),
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[7]~6_combout\);

-- Location: LCFF_X34_Y23_N9
\inst7|cpu|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(3));

-- Location: LCCOMB_X29_Y25_N24
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|r_val~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCFF_X46_Y25_N19
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(3));

-- Location: LCCOMB_X28_Y25_N2
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X28_Y25_N28
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: LCFF_X28_Y25_N29
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\);

-- Location: LCCOMB_X45_Y25_N18
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7]~feeder_combout\);

-- Location: LCFF_X45_Y25_N19
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[7]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(7));

-- Location: LCCOMB_X45_Y25_N8
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(7),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCFF_X45_Y25_N9
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X27_Y25_N28
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~regout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X45_Y25_N30
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X45_Y25_N2
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5]~feeder_combout\);

-- Location: LCFF_X45_Y25_N3
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[5]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(5));

-- Location: LCCOMB_X45_Y25_N16
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(5),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCFF_X45_Y25_N17
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LCFF_X46_Y25_N23
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(4));

-- Location: LCCOMB_X46_Y25_N22
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: LCCOMB_X46_Y25_N0
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCFF_X46_Y25_N1
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X46_Y25_N18
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(3),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: LCCOMB_X45_Y25_N20
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout\,
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCFF_X45_Y25_N21
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X27_Y25_N22
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(8),
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~regout\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\);

-- Location: LCFF_X27_Y25_N17
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: LCFF_X27_Y25_N31
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X27_Y25_N6
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: LCFF_X27_Y25_N7
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X45_Y25_N10
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rdata\(6),
	datab => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCFF_X45_Y25_N11
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LCFF_X27_Y25_N1
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: LCFF_X27_Y25_N19
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: LCFF_X27_Y25_N3
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X27_Y25_N12
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: LCFF_X27_Y25_N13
\inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: LCCOMB_X29_Y24_N10
\inst7|jtag_uart|av_readdata[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[6]~7_combout\ = (\inst7|jtag_uart|read_0~regout\ & \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|read_0~regout\,
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	combout => \inst7|jtag_uart|av_readdata[6]~7_combout\);

-- Location: LCFF_X29_Y24_N11
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[6]~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X29_Y24_N30
\inst7|rsp_xbar_mux_001|src_data[6]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[6]~78_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ctr_s1_translator|av_readdata_pre\(6)) # ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6))))) # (!\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(6),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \inst7|rsp_xbar_mux_001|src_data[6]~78_combout\);

-- Location: LCCOMB_X44_Y24_N26
\inst7|cmd_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~16_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(6),
	combout => \inst7|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCFF_X44_Y24_N27
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(6));

-- Location: LCCOMB_X44_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[6]~15_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(6))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(6),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(6),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[6]~15_combout\);

-- Location: LCCOMB_X30_Y20_N26
\inst7|cmd_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~14_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(7),
	combout => \inst7|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCFF_X30_Y20_N27
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(7));

-- Location: LCCOMB_X30_Y20_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[7]~13_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(7)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(7),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(7),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[7]~13_combout\);

-- Location: LCCOMB_X43_Y23_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(11),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: LCFF_X43_Y23_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X38_Y24_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~22_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(11))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(11),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~22_combout\);

-- Location: LCFF_X38_Y24_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X43_Y25_N26
\inst7|cmd_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~15_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(8),
	combout => \inst7|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCFF_X43_Y25_N27
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(8));

-- Location: LCCOMB_X34_Y21_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[8]~14_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(8))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[8]~14_combout\);

-- Location: LCCOMB_X34_Y21_N18
\inst7|cmd_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~13_combout\ = (\inst7|cpu|d_writedata\(9) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(9),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCFF_X34_Y21_N19
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(9));

-- Location: LCCOMB_X42_Y23_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(12),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: LCFF_X42_Y23_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X36_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~20_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(12))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(12),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCFF_X36_Y24_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X34_Y21_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[9]~12_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(9)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(9),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(9),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[9]~12_combout\);

-- Location: LCCOMB_X34_Y21_N26
\inst7|cmd_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~6_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(11),
	combout => \inst7|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCFF_X34_Y21_N27
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(11));

-- Location: LCCOMB_X34_Y21_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[11]~5_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(11)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(11),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(11),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[11]~5_combout\);

-- Location: LCCOMB_X37_Y24_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~17_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~17_combout\);

-- Location: LCCOMB_X37_Y24_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]~5_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~17_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]~5_combout\);

-- Location: LCCOMB_X42_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~82_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~82_combout\);

-- Location: LCFF_X42_Y24_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~82_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.010~regout\);

-- Location: LCCOMB_X43_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]~9_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.010~regout\ 
-- & (\altera_internal_jtag~TDIUTAP\)) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.010~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.010~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(16),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X43_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~71_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(15))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~70_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~70_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(15),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCFF_X43_Y24_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[15]~9_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~71_combout\,
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X43_Y24_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(15),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: LCFF_X43_Y24_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCFF_X37_Y24_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[12]~5_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X30_Y20_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[12]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[12]~7_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(12)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(12),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(12),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[12]~7_combout\);

-- Location: LCFF_X34_Y23_N3
\inst7|cpu|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata[29]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(13));

-- Location: LCCOMB_X34_Y23_N22
\inst7|cmd_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~7_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(13),
	combout => \inst7|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCFF_X34_Y23_N23
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(13));

-- Location: LCCOMB_X34_Y23_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[13]~6_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(13))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(13),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(13),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[13]~6_combout\);

-- Location: LCFF_X30_Y20_N23
\inst7|cpu|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata[30]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(14));

-- Location: LCCOMB_X30_Y20_N30
\inst7|cmd_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~10_combout\ = (\inst7|cpu|d_writedata\(14) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(14),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCFF_X30_Y20_N31
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(14));

-- Location: LCCOMB_X37_Y23_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~18_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCFF_X37_Y23_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X30_Y20_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[14]~9_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(14)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(14),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(14),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[14]~9_combout\);

-- Location: LCCOMB_X34_Y21_N30
\inst7|cmd_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~12_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(15),
	combout => \inst7|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCFF_X34_Y21_N31
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(15));

-- Location: LCCOMB_X34_Y21_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[15]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[15]~11_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(15)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(15),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(15),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[15]~11_combout\);

-- Location: LCCOMB_X34_Y27_N4
\inst7|cmd_xbar_mux_001|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(33) = (\inst7|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst7|cpu|d_byteenable\(1) & \inst7|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_byteenable\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_data\(33));

-- Location: LCFF_X34_Y27_N5
\inst7|cpu|the_nios_CPU_nios2_oci|byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X34_Y24_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[1]~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\) # (\inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(1),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[1]~1_combout\);

-- Location: LCCOMB_X40_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~31_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(12) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(12),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCFF_X40_Y23_N31
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X42_Y23_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~80_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(12)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(12),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X36_Y24_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~16_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(16),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCFF_X36_Y24_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X41_Y23_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~25_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(13) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(13),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCFF_X41_Y23_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X34_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~68_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(13)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(13),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(13),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCCOMB_X42_Y23_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~69_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~68_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~68_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(15),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X25_Y25_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\);

-- Location: LCFF_X42_Y23_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~69_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X42_Y23_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~81_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~80_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~80_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(14),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCFF_X42_Y23_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~81_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X43_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(13),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: LCFF_X43_Y23_N31
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X38_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~24_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(13))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(13),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~24_combout\);

-- Location: LCFF_X38_Y24_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X41_Y24_N0
\inst7|cmd_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~17_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(10),
	combout => \inst7|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: LCFF_X41_Y24_N1
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(10));

-- Location: LCCOMB_X41_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[10]~16_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(10))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(10),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(10),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[10]~16_combout\);

-- Location: LCCOMB_X38_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~22_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~22_combout\);

-- Location: LCFF_X38_Y24_N27
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(6));

-- Location: LCFF_X35_Y23_N21
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X35_Y23_N20
\inst7|rsp_xbar_mux_001|src_data[6]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[6]~80_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(6)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(6) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(6) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(6),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[6]~80_combout\);

-- Location: LCCOMB_X33_Y21_N0
\inst7|rsp_xbar_mux_001|src_data[6]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[6]~81_combout\ = (\inst7|rsp_xbar_mux_001|src_data[6]~79_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[6]~77_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[6]~78_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[6]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[6]~79_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[6]~77_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[6]~78_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[6]~80_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[6]~81_combout\);

-- Location: LCCOMB_X38_Y22_N22
\inst7|cpu|av_ld_byte0_data_nxt[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data_nxt[6]~6_combout\ = (\inst7|cpu|av_ld_rshift8~1_combout\ & ((\inst7|rsp_xbar_mux_001|src_data[6]~76_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[6]~81_combout\)))) # (!\inst7|cpu|av_ld_rshift8~1_combout\ & 
-- (((\inst7|cpu|av_ld_byte1_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_rshift8~1_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[6]~76_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[6]~81_combout\,
	datad => \inst7|cpu|av_ld_byte1_data\(6),
	combout => \inst7|cpu|av_ld_byte0_data_nxt[6]~6_combout\);

-- Location: LCFF_X38_Y22_N23
\inst7|cpu|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte0_data_nxt[6]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X38_Y22_N24
\inst7|cpu|W_rf_wr_data[6]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[6]~17_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte0_data\(6))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|W_alu_result\(6) & !\inst7|cpu|E_alu_result~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_ld~regout\,
	datab => \inst7|cpu|av_ld_byte0_data\(6),
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|E_alu_result~16_combout\,
	combout => \inst7|cpu|W_rf_wr_data[6]~17_combout\);

-- Location: LCCOMB_X44_Y24_N0
\inst7|cpu|E_st_data[23]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_st_data[23]~2_combout\ = (\inst7|cpu|D_iw\(4) & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\inst7|cpu|D_iw\(4) & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst7|cpu|E_st_data[23]~2_combout\);

-- Location: LCFF_X44_Y24_N1
\inst7|cpu|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_st_data[23]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(23));

-- Location: LCCOMB_X44_Y24_N30
\inst7|cmd_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~19_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(23),
	combout => \inst7|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCFF_X44_Y24_N31
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(23));

-- Location: LCCOMB_X44_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[23]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[23]~18_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(23))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(23),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(23),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[23]~18_combout\);

-- Location: LCCOMB_X36_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~17_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~17_combout\);

-- Location: LCFF_X36_Y24_N9
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(16));

-- Location: LCFF_X38_Y21_N25
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(16),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X30_Y25_N18
\inst7|cmd_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~10_combout\ = (\inst7|cpu|d_writedata\(16) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(16),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X41_Y25_N18
\inst7|cpu|E_st_data[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_st_data[19]~5_combout\ = (\inst7|cpu|D_iw\(4) & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19))) # (!\inst7|cpu|D_iw\(4) & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst7|cpu|E_st_data[19]~5_combout\);

-- Location: LCFF_X41_Y25_N19
\inst7|cpu|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_st_data[19]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(19));

-- Location: LCCOMB_X41_Y25_N20
\inst7|cmd_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~22_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(19),
	combout => \inst7|cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X30_Y25_N28
\inst7|cmd_xbar_mux|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~17_combout\ = (\inst7|cpu|d_writedata\(22) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(22),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X30_Y25_N14
\inst7|cmd_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~18_combout\ = (\inst7|cpu|d_writedata\(23) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(23),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~18_combout\);

-- Location: LCCOMB_X38_Y21_N22
\inst7|rsp_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~6_combout\ = (\inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0) & (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst7|rsp_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X38_Y21_N0
\inst7|cpu|F_iw[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[16]~14_combout\ = ((\inst7|rsp_xbar_mux|src_payload~6_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(16)))) # (!\inst7|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw[24]~1_combout\,
	datab => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst7|rsp_xbar_mux|src_payload~6_combout\,
	combout => \inst7|cpu|F_iw[16]~14_combout\);

-- Location: LCFF_X38_Y21_N1
\inst7|cpu|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[16]~14_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(16));

-- Location: LCCOMB_X46_Y26_N28
\inst7|cpu|D_ctrl_force_src2_zero~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_force_src2_zero~0_combout\ = (\inst7|cpu|D_iw\(15) & ((\inst7|cpu|D_iw\(13) & (!\inst7|cpu|D_iw\(14))) # (!\inst7|cpu|D_iw\(13) & ((!\inst7|cpu|D_iw\(16)))))) # (!\inst7|cpu|D_iw\(15) & (\inst7|cpu|D_iw\(13) & ((!\inst7|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(15),
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X46_Y26_N30
\inst7|cpu|D_ctrl_force_src2_zero~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_force_src2_zero~1_combout\ = (\inst7|cpu|D_ctrl_force_src2_zero~0_combout\ & ((\inst7|cpu|D_iw\(11)) # (\inst7|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datab => \inst7|cpu|D_ctrl_force_src2_zero~0_combout\,
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X46_Y26_N24
\inst7|cpu|D_ctrl_force_src2_zero~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_force_src2_zero~2_combout\ = (\inst7|cpu|Equal2~11_combout\) # ((\inst7|cpu|Equal2~5_combout\ & (!\inst7|cpu|D_iw\(12) & \inst7|cpu|D_ctrl_force_src2_zero~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal2~5_combout\,
	datab => \inst7|cpu|Equal2~11_combout\,
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|D_ctrl_force_src2_zero~1_combout\,
	combout => \inst7|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X45_Y27_N20
\inst7|cpu|D_ctrl_force_src2_zero~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_force_src2_zero~4_combout\ = (\inst7|cpu|D_ctrl_force_src2_zero~2_combout\) # ((\inst7|cpu|Equal101~5_combout\) # (!\inst7|cpu|D_ctrl_force_src2_zero~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_ctrl_force_src2_zero~2_combout\,
	datac => \inst7|cpu|Equal101~5_combout\,
	datad => \inst7|cpu|D_ctrl_force_src2_zero~3_combout\,
	combout => \inst7|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCFF_X45_Y27_N21
\inst7|cpu|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_force_src2_zero~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_force_src2_zero~regout\);

-- Location: LCCOMB_X43_Y26_N2
\inst7|cpu|R_src2_hi~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_hi~0_combout\ = (\inst7|cpu|R_ctrl_unsigned_lo_imm16~regout\) # (\inst7|cpu|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|R_ctrl_unsigned_lo_imm16~regout\,
	datad => \inst7|cpu|R_ctrl_force_src2_zero~regout\,
	combout => \inst7|cpu|R_src2_hi~0_combout\);

-- Location: LCFF_X43_Y26_N11
\inst7|cpu|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[17]~6_combout\,
	sdata => \inst7|cpu|D_iw\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(17));

-- Location: LCCOMB_X36_Y27_N24
\inst7|cpu|E_logic_result[17]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[17]~11_combout\ = (\inst7|cpu|E_src1\(17) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(17)))))) # (!\inst7|cpu|E_src1\(17) & ((\inst7|cpu|E_src2\(17) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src2\(17) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src1\(17),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src2\(17),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[17]~11_combout\);

-- Location: LCCOMB_X35_Y27_N10
\inst7|cpu|W_alu_result[17]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[17]~9_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[17]~11_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|F_pc[15]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc[15]~4_combout\,
	datab => \inst7|cpu|E_logic_result[17]~11_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[17]~9_combout\);

-- Location: LCFF_X35_Y27_N11
\inst7|cpu|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[17]~9_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(17),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(17));

-- Location: LCFF_X30_Y17_N15
\inst7|width_adapter|address_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(17),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(17));

-- Location: LCCOMB_X30_Y17_N22
\inst7|width_adapter|out_data[35]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[35]~10_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|address_reg\(17)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|W_alu_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(17),
	datab => \inst7|width_adapter|address_reg\(17),
	datac => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[35]~10_combout\);

-- Location: LCFF_X30_Y17_N23
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[35]~10_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(34));

-- Location: LCCOMB_X30_Y18_N26
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout\ = \inst7|width_adapter|out_data[35]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[35]~10_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout\);

-- Location: LCFF_X30_Y18_N27
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(34));

-- Location: LCCOMB_X31_Y17_N0
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(34))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(34),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(34),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11_combout\);

-- Location: LCFF_X31_Y17_N1
\inst7|sdram_controller|active_addr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(16));

-- Location: LCCOMB_X31_Y17_N14
\inst7|sdram_controller|pending~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~6_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10_combout\ & (\inst7|sdram_controller|active_addr\(17) & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11_combout\ $ (!\inst7|sdram_controller|active_addr\(16))))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10_combout\ & 
-- (!\inst7|sdram_controller|active_addr\(17) & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11_combout\ $ (!\inst7|sdram_controller|active_addr\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[35]~10_combout\,
	datab => \inst7|sdram_controller|active_addr\(17),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[34]~11_combout\,
	datad => \inst7|sdram_controller|active_addr\(16),
	combout => \inst7|sdram_controller|pending~6_combout\);

-- Location: LCCOMB_X35_Y27_N6
\inst7|cpu|W_alu_result[15]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[15]~11_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[15]~13_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|F_pc[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[15]~13_combout\,
	datab => \inst7|cpu|F_pc[13]~6_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[15]~11_combout\);

-- Location: LCFF_X35_Y27_N7
\inst7|cpu|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[15]~11_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(15),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(15));

-- Location: LCFF_X29_Y20_N9
\inst7|width_adapter|address_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(15),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(15));

-- Location: LCCOMB_X29_Y20_N22
\inst7|width_adapter|out_data[33]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[33]~8_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(15))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|width_adapter|address_reg\(15),
	datac => \inst7|cpu|W_alu_result\(15),
	combout => \inst7|width_adapter|out_data[33]~8_combout\);

-- Location: LCFF_X29_Y20_N23
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[33]~8_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(32));

-- Location: LCCOMB_X29_Y17_N16
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]~feeder_combout\ = \inst7|width_adapter|out_data[33]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[33]~8_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]~feeder_combout\);

-- Location: LCFF_X29_Y17_N17
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[32]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(32));

-- Location: LCCOMB_X29_Y17_N2
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(32))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(32),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(32),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9_combout\);

-- Location: LCCOMB_X30_Y17_N26
\inst7|width_adapter|out_data[34]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[34]~7_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(16))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|address_reg\(16),
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|W_alu_result\(16),
	combout => \inst7|width_adapter|out_data[34]~7_combout\);

-- Location: LCFF_X29_Y17_N23
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[34]~7_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(33));

-- Location: LCFF_X30_Y17_N27
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[34]~7_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(33));

-- Location: LCCOMB_X29_Y17_N4
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(33)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(33),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(33),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8_combout\);

-- Location: LCFF_X29_Y17_N5
\inst7|sdram_controller|active_addr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(15));

-- Location: LCFF_X29_Y17_N3
\inst7|sdram_controller|active_addr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(14));

-- Location: LCCOMB_X29_Y17_N18
\inst7|sdram_controller|pending~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~5_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8_combout\ & (\inst7|sdram_controller|active_addr\(15) & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9_combout\ $ (!\inst7|sdram_controller|active_addr\(14))))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8_combout\ & 
-- (!\inst7|sdram_controller|active_addr\(15) & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9_combout\ $ (!\inst7|sdram_controller|active_addr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[33]~8_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[32]~9_combout\,
	datac => \inst7|sdram_controller|active_addr\(15),
	datad => \inst7|sdram_controller|active_addr\(14),
	combout => \inst7|sdram_controller|pending~5_combout\);

-- Location: LCCOMB_X30_Y15_N22
\inst7|sdram_controller|pending~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~10_combout\ = (\inst7|sdram_controller|pending~6_combout\ & \inst7|sdram_controller|pending~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|pending~6_combout\,
	datad => \inst7|sdram_controller|pending~5_combout\,
	combout => \inst7|sdram_controller|pending~10_combout\);

-- Location: LCCOMB_X31_Y15_N30
\inst7|sdram_controller|active_cs_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|active_cs_n~0_combout\ = (!\inst7|sdram_controller|m_state.000000001~regout\ & (\inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ & \inst7|sdram_controller|init_done~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_state.000000001~regout\,
	datac => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|active_cs_n~0_combout\);

-- Location: LCCOMB_X30_Y15_N24
\inst7|sdram_controller|active_cs_n~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|active_cs_n~1_combout\ = (\inst7|sdram_controller|active_cs_n~0_combout\ & ((\inst7|sdram_controller|refresh_request~regout\) # ((!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\ & 
-- \inst7|sdram_controller|active_cs_n~regout\)))) # (!\inst7|sdram_controller|active_cs_n~0_combout\ & (((\inst7|sdram_controller|active_cs_n~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst7|sdram_controller|refresh_request~regout\,
	datac => \inst7|sdram_controller|active_cs_n~regout\,
	datad => \inst7|sdram_controller|active_cs_n~0_combout\,
	combout => \inst7|sdram_controller|active_cs_n~1_combout\);

-- Location: LCFF_X30_Y15_N25
\inst7|sdram_controller|active_cs_n\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_cs_n~regout\);

-- Location: LCCOMB_X37_Y28_N10
\inst7|cpu|W_alu_result[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[21]~5_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[21]~7_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|F_pc[19]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[21]~7_combout\,
	datab => \inst7|cpu|F_pc[19]~0_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[21]~5_combout\);

-- Location: LCFF_X37_Y28_N11
\inst7|cpu|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[21]~5_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(21),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(21));

-- Location: LCCOMB_X32_Y21_N14
\inst7|width_adapter|out_data[39]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[39]~13_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(21))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|address_reg\(21),
	datab => \inst7|cpu|W_alu_result\(21),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[39]~13_combout\);

-- Location: LCCOMB_X31_Y17_N28
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout\ = \inst7|width_adapter|out_data[39]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[39]~13_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout\);

-- Location: LCFF_X31_Y17_N29
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(38));

-- Location: LCFF_X32_Y21_N15
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[39]~13_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(38));

-- Location: LCCOMB_X31_Y17_N18
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(38)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(38),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(38),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14_combout\);

-- Location: LCFF_X31_Y17_N19
\inst7|sdram_controller|active_addr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(20));

-- Location: LCCOMB_X31_Y17_N22
\inst7|sdram_controller|pending~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~8_combout\ = (\inst7|sdram_controller|pending~7_combout\ & (!\inst7|sdram_controller|active_cs_n~regout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14_combout\ $ 
-- (!\inst7|sdram_controller|active_addr\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|pending~7_combout\,
	datab => \inst7|sdram_controller|active_cs_n~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[38]~14_combout\,
	datad => \inst7|sdram_controller|active_addr\(20),
	combout => \inst7|sdram_controller|pending~8_combout\);

-- Location: LCCOMB_X30_Y15_N0
\inst7|sdram_controller|pending\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~combout\ = (((!\inst7|sdram_controller|pending~4_combout\) # (!\inst7|sdram_controller|pending~8_combout\)) # (!\inst7|sdram_controller|pending~10_combout\)) # 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst7|sdram_controller|pending~10_combout\,
	datac => \inst7|sdram_controller|pending~8_combout\,
	datad => \inst7|sdram_controller|pending~4_combout\,
	combout => \inst7|sdram_controller|pending~combout\);

-- Location: LCCOMB_X30_Y15_N16
\inst7|sdram_controller|Selector27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector27~3_combout\ = (!\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|refresh_request~regout\) # ((\inst7|sdram_controller|m_state.000000001~regout\ & \inst7|sdram_controller|pending~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|pending~combout\,
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|Selector27~3_combout\);

-- Location: LCCOMB_X30_Y15_N10
\inst7|sdram_controller|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector27~4_combout\ = (!\inst7|sdram_controller|m_state.000000001~regout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\) # ((\inst7|sdram_controller|refresh_request~regout\) # 
-- (!\inst7|sdram_controller|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst7|sdram_controller|refresh_request~regout\,
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector27~4_combout\);

-- Location: LCCOMB_X30_Y15_N14
\inst7|sdram_controller|Selector27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector27~6_combout\ = (\inst7|sdram_controller|Selector27~5_combout\) # ((\inst7|sdram_controller|Selector31~0_combout\) # ((\inst7|sdram_controller|Selector27~3_combout\) # (\inst7|sdram_controller|Selector27~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector27~5_combout\,
	datab => \inst7|sdram_controller|Selector31~0_combout\,
	datac => \inst7|sdram_controller|Selector27~3_combout\,
	datad => \inst7|sdram_controller|Selector27~4_combout\,
	combout => \inst7|sdram_controller|Selector27~6_combout\);

-- Location: LCFF_X29_Y15_N27
\inst7|sdram_controller|m_state.000010000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector28~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.000010000~regout\);

-- Location: LCCOMB_X31_Y16_N8
\inst7|sdram_controller|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|WideOr9~0_combout\ = (!\inst7|sdram_controller|m_state.000010000~regout\ & !\inst7|sdram_controller|m_state.000001000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|m_state.000001000~regout\,
	combout => \inst7|sdram_controller|WideOr9~0_combout\);

-- Location: LCCOMB_X30_Y15_N26
\inst7|sdram_controller|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector32~0_combout\ = (\inst7|sdram_controller|m_state.100000000~regout\ & !\inst7|sdram_controller|refresh_request~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_state.100000000~regout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|Selector32~0_combout\);

-- Location: LCCOMB_X30_Y15_N28
\inst7|sdram_controller|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector32~1_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\ & (!\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|Selector32~0_combout\) # 
-- (!\inst7|sdram_controller|pending~9_combout\)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\ & (((\inst7|sdram_controller|Selector32~0_combout\) # (!\inst7|sdram_controller|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst7|sdram_controller|pending~9_combout\,
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|Selector32~0_combout\,
	combout => \inst7|sdram_controller|Selector32~1_combout\);

-- Location: LCFF_X30_Y15_N29
\inst7|sdram_controller|m_state.100000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector32~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.100000000~regout\);

-- Location: LCCOMB_X30_Y15_N6
\inst7|sdram_controller|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector33~2_combout\ = (\inst7|sdram_controller|Selector33~1_combout\ & ((\inst7|sdram_controller|pending~9_combout\) # ((!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\) # 
-- (!\inst7|sdram_controller|m_state.100000000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector33~1_combout\,
	datab => \inst7|sdram_controller|pending~9_combout\,
	datac => \inst7|sdram_controller|m_state.100000000~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	combout => \inst7|sdram_controller|Selector33~2_combout\);

-- Location: LCCOMB_X29_Y15_N10
\inst7|sdram_controller|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector34~0_combout\ = (\inst7|sdram_controller|active_rnw~regout\ & (\inst7|sdram_controller|m_state.000000010~regout\ & \inst7|sdram_controller|Selector33~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_rnw~regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datad => \inst7|sdram_controller|Selector33~2_combout\,
	combout => \inst7|sdram_controller|Selector34~0_combout\);

-- Location: LCFF_X29_Y15_N11
\inst7|sdram_controller|m_next.000001000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector34~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller|Selector34~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_next.000001000~regout\);

-- Location: LCCOMB_X29_Y15_N16
\inst7|sdram_controller|Selector27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector27~2_combout\ = (\inst7|sdram_controller|Selector27~0_combout\ & ((\inst7|sdram_controller|m_next.000001000~regout\) # ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\ & 
-- \inst7|sdram_controller|Selector27~1_combout\)))) # (!\inst7|sdram_controller|Selector27~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\ & ((\inst7|sdram_controller|Selector27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector27~0_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\,
	datac => \inst7|sdram_controller|m_next.000001000~regout\,
	datad => \inst7|sdram_controller|Selector27~1_combout\,
	combout => \inst7|sdram_controller|Selector27~2_combout\);

-- Location: LCFF_X29_Y15_N17
\inst7|sdram_controller|m_state.000001000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector27~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.000001000~regout\);

-- Location: LCCOMB_X31_Y16_N30
\inst7|sdram_controller|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector26~1_combout\ = (\inst7|sdram_controller|refresh_request~regout\ & ((\inst7|sdram_controller|m_state.000001000~regout\) # ((\inst7|sdram_controller|m_state.000010000~regout\)))) # 
-- (!\inst7|sdram_controller|refresh_request~regout\ & (\inst7|sdram_controller|m_state.000000100~regout\ & ((\inst7|sdram_controller|m_state.000001000~regout\) # (\inst7|sdram_controller|m_state.000010000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_request~regout\,
	datab => \inst7|sdram_controller|m_state.000001000~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|m_state.000000100~regout\,
	combout => \inst7|sdram_controller|Selector26~1_combout\);

-- Location: LCCOMB_X31_Y16_N4
\inst7|sdram_controller|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector26~0_combout\ = (\inst7|sdram_controller|m_count\(1) & ((\inst7|sdram_controller|m_state.000000100~regout\) # ((\inst7|sdram_controller|m_state.100000000~regout\ & \inst7|sdram_controller|refresh_request~regout\)))) # 
-- (!\inst7|sdram_controller|m_count\(1) & (((\inst7|sdram_controller|m_state.100000000~regout\ & \inst7|sdram_controller|refresh_request~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_count\(1),
	datab => \inst7|sdram_controller|m_state.000000100~regout\,
	datac => \inst7|sdram_controller|m_state.100000000~regout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|Selector26~0_combout\);

-- Location: LCCOMB_X31_Y16_N26
\inst7|sdram_controller|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector26~2_combout\ = (\inst7|sdram_controller|Selector26~0_combout\) # (((!\inst7|sdram_controller|pending~combout\ & \inst7|sdram_controller|Selector26~1_combout\)) # (!\inst7|sdram_controller|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|pending~combout\,
	datab => \inst7|sdram_controller|Selector26~1_combout\,
	datac => \inst7|sdram_controller|Selector26~0_combout\,
	datad => \inst7|sdram_controller|WideOr8~0_combout\,
	combout => \inst7|sdram_controller|Selector26~2_combout\);

-- Location: LCFF_X31_Y16_N27
\inst7|sdram_controller|m_state.000000100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector26~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.000000100~regout\);

-- Location: LCCOMB_X29_Y16_N22
\inst7|sdram_controller|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector30~0_combout\ = (!\inst7|sdram_controller|m_count\(1) & \inst7|sdram_controller|m_state.000100000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_count\(1),
	datad => \inst7|sdram_controller|m_state.000100000~regout\,
	combout => \inst7|sdram_controller|Selector30~0_combout\);

-- Location: LCCOMB_X29_Y16_N0
\inst7|sdram_controller|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector30~1_combout\ = (\inst7|sdram_controller|Selector30~0_combout\) # ((!\inst7|sdram_controller|m_state.000000001~regout\ & (\inst7|sdram_controller|refresh_request~regout\ & \inst7|sdram_controller|init_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|Selector30~0_combout\,
	datac => \inst7|sdram_controller|refresh_request~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector30~1_combout\);

-- Location: LCFF_X29_Y16_N1
\inst7|sdram_controller|m_state.001000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector30~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.001000000~regout\);

-- Location: LCCOMB_X29_Y16_N16
\inst7|sdram_controller|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector33~0_combout\ = (!\inst7|sdram_controller|m_state.001000000~regout\ & (!\inst7|sdram_controller|m_state.000000100~regout\ & !\inst7|sdram_controller|m_state.000100000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_state.001000000~regout\,
	datac => \inst7|sdram_controller|m_state.000000100~regout\,
	datad => \inst7|sdram_controller|m_state.000100000~regout\,
	combout => \inst7|sdram_controller|Selector33~0_combout\);

-- Location: LCCOMB_X29_Y16_N26
\inst7|sdram_controller|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector36~0_combout\ = (\inst7|sdram_controller|Selector38~0_combout\) # (((!\inst7|sdram_controller|m_next~19_combout\ & !\inst7|sdram_controller|WideOr9~0_combout\)) # (!\inst7|sdram_controller|Selector33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_next~19_combout\,
	datab => \inst7|sdram_controller|Selector38~0_combout\,
	datac => \inst7|sdram_controller|Selector33~0_combout\,
	datad => \inst7|sdram_controller|WideOr9~0_combout\,
	combout => \inst7|sdram_controller|Selector36~0_combout\);

-- Location: LCCOMB_X30_Y16_N10
\inst7|sdram_controller|Selector36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector36~1_combout\ = (\inst7|sdram_controller|Selector41~4_combout\ & (((\inst7|sdram_controller|m_next.010000000~regout\) # (\inst7|sdram_controller|refresh_request~regout\)))) # (!\inst7|sdram_controller|Selector41~4_combout\ 
-- & (\inst7|sdram_controller|Selector36~0_combout\ & (\inst7|sdram_controller|m_next.010000000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector41~4_combout\,
	datab => \inst7|sdram_controller|Selector36~0_combout\,
	datac => \inst7|sdram_controller|m_next.010000000~regout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|Selector36~1_combout\);

-- Location: LCFF_X30_Y16_N11
\inst7|sdram_controller|m_next.010000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector36~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_next.010000000~regout\);

-- Location: LCCOMB_X30_Y16_N2
\inst7|sdram_controller|Selector31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector31~1_combout\ = (!\inst7|sdram_controller|m_count\(1) & (\inst7|sdram_controller|m_state.000000100~regout\ & \inst7|sdram_controller|m_next.010000000~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_count\(1),
	datac => \inst7|sdram_controller|m_state.000000100~regout\,
	datad => \inst7|sdram_controller|m_next.010000000~regout\,
	combout => \inst7|sdram_controller|Selector31~1_combout\);

-- Location: LCFF_X30_Y16_N3
\inst7|sdram_controller|m_state.010000000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector31~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.010000000~regout\);

-- Location: LCCOMB_X31_Y16_N28
\inst7|sdram_controller|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|WideOr8~0_combout\ = (!\inst7|sdram_controller|m_state.001000000~regout\ & (!\inst7|sdram_controller|m_state.010000000~regout\ & !\inst7|sdram_controller|m_state.000000010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.001000000~regout\,
	datab => \inst7|sdram_controller|m_state.010000000~regout\,
	datad => \inst7|sdram_controller|m_state.000000010~regout\,
	combout => \inst7|sdram_controller|WideOr8~0_combout\);

-- Location: LCCOMB_X32_Y16_N26
\inst7|sdram_controller|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector20~0_combout\ = (\inst7|sdram_controller|m_state.000000001~regout\ & (((!\inst7|sdram_controller|WideOr8~0_combout\)))) # (!\inst7|sdram_controller|m_state.000000001~regout\ & (\inst7|sdram_controller|i_cmd\(2) & 
-- ((!\inst7|sdram_controller|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|i_cmd\(2),
	datac => \inst7|sdram_controller|WideOr8~0_combout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector20~0_combout\);

-- Location: LCFF_X32_Y16_N27
\inst7|sdram_controller|m_cmd[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector20~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_cmd[2]~_Duplicate_1_regout\);

-- Location: LCCOMB_X31_Y15_N0
\inst7|sdram_controller|always5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|always5~2_combout\ = ((\inst7|sdram_controller|pending~9_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1)) # 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0))))) # (!\inst7|sdram_controller|f_pop~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|f_pop~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	datad => \inst7|sdram_controller|pending~9_combout\,
	combout => \inst7|sdram_controller|always5~2_combout\);

-- Location: LCCOMB_X32_Y16_N8
\inst7|sdram_controller|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|WideOr6~0_combout\ = (!\inst7|sdram_controller|i_state.011~regout\ & \inst7|sdram_controller|i_state.000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|i_state.011~regout\,
	datac => \inst7|sdram_controller|i_state.000~regout\,
	combout => \inst7|sdram_controller|WideOr6~0_combout\);

-- Location: LCCOMB_X32_Y16_N24
\inst7|sdram_controller|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector3~0_combout\ = (\inst7|sdram_controller|WideOr6~0_combout\ & (!\inst7|sdram_controller|i_state.010~regout\ & ((\inst7|sdram_controller|i_cmd\(0)) # (!\inst7|sdram_controller|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.101~regout\,
	datab => \inst7|sdram_controller|WideOr6~0_combout\,
	datac => \inst7|sdram_controller|i_cmd\(0),
	datad => \inst7|sdram_controller|i_state.010~regout\,
	combout => \inst7|sdram_controller|Selector3~0_combout\);

-- Location: LCFF_X32_Y16_N25
\inst7|sdram_controller|i_cmd[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector3~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_cmd\(0));

-- Location: LCCOMB_X32_Y16_N18
\inst7|sdram_controller|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector22~0_combout\ = (!\inst7|sdram_controller|m_state.000000001~regout\ & ((\inst7|sdram_controller|init_done~regout\) # (!\inst7|sdram_controller|i_cmd\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datac => \inst7|sdram_controller|i_cmd\(0),
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector22~0_combout\);

-- Location: LCCOMB_X32_Y16_N20
\inst7|sdram_controller|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector22~1_combout\ = (!\inst7|sdram_controller|Selector22~0_combout\ & ((\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|always5~2_combout\))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- (!\inst7|sdram_controller|WideOr10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|WideOr10~0_combout\,
	datab => \inst7|sdram_controller|always5~2_combout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|Selector22~0_combout\,
	combout => \inst7|sdram_controller|Selector22~1_combout\);

-- Location: LCFF_X32_Y16_N21
\inst7|sdram_controller|m_cmd[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector22~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_cmd[0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X32_Y31_N0
\inst7|sdram_controller|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector8~0_combout\ = (\inst7|sdram_controller|Equal0~3_combout\ & !\inst7|sdram_controller|i_state.000~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|Equal0~3_combout\,
	datad => \inst7|sdram_controller|i_state.000~regout\,
	combout => \inst7|sdram_controller|Selector8~0_combout\);

-- Location: LCFF_X32_Y31_N1
\inst7|sdram_controller|i_state.001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector8~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_state.001~regout\);

-- Location: LCCOMB_X32_Y16_N16
\inst7|sdram_controller|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector2~0_combout\ = (!\inst7|sdram_controller|i_state.001~regout\ & (\inst7|sdram_controller|WideOr6~0_combout\ & ((\inst7|sdram_controller|i_cmd\(1)) # (!\inst7|sdram_controller|i_state.101~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.101~regout\,
	datab => \inst7|sdram_controller|i_state.001~regout\,
	datac => \inst7|sdram_controller|i_cmd\(1),
	datad => \inst7|sdram_controller|WideOr6~0_combout\,
	combout => \inst7|sdram_controller|Selector2~0_combout\);

-- Location: LCFF_X32_Y16_N17
\inst7|sdram_controller|i_cmd[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector2~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_cmd\(1));

-- Location: LCCOMB_X32_Y16_N2
\inst7|sdram_controller|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector21~0_combout\ = (\inst7|sdram_controller|m_state.000000001~regout\ & (\inst7|sdram_controller|m_state.010000000~regout\)) # (!\inst7|sdram_controller|m_state.000000001~regout\ & (((\inst7|sdram_controller|i_cmd\(1) & 
-- !\inst7|sdram_controller|init_done~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|m_state.010000000~regout\,
	datac => \inst7|sdram_controller|i_cmd\(1),
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector21~0_combout\);

-- Location: LCCOMB_X32_Y16_N0
\inst7|sdram_controller|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector21~1_combout\ = (\inst7|sdram_controller|WideOr9~0_combout\ & (((\inst7|sdram_controller|Selector21~0_combout\)))) # (!\inst7|sdram_controller|WideOr9~0_combout\ & (\inst7|sdram_controller|always5~2_combout\ & 
-- ((\inst7|sdram_controller|m_state.000000001~regout\) # (\inst7|sdram_controller|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|always5~2_combout\,
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|Selector21~0_combout\,
	combout => \inst7|sdram_controller|Selector21~1_combout\);

-- Location: LCFF_X32_Y16_N1
\inst7|sdram_controller|m_cmd[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector21~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_cmd[1]~_Duplicate_1_regout\);

-- Location: LCCOMB_X32_Y16_N22
\inst7|sdram_controller|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Equal4~0_combout\ = (!\inst7|sdram_controller|m_cmd[2]~_Duplicate_1_regout\ & (!\inst7|sdram_controller|m_cmd[0]~_Duplicate_1_regout\ & \inst7|sdram_controller|m_cmd[1]~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_cmd[2]~_Duplicate_1_regout\,
	datac => \inst7|sdram_controller|m_cmd[0]~_Duplicate_1_regout\,
	datad => \inst7|sdram_controller|m_cmd[1]~_Duplicate_1_regout\,
	combout => \inst7|sdram_controller|Equal4~0_combout\);

-- Location: LCFF_X32_Y16_N23
\inst7|sdram_controller|rd_valid[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Equal4~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|rd_valid\(0));

-- Location: LCCOMB_X32_Y16_N28
\inst7|sdram_controller|rd_valid[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|rd_valid[1]~feeder_combout\ = \inst7|sdram_controller|rd_valid\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|rd_valid\(0),
	combout => \inst7|sdram_controller|rd_valid[1]~feeder_combout\);

-- Location: LCFF_X32_Y16_N29
\inst7|sdram_controller|rd_valid[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|rd_valid[1]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|rd_valid\(1));

-- Location: LCFF_X35_Y18_N1
\inst7|sdram_controller|rd_valid[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|rd_valid\(1),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|rd_valid\(2));

-- Location: LCFF_X41_Y18_N25
\inst7|sdram_controller|za_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|rd_valid\(2),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|za_valid~regout\);

-- Location: LCCOMB_X41_Y18_N14
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\ & (\inst7|sdram_controller|za_valid~regout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2) $ (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~0_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2),
	datac => \inst7|sdram_controller|za_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\);

-- Location: LCCOMB_X41_Y18_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2_combout\);

-- Location: LCFF_X41_Y18_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|next_full~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\);

-- Location: LCCOMB_X41_Y18_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\ = (\inst7|sdram_controller|za_valid~regout\ & !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|za_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\);

-- Location: LCFF_X41_Y18_N11
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0));

-- Location: LCCOMB_X41_Y18_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1) $ 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0_combout\);

-- Location: LCFF_X41_Y18_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1));

-- Location: LCCOMB_X41_Y18_N30
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) $ 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\);

-- Location: LCFF_X41_Y18_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Add0~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2));

-- Location: LCCOMB_X40_Y18_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2) $ 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2) $ (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(2),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(2),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X41_Y18_N4
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1))))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0) & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1) $ 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(0),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr\(1),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\);

-- Location: LCCOMB_X40_Y18_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|Equal0~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1_combout\);

-- Location: LCFF_X40_Y18_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\);

-- Location: LCFF_X40_Y18_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~regout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\);

-- Location: LCCOMB_X40_Y18_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\) # (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\);

-- Location: LCCOMB_X32_Y22_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\);

-- Location: LCFF_X32_Y22_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X31_Y21_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\ & !\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\)) # 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~0_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal0~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X32_Y22_N22
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\inst7|addr_router_001|src_channel[9]~0_combout\ & (!\inst7|cpu_data_master_translator|read_accepted~regout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & \inst7|cpu|d_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datab => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \inst7|cpu|d_read~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X32_Y22_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\);

-- Location: LCFF_X32_Y22_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4));

-- Location: LCCOMB_X32_Y22_N26
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\);

-- Location: LCFF_X32_Y22_N27
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3));

-- Location: LCCOMB_X32_Y22_N30
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\);

-- Location: LCFF_X32_Y22_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCFF_X31_Y26_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~regout\);

-- Location: LCCOMB_X31_Y26_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst7|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst7|width_adapter|out_endofpacket~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\);

-- Location: LCCOMB_X31_Y26_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\ = \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\);

-- Location: LCFF_X31_Y26_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~regout\);

-- Location: LCCOMB_X32_Y26_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & ((\inst7|width_adapter|out_endofpacket~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][82]~regout\,
	datad => \inst7|width_adapter|out_endofpacket~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\);

-- Location: LCFF_X32_Y26_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~regout\);

-- Location: LCCOMB_X32_Y26_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\inst7|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|out_endofpacket~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][82]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\);

-- Location: LCFF_X32_Y26_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~regout\);

-- Location: LCCOMB_X33_Y26_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\inst7|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datac => \inst7|width_adapter|out_endofpacket~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][82]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\);

-- Location: LCFF_X33_Y26_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~regout\);

-- Location: LCCOMB_X33_Y26_N8
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst7|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst7|width_adapter|out_endofpacket~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][82]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCFF_X33_Y26_N9
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\);

-- Location: LCCOMB_X33_Y22_N28
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst7|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|out_endofpacket~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][82]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCFF_X33_Y22_N29
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\);

-- Location: LCCOMB_X33_Y22_N18
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|width_adapter|out_endofpacket~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|width_adapter|out_endofpacket~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X33_Y22_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\);

-- Location: LCCOMB_X40_Y20_N8
\inst7|width_adapter_001|out_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|out_valid~0_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\) # 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\) # 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|out_valid~0_combout\);

-- Location: LCFF_X43_Y18_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(4),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116_regout\);

-- Location: LCFF_X43_Y18_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(4),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84_regout\);

-- Location: LCFF_X44_Y18_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(4),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100_regout\);

-- Location: LCFF_X44_Y18_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(4),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68_regout\);

-- Location: LCCOMB_X44_Y18_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~68_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\);

-- Location: LCCOMB_X43_Y18_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116_regout\)) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84_regout\))))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~116_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~84_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\);

-- Location: LCFF_X43_Y19_N19
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(4),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52_regout\);

-- Location: LCFF_X43_Y19_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(4),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36_regout\);

-- Location: LCCOMB_X43_Y19_N0
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52_regout\) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\ & (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36_regout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~52_regout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~36_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\);

-- Location: LCCOMB_X41_Y19_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167_combout\);

-- Location: LCFF_X41_Y19_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(4));

-- Location: LCFF_X37_Y19_N1
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(4),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4));

-- Location: LCCOMB_X38_Y19_N22
\inst7|width_adapter_001|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~9_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4)) # (\inst7|width_adapter_001|data_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(4),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~9_combout\);

-- Location: LCFF_X38_Y19_N23
\inst7|width_adapter_001|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(4));

-- Location: LCCOMB_X37_Y19_N0
\inst7|rsp_xbar_mux_001|src_data[4]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[4]~51_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(4)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(4),
	datad => \inst7|width_adapter_001|data_reg\(4),
	combout => \inst7|rsp_xbar_mux_001|src_data[4]~51_combout\);

-- Location: LCCOMB_X33_Y20_N0
\inst7|uart|the_nios_uart_regs|control_wr_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\ = (!\inst7|uart_s1_translator|wait_latency_counter\(1) & (\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\ & (\inst7|cpu_data_master_translator|uav_write~0_combout\ & 
-- \inst7|spi|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|wait_latency_counter\(1),
	datab => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\,
	datac => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst7|spi|Equal0~0_combout\,
	combout => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\);

-- Location: LCFF_X34_Y20_N31
\inst7|uart|the_nios_uart_regs|control_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(4),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(4));

-- Location: LCCOMB_X36_Y20_N22
\inst7|uart|the_nios_uart_regs|tx_data[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|tx_data[4]~feeder_combout\ = \inst7|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(4),
	combout => \inst7|uart|the_nios_uart_regs|tx_data[4]~feeder_combout\);

-- Location: LCFF_X36_Y20_N23
\inst7|uart|the_nios_uart_regs|tx_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|tx_data[4]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|tx_data\(4));

-- Location: LCFF_X36_Y21_N27
\inst7|uart|the_nios_uart_rx|rx_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_data\(4));

-- Location: LCCOMB_X36_Y21_N26
\inst7|uart|the_nios_uart_regs|selected_read_data[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[4]~15_combout\ = (\inst7|spi|Equal0~1_combout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(4)) # ((\inst7|uart|the_nios_uart_rx|rx_data\(4) & \inst7|spi|Equal0~2_combout\)))) # 
-- (!\inst7|spi|Equal0~1_combout\ & (((\inst7|uart|the_nios_uart_rx|rx_data\(4) & \inst7|spi|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~1_combout\,
	datab => \inst7|uart|the_nios_uart_regs|tx_data\(4),
	datac => \inst7|uart|the_nios_uart_rx|rx_data\(4),
	datad => \inst7|spi|Equal0~2_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[4]~15_combout\);

-- Location: LCCOMB_X34_Y20_N14
\inst7|uart|the_nios_uart_regs|selected_read_data[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[4]~17_combout\ = (\inst7|uart|the_nios_uart_regs|selected_read_data~16_combout\) # ((\inst7|uart|the_nios_uart_regs|selected_read_data[4]~15_combout\) # ((\inst7|uart|the_nios_uart_regs|control_reg\(4) & 
-- \inst7|spi|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|selected_read_data~16_combout\,
	datab => \inst7|uart|the_nios_uart_regs|control_reg\(4),
	datac => \inst7|spi|Equal0~0_combout\,
	datad => \inst7|uart|the_nios_uart_regs|selected_read_data[4]~15_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[4]~17_combout\);

-- Location: LCFF_X34_Y20_N15
\inst7|uart|the_nios_uart_regs|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data[4]~17_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(4));

-- Location: LCFF_X34_Y20_N1
\inst7|uart_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(4),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X29_Y19_N14
\inst7|spi|tx_holding_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|tx_holding_reg[0]~feeder_combout\ = \inst7|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(0),
	combout => \inst7|spi|tx_holding_reg[0]~feeder_combout\);

-- Location: LCFF_X29_Y19_N15
\inst7|spi|tx_holding_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|tx_holding_reg[0]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_reg\(0));

-- Location: LCCOMB_X27_Y19_N18
\inst7|spi|MISO_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|MISO_reg~0_combout\ = (\inst7|spi|SCLK_reg~regout\ & (((\inst7|spi|MISO_reg~regout\)))) # (!\inst7|spi|SCLK_reg~regout\ & ((\inst7|spi|Equal2~2_combout\ & (\SPI_MISO~combout\)) # (!\inst7|spi|Equal2~2_combout\ & 
-- ((\inst7|spi|MISO_reg~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_MISO~combout\,
	datab => \inst7|spi|SCLK_reg~regout\,
	datac => \inst7|spi|MISO_reg~regout\,
	datad => \inst7|spi|Equal2~2_combout\,
	combout => \inst7|spi|MISO_reg~0_combout\);

-- Location: LCFF_X27_Y19_N19
\inst7|spi|MISO_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|MISO_reg~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|MISO_reg~regout\);

-- Location: LCCOMB_X29_Y19_N12
\inst7|spi|shift_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg~9_combout\ = (\inst7|spi|shift_reg[2]~0_combout\ & (\inst7|spi|tx_holding_reg\(0))) # (!\inst7|spi|shift_reg[2]~0_combout\ & ((\inst7|spi|MISO_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|shift_reg[2]~0_combout\,
	datac => \inst7|spi|tx_holding_reg\(0),
	datad => \inst7|spi|MISO_reg~regout\,
	combout => \inst7|spi|shift_reg~9_combout\);

-- Location: LCFF_X29_Y19_N13
\inst7|spi|shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|shift_reg~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|shift_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|shift_reg\(0));

-- Location: LCCOMB_X29_Y19_N24
\inst7|spi|shift_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg~8_combout\ = (\inst7|spi|shift_reg[2]~0_combout\ & (\inst7|spi|tx_holding_reg\(1))) # (!\inst7|spi|shift_reg[2]~0_combout\ & ((\inst7|spi|shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|tx_holding_reg\(1),
	datab => \inst7|spi|shift_reg[2]~0_combout\,
	datad => \inst7|spi|shift_reg\(0),
	combout => \inst7|spi|shift_reg~8_combout\);

-- Location: LCFF_X29_Y19_N25
\inst7|spi|shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|shift_reg~8_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|shift_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|shift_reg\(1));

-- Location: LCCOMB_X29_Y19_N30
\inst7|spi|tx_holding_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|tx_holding_reg[2]~feeder_combout\ = \inst7|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(2),
	combout => \inst7|spi|tx_holding_reg[2]~feeder_combout\);

-- Location: LCFF_X29_Y19_N31
\inst7|spi|tx_holding_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|tx_holding_reg[2]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_reg\(2));

-- Location: LCCOMB_X29_Y19_N20
\inst7|spi|shift_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg~7_combout\ = (\inst7|spi|shift_reg[2]~0_combout\ & ((\inst7|spi|tx_holding_reg\(2)))) # (!\inst7|spi|shift_reg[2]~0_combout\ & (\inst7|spi|shift_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|shift_reg[2]~0_combout\,
	datac => \inst7|spi|shift_reg\(1),
	datad => \inst7|spi|tx_holding_reg\(2),
	combout => \inst7|spi|shift_reg~7_combout\);

-- Location: LCFF_X29_Y19_N21
\inst7|spi|shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|shift_reg~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|shift_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|shift_reg\(2));

-- Location: LCCOMB_X29_Y19_N2
\inst7|spi|tx_holding_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|tx_holding_reg[3]~feeder_combout\ = \inst7|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(3),
	combout => \inst7|spi|tx_holding_reg[3]~feeder_combout\);

-- Location: LCFF_X29_Y19_N3
\inst7|spi|tx_holding_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|tx_holding_reg[3]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_reg\(3));

-- Location: LCCOMB_X29_Y19_N16
\inst7|spi|shift_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg~6_combout\ = (\inst7|spi|shift_reg[2]~0_combout\ & ((\inst7|spi|tx_holding_reg\(3)))) # (!\inst7|spi|shift_reg[2]~0_combout\ & (\inst7|spi|shift_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|shift_reg[2]~0_combout\,
	datac => \inst7|spi|shift_reg\(2),
	datad => \inst7|spi|tx_holding_reg\(3),
	combout => \inst7|spi|shift_reg~6_combout\);

-- Location: LCFF_X29_Y19_N17
\inst7|spi|shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|shift_reg~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|shift_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|shift_reg\(3));

-- Location: LCCOMB_X29_Y19_N28
\inst7|spi|shift_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg~5_combout\ = (\inst7|spi|shift_reg[2]~0_combout\ & (\inst7|spi|tx_holding_reg\(4))) # (!\inst7|spi|shift_reg[2]~0_combout\ & ((\inst7|spi|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|tx_holding_reg\(4),
	datab => \inst7|spi|shift_reg[2]~0_combout\,
	datac => \inst7|spi|shift_reg\(3),
	combout => \inst7|spi|shift_reg~5_combout\);

-- Location: LCFF_X29_Y19_N29
\inst7|spi|shift_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|shift_reg~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|shift_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|shift_reg\(4));

-- Location: LCCOMB_X30_Y19_N12
\inst7|spi|rx_holding_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|rx_holding_reg[4]~feeder_combout\ = \inst7|spi|shift_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|shift_reg\(4),
	combout => \inst7|spi|rx_holding_reg[4]~feeder_combout\);

-- Location: LCFF_X30_Y19_N13
\inst7|spi|rx_holding_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|rx_holding_reg[4]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rx_holding_reg\(4));

-- Location: LCCOMB_X33_Y21_N6
\inst7|spi|p1_data_to_cpu[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[4]~20_combout\ = (\inst7|spi|Equal0~3_combout\ & (\inst7|spi|p1_data_to_cpu[4]~19_combout\)) # (!\inst7|spi|Equal0~3_combout\ & ((\inst7|spi|data_to_cpu[3]~1_combout\ & (\inst7|spi|p1_data_to_cpu[4]~19_combout\)) # 
-- (!\inst7|spi|data_to_cpu[3]~1_combout\ & ((\inst7|spi|rx_holding_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_to_cpu[4]~19_combout\,
	datab => \inst7|spi|Equal0~3_combout\,
	datac => \inst7|spi|rx_holding_reg\(4),
	datad => \inst7|spi|data_to_cpu[3]~1_combout\,
	combout => \inst7|spi|p1_data_to_cpu[4]~20_combout\);

-- Location: LCFF_X33_Y21_N7
\inst7|spi|data_to_cpu[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[4]~20_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(4));

-- Location: LCCOMB_X33_Y21_N16
\inst7|spi_spi_control_port_translator|av_readdata_pre[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi_spi_control_port_translator|av_readdata_pre[4]~feeder_combout\ = \inst7|spi|data_to_cpu\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|data_to_cpu\(4),
	combout => \inst7|spi_spi_control_port_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: LCFF_X33_Y21_N17
\inst7|spi_spi_control_port_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi_spi_control_port_translator|av_readdata_pre[4]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X34_Y20_N0
\inst7|rsp_xbar_mux_001|src_data[4]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[4]~52_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator|av_readdata_pre\(4)) # ((\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & 
-- \inst7|spi_spi_control_port_translator|av_readdata_pre\(4))))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0) & ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(4),
	datad => \inst7|spi_spi_control_port_translator|av_readdata_pre\(4),
	combout => \inst7|rsp_xbar_mux_001|src_data[4]~52_combout\);

-- Location: LCCOMB_X23_Y28_N16
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~0_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~0_combout\);

-- Location: LCCOMB_X23_Y28_N24
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~0_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~0_combout\);

-- Location: LCCOMB_X24_Y28_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~0_combout\ & 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~0_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~0_combout\,
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1_combout\);

-- Location: LCCOMB_X23_Y28_N22
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~2_combout\ = ((\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2)))) # 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~2_combout\);

-- Location: LCCOMB_X24_Y28_N20
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~1_combout\ & (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~2_combout\ & 
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|w_mux_outputs1411w~1_combout\,
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~2_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3_combout\);

-- Location: LCCOMB_X24_Y28_N18
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\ = (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\ & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1_combout\) # 
-- ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3_combout\)))) # (!\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\ & 
-- (!\inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & ((\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1_combout\) # 
-- (\inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\,
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~1_combout\,
	datac => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|muxlut_result0w~3_combout\,
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\);

-- Location: LCFF_X24_Y28_N19
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0));

-- Location: LCCOMB_X27_Y22_N0
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder_combout\);

-- Location: LCFF_X27_Y22_N1
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(1));

-- Location: LCCOMB_X27_Y22_N6
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]~feeder_combout\);

-- Location: LCFF_X27_Y22_N7
\inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2));

-- Location: LCCOMB_X27_Y22_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder_combout\);

-- Location: LCFF_X27_Y22_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(95));

-- Location: LCCOMB_X28_Y22_N14
\inst7|data_ch9|read_mux_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(4) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(95) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(95),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch9|read_mux_out\(4));

-- Location: LCFF_X28_Y22_N15
\inst7|data_ch9|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(4));

-- Location: LCFF_X28_Y22_N23
\inst7|data_ch9_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X28_Y22_N18
\inst7|data_ch1|read_mux_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(4) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(15) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(15),
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch1|read_mux_out\(4));

-- Location: LCFF_X28_Y22_N19
\inst7|data_ch1|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(4));

-- Location: LCCOMB_X28_Y22_N28
\inst7|data_ch1_s1_translator|av_readdata_pre[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[4]~feeder_combout\ = \inst7|data_ch1|readdata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(4),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: LCFF_X28_Y22_N29
\inst7|data_ch1_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[4]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X28_Y22_N22
\inst7|rsp_xbar_mux_001|src_data[4]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[4]~54_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch1_s1_translator|av_readdata_pre\(4)) # ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|data_ch9_s1_translator|av_readdata_pre\(4))))) # (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(4),
	datad => \inst7|data_ch1_s1_translator|av_readdata_pre\(4),
	combout => \inst7|rsp_xbar_mux_001|src_data[4]~54_combout\);

-- Location: LCCOMB_X30_Y20_N28
\inst7|cmd_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~2_combout\ = (\inst7|cpu|d_writedata\(1) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(1),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X34_Y23_N8
\inst7|cmd_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~1_combout\ = (\inst7|cpu|d_writedata\(3) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(3),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X41_Y25_N6
\inst7|cmd_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~0_combout\ = (\inst7|cpu|d_writedata\(4) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(4),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~0_combout\);

-- Location: M4K_X26_Y27
\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|onchip_memory|wren~0_combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y20_N0
\inst7|rsp_xbar_mux_001|src_data[4]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[4]~55_combout\ = (\inst7|rsp_xbar_demux|src1_valid~combout\ & ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(4)) # ((\inst7|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))) # (!\inst7|rsp_xbar_demux|src1_valid~combout\ & (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst7|rsp_xbar_mux_001|src_data[4]~55_combout\);

-- Location: LCCOMB_X37_Y20_N20
\inst7|rsp_xbar_mux_001|src_data[4]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[4]~56_combout\ = (\inst7|rsp_xbar_mux_001|src_data[4]~53_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[4]~52_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[4]~54_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[4]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[4]~53_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[4]~52_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[4]~54_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[4]~55_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[4]~56_combout\);

-- Location: LCCOMB_X37_Y20_N26
\inst7|cpu|av_ld_byte0_data_nxt[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data_nxt[4]~5_combout\ = (\inst7|cpu|av_ld_rshift8~1_combout\ & (((\inst7|rsp_xbar_mux_001|src_data[4]~51_combout\) # (\inst7|rsp_xbar_mux_001|src_data[4]~56_combout\)))) # (!\inst7|cpu|av_ld_rshift8~1_combout\ & 
-- (\inst7|cpu|av_ld_byte1_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte1_data\(4),
	datab => \inst7|rsp_xbar_mux_001|src_data[4]~51_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[4]~56_combout\,
	datad => \inst7|cpu|av_ld_rshift8~1_combout\,
	combout => \inst7|cpu|av_ld_byte0_data_nxt[4]~5_combout\);

-- Location: LCFF_X37_Y20_N27
\inst7|cpu|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte0_data_nxt[4]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X37_Y20_N4
\inst7|cpu|W_rf_wr_data[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[4]~12_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte0_data\(4))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (!\inst7|cpu|E_alu_result~16_combout\ & ((\inst7|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_result~16_combout\,
	datab => \inst7|cpu|av_ld_byte0_data\(4),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|cpu|R_ctrl_ld~regout\,
	combout => \inst7|cpu|W_rf_wr_data[4]~12_combout\);

-- Location: LCFF_X30_Y20_N5
\inst7|cpu|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(6));

-- Location: LCFF_X29_Y19_N23
\inst7|spi|tx_holding_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(6),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_reg\(6));

-- Location: LCFF_X29_Y19_N27
\inst7|spi|tx_holding_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|write_tx_holding~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|tx_holding_reg\(5));

-- Location: LCCOMB_X29_Y19_N0
\inst7|spi|shift_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg~4_combout\ = (\inst7|spi|shift_reg[2]~0_combout\ & ((\inst7|spi|tx_holding_reg\(5)))) # (!\inst7|spi|shift_reg[2]~0_combout\ & (\inst7|spi|shift_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|shift_reg[2]~0_combout\,
	datac => \inst7|spi|shift_reg\(4),
	datad => \inst7|spi|tx_holding_reg\(5),
	combout => \inst7|spi|shift_reg~4_combout\);

-- Location: LCFF_X29_Y19_N1
\inst7|spi|shift_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|shift_reg~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|shift_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|shift_reg\(5));

-- Location: LCCOMB_X29_Y19_N4
\inst7|spi|shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|shift_reg~3_combout\ = (\inst7|spi|shift_reg[2]~0_combout\ & (\inst7|spi|tx_holding_reg\(6))) # (!\inst7|spi|shift_reg[2]~0_combout\ & ((\inst7|spi|shift_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|shift_reg[2]~0_combout\,
	datac => \inst7|spi|tx_holding_reg\(6),
	datad => \inst7|spi|shift_reg\(5),
	combout => \inst7|spi|shift_reg~3_combout\);

-- Location: LCFF_X29_Y19_N5
\inst7|spi|shift_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|shift_reg~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|shift_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|shift_reg\(6));

-- Location: LCFF_X30_Y19_N5
\inst7|spi|rx_holding_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|shift_reg\(6),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rx_holding_reg\(6));

-- Location: LCCOMB_X30_Y19_N30
\inst7|spi|EOP~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~3_combout\ = (\inst7|spi|endofpacketvalue_reg\(7) & (\inst7|spi|rx_holding_reg\(7) & (\inst7|spi|rx_holding_reg\(6) $ (!\inst7|spi|endofpacketvalue_reg\(6))))) # (!\inst7|spi|endofpacketvalue_reg\(7) & (!\inst7|spi|rx_holding_reg\(7) & 
-- (\inst7|spi|rx_holding_reg\(6) $ (!\inst7|spi|endofpacketvalue_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(7),
	datab => \inst7|spi|rx_holding_reg\(6),
	datac => \inst7|spi|endofpacketvalue_reg\(6),
	datad => \inst7|spi|rx_holding_reg\(7),
	combout => \inst7|spi|EOP~3_combout\);

-- Location: LCFF_X30_Y19_N9
\inst7|spi|endofpacketvalue_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(5));

-- Location: LCFF_X30_Y19_N15
\inst7|spi|endofpacketvalue_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(4),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(4));

-- Location: LCFF_X30_Y19_N3
\inst7|spi|rx_holding_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|shift_reg\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rx_holding_reg\(5));

-- Location: LCCOMB_X30_Y19_N14
\inst7|spi|EOP~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~2_combout\ = (\inst7|spi|rx_holding_reg\(4) & (\inst7|spi|endofpacketvalue_reg\(4) & (\inst7|spi|endofpacketvalue_reg\(5) $ (!\inst7|spi|rx_holding_reg\(5))))) # (!\inst7|spi|rx_holding_reg\(4) & (!\inst7|spi|endofpacketvalue_reg\(4) & 
-- (\inst7|spi|endofpacketvalue_reg\(5) $ (!\inst7|spi|rx_holding_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|rx_holding_reg\(4),
	datab => \inst7|spi|endofpacketvalue_reg\(5),
	datac => \inst7|spi|endofpacketvalue_reg\(4),
	datad => \inst7|spi|rx_holding_reg\(5),
	combout => \inst7|spi|EOP~2_combout\);

-- Location: LCCOMB_X30_Y19_N22
\inst7|spi|rx_holding_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|rx_holding_reg[1]~feeder_combout\ = \inst7|spi|shift_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|shift_reg\(1),
	combout => \inst7|spi|rx_holding_reg[1]~feeder_combout\);

-- Location: LCFF_X30_Y19_N23
\inst7|spi|rx_holding_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|rx_holding_reg[1]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rx_holding_reg\(1));

-- Location: LCFF_X30_Y19_N29
\inst7|spi|endofpacketvalue_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(0),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(0));

-- Location: LCCOMB_X30_Y19_N0
\inst7|spi|rx_holding_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|rx_holding_reg[0]~feeder_combout\ = \inst7|spi|shift_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|spi|shift_reg\(0),
	combout => \inst7|spi|rx_holding_reg[0]~feeder_combout\);

-- Location: LCFF_X30_Y19_N1
\inst7|spi|rx_holding_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|rx_holding_reg[0]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|transmitting~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|rx_holding_reg\(0));

-- Location: LCCOMB_X30_Y19_N28
\inst7|spi|EOP~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~0_combout\ = (\inst7|spi|endofpacketvalue_reg\(1) & (\inst7|spi|rx_holding_reg\(1) & (\inst7|spi|endofpacketvalue_reg\(0) $ (!\inst7|spi|rx_holding_reg\(0))))) # (!\inst7|spi|endofpacketvalue_reg\(1) & (!\inst7|spi|rx_holding_reg\(1) & 
-- (\inst7|spi|endofpacketvalue_reg\(0) $ (!\inst7|spi|rx_holding_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(1),
	datab => \inst7|spi|rx_holding_reg\(1),
	datac => \inst7|spi|endofpacketvalue_reg\(0),
	datad => \inst7|spi|rx_holding_reg\(0),
	combout => \inst7|spi|EOP~0_combout\);

-- Location: LCCOMB_X30_Y19_N6
\inst7|spi|EOP~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~4_combout\ = (\inst7|spi|EOP~1_combout\ & (\inst7|spi|EOP~3_combout\ & (\inst7|spi|EOP~2_combout\ & \inst7|spi|EOP~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|EOP~1_combout\,
	datab => \inst7|spi|EOP~3_combout\,
	datac => \inst7|spi|EOP~2_combout\,
	datad => \inst7|spi|EOP~0_combout\,
	combout => \inst7|spi|EOP~4_combout\);

-- Location: LCCOMB_X30_Y20_N2
\inst7|spi|EOP~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~5_combout\ = (\inst7|spi|endofpacketvalue_reg\(1) & (\inst7|cpu|d_writedata\(1) & (\inst7|spi|endofpacketvalue_reg\(0) $ (!\inst7|cpu|d_writedata\(0))))) # (!\inst7|spi|endofpacketvalue_reg\(1) & (!\inst7|cpu|d_writedata\(1) & 
-- (\inst7|spi|endofpacketvalue_reg\(0) $ (!\inst7|cpu|d_writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(1),
	datab => \inst7|spi|endofpacketvalue_reg\(0),
	datac => \inst7|cpu|d_writedata\(0),
	datad => \inst7|cpu|d_writedata\(1),
	combout => \inst7|spi|EOP~5_combout\);

-- Location: LCCOMB_X30_Y19_N8
\inst7|spi|EOP~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~7_combout\ = (\inst7|cpu|d_writedata\(4) & (\inst7|spi|endofpacketvalue_reg\(4) & (\inst7|cpu|d_writedata\(5) $ (!\inst7|spi|endofpacketvalue_reg\(5))))) # (!\inst7|cpu|d_writedata\(4) & (!\inst7|spi|endofpacketvalue_reg\(4) & 
-- (\inst7|cpu|d_writedata\(5) $ (!\inst7|spi|endofpacketvalue_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(4),
	datab => \inst7|cpu|d_writedata\(5),
	datac => \inst7|spi|endofpacketvalue_reg\(5),
	datad => \inst7|spi|endofpacketvalue_reg\(4),
	combout => \inst7|spi|EOP~7_combout\);

-- Location: LCFF_X30_Y19_N27
\inst7|spi|endofpacketvalue_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|endofpacketvalue_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|endofpacketvalue_reg\(3));

-- Location: LCCOMB_X30_Y19_N26
\inst7|spi|EOP~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~6_combout\ = (\inst7|spi|endofpacketvalue_reg\(2) & (\inst7|cpu|d_writedata\(2) & (\inst7|cpu|d_writedata\(3) $ (!\inst7|spi|endofpacketvalue_reg\(3))))) # (!\inst7|spi|endofpacketvalue_reg\(2) & (!\inst7|cpu|d_writedata\(2) & 
-- (\inst7|cpu|d_writedata\(3) $ (!\inst7|spi|endofpacketvalue_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|endofpacketvalue_reg\(2),
	datab => \inst7|cpu|d_writedata\(3),
	datac => \inst7|spi|endofpacketvalue_reg\(3),
	datad => \inst7|cpu|d_writedata\(2),
	combout => \inst7|spi|EOP~6_combout\);

-- Location: LCCOMB_X30_Y20_N16
\inst7|spi|EOP~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~9_combout\ = (\inst7|spi|EOP~8_combout\ & (\inst7|spi|EOP~5_combout\ & (\inst7|spi|EOP~7_combout\ & \inst7|spi|EOP~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|EOP~8_combout\,
	datab => \inst7|spi|EOP~5_combout\,
	datac => \inst7|spi|EOP~7_combout\,
	datad => \inst7|spi|EOP~6_combout\,
	combout => \inst7|spi|EOP~9_combout\);

-- Location: LCCOMB_X32_Y20_N20
\inst7|spi|EOP~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~10_combout\ = (\inst7|spi|p1_data_rd_strobe~combout\ & ((\inst7|spi|EOP~4_combout\) # ((\inst7|spi|EOP~9_combout\ & \inst7|spi|p1_data_wr_strobe~combout\)))) # (!\inst7|spi|p1_data_rd_strobe~combout\ & (((\inst7|spi|EOP~9_combout\ & 
-- \inst7|spi|p1_data_wr_strobe~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|p1_data_rd_strobe~combout\,
	datab => \inst7|spi|EOP~4_combout\,
	datac => \inst7|spi|EOP~9_combout\,
	datad => \inst7|spi|p1_data_wr_strobe~combout\,
	combout => \inst7|spi|EOP~10_combout\);

-- Location: LCCOMB_X32_Y19_N26
\inst7|spi|EOP~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|EOP~14_combout\ = (!\inst7|spi|status_wr_strobe~combout\ & ((\inst7|spi|EOP~regout\) # ((\inst7|spi|EOP~13_combout\ & \inst7|spi|EOP~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|EOP~13_combout\,
	datab => \inst7|spi|status_wr_strobe~combout\,
	datac => \inst7|spi|EOP~regout\,
	datad => \inst7|spi|EOP~10_combout\,
	combout => \inst7|spi|EOP~14_combout\);

-- Location: LCFF_X32_Y19_N27
\inst7|spi|EOP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|EOP~14_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|EOP~regout\);

-- Location: LCFF_X32_Y19_N29
\inst7|spi|iEOP_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(9),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|iEOP_reg~regout\);

-- Location: LCFF_X32_Y19_N31
\inst7|spi|iRRDY_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(7),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|iRRDY_reg~regout\);

-- Location: LCCOMB_X32_Y19_N28
\inst7|spi|irq_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|irq_reg~1_combout\ = (\inst7|spi|RRDY~regout\ & ((\inst7|spi|iRRDY_reg~regout\) # ((\inst7|spi|EOP~regout\ & \inst7|spi|iEOP_reg~regout\)))) # (!\inst7|spi|RRDY~regout\ & (\inst7|spi|EOP~regout\ & (\inst7|spi|iEOP_reg~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|RRDY~regout\,
	datab => \inst7|spi|EOP~regout\,
	datac => \inst7|spi|iEOP_reg~regout\,
	datad => \inst7|spi|iRRDY_reg~regout\,
	combout => \inst7|spi|irq_reg~1_combout\);

-- Location: LCCOMB_X32_Y19_N18
\inst7|spi|irq_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|irq_reg~3_combout\ = (\inst7|spi|irq_reg~2_combout\) # ((\inst7|spi|irq_reg~0_combout\) # (\inst7|spi|irq_reg~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|irq_reg~2_combout\,
	datab => \inst7|spi|irq_reg~0_combout\,
	datad => \inst7|spi|irq_reg~1_combout\,
	combout => \inst7|spi|irq_reg~3_combout\);

-- Location: LCFF_X32_Y19_N19
\inst7|spi|irq_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|irq_reg~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|irq_reg~regout\);

-- Location: LCCOMB_X44_Y26_N2
\inst7|cpu|W_ienable_reg_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_ienable_reg_nxt~0_combout\ = (\inst7|cpu|Equal127~0_combout\ & (\inst7|cpu|D_iw\(6) & (\inst7|cpu|E_valid~regout\ & \inst7|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal127~0_combout\,
	datab => \inst7|cpu|D_iw\(6),
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|D_iw\(7),
	combout => \inst7|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: LCFF_X44_Y26_N19
\inst7|cpu|W_ienable_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|E_src1\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_ienable_reg\(3));

-- Location: LCCOMB_X38_Y25_N2
\inst7|cpu|W_ipending_reg_nxt[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_ipending_reg_nxt[3]~0_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(3) & (\inst7|spi|irq_reg~regout\ & \inst7|cpu|W_ienable_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(3),
	datab => \inst7|spi|irq_reg~regout\,
	datad => \inst7|cpu|W_ienable_reg\(3),
	combout => \inst7|cpu|W_ipending_reg_nxt[3]~0_combout\);

-- Location: LCFF_X38_Y25_N3
\inst7|cpu|W_ipending_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_ipending_reg_nxt[3]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_ipending_reg\(3));

-- Location: LCCOMB_X38_Y25_N26
\inst7|cpu|E_control_rd_data[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_control_rd_data[2]~0_combout\ = (\inst7|cpu|D_iw\(8) & (!\inst7|cpu|D_iw\(6) & !\inst7|cpu|D_iw\(7))) # (!\inst7|cpu|D_iw\(8) & (\inst7|cpu|D_iw\(6) & \inst7|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(8),
	datac => \inst7|cpu|D_iw\(6),
	datad => \inst7|cpu|D_iw\(7),
	combout => \inst7|cpu|E_control_rd_data[2]~0_combout\);

-- Location: LCCOMB_X38_Y25_N8
\inst7|cpu|E_control_rd_data[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_control_rd_data[3]~6_combout\ = (\inst7|cpu|E_control_rd_data[2]~0_combout\ & ((\inst7|cpu|D_iw\(8) & ((\inst7|cpu|W_ipending_reg\(3)))) # (!\inst7|cpu|D_iw\(8) & (\inst7|cpu|W_ienable_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_ienable_reg\(3),
	datab => \inst7|cpu|W_ipending_reg\(3),
	datac => \inst7|cpu|D_iw\(8),
	datad => \inst7|cpu|E_control_rd_data[2]~0_combout\,
	combout => \inst7|cpu|E_control_rd_data[3]~6_combout\);

-- Location: LCFF_X38_Y25_N9
\inst7|cpu|W_control_rd_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_control_rd_data[3]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_control_rd_data\(3));

-- Location: LCCOMB_X42_Y21_N2
\inst7|cpu|W_rf_wr_data[3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[3]~10_combout\ = (\inst7|cpu|R_ctrl_rdctl_inst~regout\ & ((\inst7|cpu|W_control_rd_data\(3)))) # (!\inst7|cpu|R_ctrl_rdctl_inst~regout\ & (\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_control_rd_data\(3),
	combout => \inst7|cpu|W_rf_wr_data[3]~10_combout\);

-- Location: LCFF_X37_Y18_N25
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(3),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83_regout\);

-- Location: LCFF_X37_Y18_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(3),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115_regout\);

-- Location: LCCOMB_X37_Y18_N24
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~158_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~83_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~115_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\);

-- Location: LCFF_X38_Y17_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|za_data\(3),
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35_regout\);

-- Location: LCCOMB_X38_Y17_N2
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51feeder_combout\ = \inst7|sdram_controller|za_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|sdram_controller|za_data\(3),
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51feeder_combout\);

-- Location: LCFF_X38_Y17_N3
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51feeder_combout\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51_regout\);

-- Location: LCCOMB_X38_Y17_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\ & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51_regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\ & (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~35_regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~51_regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\);

-- Location: LCCOMB_X41_Y19_N6
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\ & 
-- ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2_combout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~159_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161_combout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162_combout\);

-- Location: LCFF_X41_Y19_N7
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(3));

-- Location: LCFF_X38_Y19_N21
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3));

-- Location: LCCOMB_X38_Y19_N26
\inst7|width_adapter_001|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter_001|data_reg~8_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\ & 
-- (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3)) # (\inst7|width_adapter_001|data_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3),
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~regout\,
	datac => \inst7|width_adapter_001|data_reg\(3),
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	combout => \inst7|width_adapter_001|data_reg~8_combout\);

-- Location: LCFF_X38_Y19_N27
\inst7|width_adapter_001|data_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter_001|data_reg~8_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter_001|data_reg\(3));

-- Location: LCCOMB_X38_Y19_N20
\inst7|rsp_xbar_mux_001|src_data[3]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[3]~45_combout\ = (\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|width_adapter_001|data_reg\(3)) # ((!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\ & 
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout\,
	datab => \inst7|width_adapter_001|out_valid~0_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload\(3),
	datad => \inst7|width_adapter_001|data_reg\(3),
	combout => \inst7|rsp_xbar_mux_001|src_data[3]~45_combout\);

-- Location: LCCOMB_X30_Y22_N20
\inst7|data_ch9|read_mux_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch9|read_mux_out\(3) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(96) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(96),
	datab => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ch9|read_mux_out\(3));

-- Location: LCFF_X30_Y22_N21
\inst7|data_ch9|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch9|read_mux_out\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9|readdata\(3));

-- Location: LCFF_X30_Y22_N1
\inst7|data_ch9_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ch9|readdata\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch9_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X30_Y27_N28
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder_combout\);

-- Location: LCFF_X30_Y27_N29
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2));

-- Location: LCCOMB_X30_Y27_N2
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder_combout\);

-- Location: LCFF_X30_Y27_N3
\inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3));

-- Location: LCCOMB_X30_Y27_N10
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder_combout\ = \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst6|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3),
	combout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder_combout\);

-- Location: LCFF_X30_Y27_N11
\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst|inst6|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder_combout\,
	aclr => \LVDS_PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(16));

-- Location: LCCOMB_X30_Y22_N22
\inst7|data_ch1|read_mux_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1|read_mux_out\(3) = (!\inst7|cpu|W_alu_result\(2) & (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(16) & !\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(16),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_ch1|read_mux_out\(3));

-- Location: LCFF_X30_Y22_N23
\inst7|data_ch1|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1|read_mux_out\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1|readdata\(3));

-- Location: LCCOMB_X30_Y22_N28
\inst7|data_ch1_s1_translator|av_readdata_pre[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_readdata_pre[3]~feeder_combout\ = \inst7|data_ch1|readdata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|data_ch1|readdata\(3),
	combout => \inst7|data_ch1_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: LCFF_X30_Y22_N29
\inst7|data_ch1_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|av_readdata_pre[3]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X30_Y22_N0
\inst7|rsp_xbar_mux_001|src_data[3]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[3]~48_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & ((\inst7|data_ch1_s1_translator|av_readdata_pre\(3)) # ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|data_ch9_s1_translator|av_readdata_pre\(3))))) # (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0) & (\inst7|data_ch9_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_ch9_s1_translator|av_readdata_pre\(3),
	datad => \inst7|data_ch1_s1_translator|av_readdata_pre\(3),
	combout => \inst7|rsp_xbar_mux_001|src_data[3]~48_combout\);

-- Location: LCCOMB_X29_Y23_N28
\inst7|jtag_uart|av_readdata[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_readdata[3]~5_combout\ = (\inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) & \inst7|jtag_uart|read_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	datad => \inst7|jtag_uart|read_0~regout\,
	combout => \inst7|jtag_uart|av_readdata[3]~5_combout\);

-- Location: LCFF_X29_Y23_N29
\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_readdata[3]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X29_Y23_N4
\inst7|data_ctr|read_mux_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr|read_mux_out\(3) = (\inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(6) & (!\inst7|cpu|W_alu_result\(3) & !\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst6|ALTLVDS_RX_component|auto_generated|rx_reg\(6),
	datab => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_ctr|read_mux_out\(3));

-- Location: LCFF_X29_Y23_N5
\inst7|data_ctr|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr|read_mux_out\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr|readdata\(3));

-- Location: LCFF_X29_Y23_N27
\inst7|data_ctr_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_ctr|readdata\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X30_Y24_N22
\inst7|addr_router_001|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal5~0_combout\ = (!\inst7|cpu|W_alu_result\(7) & (\inst7|cpu|W_alu_result\(6) & (!\inst7|cpu|W_alu_result\(5) & \inst7|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(7),
	datab => \inst7|cpu|W_alu_result\(6),
	datac => \inst7|cpu|W_alu_result\(5),
	datad => \inst7|cpu|W_alu_result\(12),
	combout => \inst7|addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X32_Y24_N14
\inst7|addr_router_001|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal5~1_combout\ = (\inst7|addr_router_001|Equal2~1_combout\ & (\inst7|addr_router_001|Equal5~0_combout\ & (\inst7|cpu|W_alu_result\(4) & \inst7|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal2~1_combout\,
	datab => \inst7|addr_router_001|Equal5~0_combout\,
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|addr_router_001|Equal1~2_combout\,
	combout => \inst7|addr_router_001|Equal5~1_combout\);

-- Location: LCCOMB_X33_Y23_N30
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & !\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X33_Y23_N31
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X33_Y23_N14
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst7|data_ctr_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X33_Y23_N15
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X30_Y24_N8
\inst7|addr_router_001|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal7~0_combout\ = (!\inst7|cpu|W_alu_result\(7) & (\inst7|cpu|W_alu_result\(6) & (\inst7|cpu|W_alu_result\(4) & \inst7|addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(7),
	datab => \inst7|cpu|W_alu_result\(6),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|addr_router_001|Equal2~2_combout\,
	combout => \inst7|addr_router_001|Equal7~0_combout\);

-- Location: LCCOMB_X33_Y23_N8
\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|addr_router_001|Equal7~0_combout\ & !\inst7|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|addr_router_001|Equal7~0_combout\,
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X33_Y23_N2
\inst7|data_ctr_s1_translator|wait_latency_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|wait_latency_counter~7_combout\ = (\inst7|data_ctr_s1_translator|wait_latency_counter~6_combout\ & (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- (\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|wait_latency_counter~6_combout\,
	datab => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \inst7|data_ctr_s1_translator|wait_latency_counter~7_combout\);

-- Location: LCFF_X33_Y23_N3
\inst7|data_ctr_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr_s1_translator|wait_latency_counter~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X33_Y23_N26
\inst7|data_ctr_s1_translator|wait_latency_counter[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|wait_latency_counter[0]~4_combout\ = (!\inst7|data_ctr_s1_translator|wait_latency_counter\(1) & (\inst7|data_ctr_s1_translator|wait_latency_counter\(0) $ 
-- (((\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \inst7|cpu_data_master_translator|uav_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|wait_latency_counter\(0),
	datab => \inst7|data_ctr_s1_translator|wait_latency_counter\(1),
	datac => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	combout => \inst7|data_ctr_s1_translator|wait_latency_counter[0]~4_combout\);

-- Location: LCCOMB_X33_Y23_N18
\inst7|data_ctr_s1_translator|read_latency_shift_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|read_latency_shift_reg~4_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg~2_combout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & (\inst7|addr_router_001|Equal5~1_combout\ & 
-- \inst7|data_ctr_s1_translator|wait_latency_counter[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst7|addr_router_001|Equal5~1_combout\,
	datad => \inst7|data_ctr_s1_translator|wait_latency_counter[0]~4_combout\,
	combout => \inst7|data_ctr_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: LCFF_X33_Y23_N19
\inst7|data_ctr_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ctr_s1_translator|read_latency_shift_reg~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y23_N26
\inst7|rsp_xbar_mux_001|src_data[3]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[3]~47_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)) # ((\inst7|data_ctr_s1_translator|av_readdata_pre\(3) & 
-- \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst7|data_ctr_s1_translator|av_readdata_pre\(3) & \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datac => \inst7|data_ctr_s1_translator|av_readdata_pre\(3),
	datad => \inst7|data_ctr_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[3]~47_combout\);

-- Location: LCCOMB_X35_Y23_N28
\inst7|rsp_xbar_mux_001|src_data[3]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[3]~49_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(3)) # ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(3) & 
-- \inst7|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(3) & ((\inst7|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(3),
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[3]~49_combout\);

-- Location: LCCOMB_X33_Y21_N14
\inst7|rsp_xbar_mux_001|src_data[3]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[3]~50_combout\ = (\inst7|rsp_xbar_mux_001|src_data[3]~46_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[3]~48_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[3]~47_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[3]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[3]~46_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[3]~48_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[3]~47_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[3]~49_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[3]~50_combout\);

-- Location: LCCOMB_X42_Y21_N0
\inst7|cpu|av_ld_byte0_data_nxt[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data_nxt[3]~4_combout\ = (\inst7|cpu|av_ld_rshift8~1_combout\ & (((\inst7|rsp_xbar_mux_001|src_data[3]~45_combout\) # (\inst7|rsp_xbar_mux_001|src_data[3]~50_combout\)))) # (!\inst7|cpu|av_ld_rshift8~1_combout\ & 
-- (\inst7|cpu|av_ld_byte1_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte1_data\(3),
	datab => \inst7|rsp_xbar_mux_001|src_data[3]~45_combout\,
	datac => \inst7|cpu|av_ld_rshift8~1_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[3]~50_combout\,
	combout => \inst7|cpu|av_ld_byte0_data_nxt[3]~4_combout\);

-- Location: LCFF_X42_Y21_N1
\inst7|cpu|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte0_data_nxt[3]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X42_Y21_N20
\inst7|cpu|W_rf_wr_data[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[3]~11_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte0_data\(3))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (!\inst7|cpu|R_ctrl_br_cmp~regout\ & (\inst7|cpu|W_rf_wr_data[3]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datab => \inst7|cpu|W_rf_wr_data[3]~10_combout\,
	datac => \inst7|cpu|R_ctrl_ld~regout\,
	datad => \inst7|cpu|av_ld_byte0_data\(3),
	combout => \inst7|cpu|W_rf_wr_data[3]~11_combout\);

-- Location: LCCOMB_X43_Y25_N12
\inst7|cpu|d_writedata[28]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[28]~6_combout\ = (\inst7|cpu|Equal133~0_combout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\inst7|cpu|Equal133~0_combout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst7|cpu|Equal133~0_combout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst7|cpu|d_writedata[28]~6_combout\);

-- Location: LCFF_X43_Y25_N13
\inst7|cpu|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[28]~6_combout\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(28));

-- Location: LCCOMB_X34_Y21_N16
\inst7|cmd_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~28_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(28),
	combout => \inst7|cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCCOMB_X41_Y21_N20
\inst7|cpu|F_iw[28]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[28]~45_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(28) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(28),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[28]~45_combout\);

-- Location: LCCOMB_X40_Y21_N30
\inst7|cpu|F_iw[28]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[28]~46_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[28]~45_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datab => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu|F_iw[28]~45_combout\,
	combout => \inst7|cpu|F_iw[28]~46_combout\);

-- Location: LCFF_X40_Y21_N31
\inst7|cpu|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[28]~46_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(28));

-- Location: LCCOMB_X44_Y26_N14
\inst7|cpu|R_src1[30]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[30]~26_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\inst7|cpu|E_valid~regout\) # (!\inst7|cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \inst7|cpu|R_src1[30]~26_combout\);

-- Location: LCFF_X44_Y26_N15
\inst7|cpu|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[30]~26_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(30));

-- Location: LCFF_X41_Y26_N29
\inst7|cpu|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[30]~28_combout\,
	sdata => \inst7|cpu|E_src1\(30),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X36_Y26_N22
\inst7|cpu|E_shift_rot_result_nxt[31]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[31]~26_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_fill_bit~0_combout\)) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \inst7|cpu|E_shift_rot_result\(30),
	combout => \inst7|cpu|E_shift_rot_result_nxt[31]~26_combout\);

-- Location: LCFF_X36_Y26_N23
\inst7|cpu|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[31]~26_combout\,
	sdata => \inst7|cpu|E_src1\(31),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X36_Y26_N14
\inst7|cpu|E_shift_rot_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_fill_bit~0_combout\ = (!\inst7|cpu|R_ctrl_shift_logical~regout\ & ((\inst7|cpu|R_ctrl_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(0))) # (!\inst7|cpu|R_ctrl_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_logical~regout\,
	datab => \inst7|cpu|R_ctrl_rot_right~regout\,
	datac => \inst7|cpu|E_shift_rot_result\(0),
	datad => \inst7|cpu|E_shift_rot_result\(31),
	combout => \inst7|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X36_Y26_N4
\inst7|cpu|E_shift_rot_result_nxt[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[0]~24_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(1)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \inst7|cpu|E_shift_rot_result\(1),
	combout => \inst7|cpu|E_shift_rot_result_nxt[0]~24_combout\);

-- Location: LCCOMB_X44_Y26_N16
\inst7|cpu|R_src1[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1[0]~23_combout\ = (!\inst7|cpu|R_src1~21_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\inst7|cpu|E_valid~regout\) # (!\inst7|cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~21_combout\,
	datab => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst7|cpu|R_src1[0]~23_combout\);

-- Location: LCFF_X44_Y26_N17
\inst7|cpu|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src1[0]~23_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(0));

-- Location: LCFF_X36_Y26_N5
\inst7|cpu|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[0]~24_combout\,
	sdata => \inst7|cpu|E_src1\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X36_Y26_N10
\inst7|cpu|E_shift_rot_result_nxt[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[1]~22_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(2)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(0),
	datad => \inst7|cpu|E_shift_rot_result\(2),
	combout => \inst7|cpu|E_shift_rot_result_nxt[1]~22_combout\);

-- Location: LCFF_X36_Y26_N11
\inst7|cpu|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[1]~22_combout\,
	sdata => \inst7|cpu|E_src1\(1),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X36_Y26_N2
\inst7|cpu|E_shift_rot_result_nxt[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[2]~1_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(3))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_shift_rot_result\(3),
	datab => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datad => \inst7|cpu|E_shift_rot_result\(1),
	combout => \inst7|cpu|E_shift_rot_result_nxt[2]~1_combout\);

-- Location: LCFF_X36_Y26_N3
\inst7|cpu|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[2]~1_combout\,
	sdata => \inst7|cpu|E_src1\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(2));

-- Location: LCFF_X37_Y28_N3
\inst7|cpu|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[2]~2_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(2));

-- Location: LCFF_X36_Y20_N11
\inst7|uart|the_nios_uart_regs|control_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(1),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(1));

-- Location: LCFF_X35_Y21_N29
\inst7|uart|the_nios_uart_regs|control_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(7),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(7));

-- Location: LCCOMB_X37_Y21_N10
\inst7|uart|the_nios_uart_rx|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|WideOr0~0_combout\ = (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8)) # ((\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # 
-- ((\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	datab => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datac => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \inst7|uart|the_nios_uart_rx|WideOr0~0_combout\);

-- Location: LCCOMB_X36_Y21_N28
\inst7|uart|the_nios_uart_rx|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|WideOr0~1_combout\ = (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # ((\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # 
-- ((\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3)) # (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datab => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datac => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \inst7|uart|the_nios_uart_rx|WideOr0~1_combout\);

-- Location: LCCOMB_X36_Y21_N14
\inst7|uart|the_nios_uart_rx|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|WideOr0~2_combout\ = (\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # ((\inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # 
-- ((\inst7|uart|the_nios_uart_rx|WideOr0~0_combout\) # (\inst7|uart|the_nios_uart_rx|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datab => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datac => \inst7|uart|the_nios_uart_rx|WideOr0~0_combout\,
	datad => \inst7|uart|the_nios_uart_rx|WideOr0~1_combout\,
	combout => \inst7|uart|the_nios_uart_rx|WideOr0~2_combout\);

-- Location: LCCOMB_X33_Y19_N28
\inst7|spi|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|Equal0~4_combout\ = (!\inst7|cpu|W_alu_result\(2) & (!\inst7|cpu|W_alu_result\(4) & \inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(2),
	datab => \inst7|cpu|W_alu_result\(4),
	datac => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|spi|Equal0~4_combout\);

-- Location: LCCOMB_X33_Y20_N16
\inst7|uart|the_nios_uart_regs|status_wr_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\ = (!\inst7|uart_s1_translator|wait_latency_counter\(1) & (\inst7|cpu_data_master_translator|uav_write~0_combout\ & (\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\ & 
-- \inst7|spi|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|wait_latency_counter\(1),
	datab => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\,
	datad => \inst7|spi|Equal0~4_combout\,
	combout => \inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\);

-- Location: LCCOMB_X36_Y21_N4
\inst7|uart|the_nios_uart_rx|framing_error~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|framing_error~1_combout\ = (!\inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\ & ((\inst7|uart|the_nios_uart_rx|framing_error~regout\) # ((\inst7|uart|the_nios_uart_rx|framing_error~0_combout\ & 
-- \inst7|uart|the_nios_uart_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|framing_error~0_combout\,
	datab => \inst7|uart|the_nios_uart_rx|WideOr0~2_combout\,
	datac => \inst7|uart|the_nios_uart_rx|framing_error~regout\,
	datad => \inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\,
	combout => \inst7|uart|the_nios_uart_rx|framing_error~1_combout\);

-- Location: LCFF_X36_Y21_N5
\inst7|uart|the_nios_uart_rx|framing_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|framing_error~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|framing_error~regout\);

-- Location: LCCOMB_X35_Y21_N28
\inst7|uart|the_nios_uart_regs|qualified_irq~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|qualified_irq~3_combout\ = (\inst7|uart|the_nios_uart_rx|rx_char_ready~regout\ & ((\inst7|uart|the_nios_uart_regs|control_reg\(7)) # ((\inst7|uart|the_nios_uart_regs|control_reg\(1) & 
-- \inst7|uart|the_nios_uart_rx|framing_error~regout\)))) # (!\inst7|uart|the_nios_uart_rx|rx_char_ready~regout\ & (\inst7|uart|the_nios_uart_regs|control_reg\(1) & ((\inst7|uart|the_nios_uart_rx|framing_error~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|rx_char_ready~regout\,
	datab => \inst7|uart|the_nios_uart_regs|control_reg\(1),
	datac => \inst7|uart|the_nios_uart_regs|control_reg\(7),
	datad => \inst7|uart|the_nios_uart_rx|framing_error~regout\,
	combout => \inst7|uart|the_nios_uart_regs|qualified_irq~3_combout\);

-- Location: LCCOMB_X33_Y20_N2
\inst7|uart|the_nios_uart_tx|tx_overrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|tx_overrun~0_combout\ = (!\inst7|uart_s1_translator|end_begintransfer~regout\ & \inst7|uart|the_nios_uart_tx|tx_ready~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart_s1_translator|end_begintransfer~regout\,
	datad => \inst7|uart|the_nios_uart_tx|tx_ready~regout\,
	combout => \inst7|uart|the_nios_uart_tx|tx_overrun~0_combout\);

-- Location: LCCOMB_X33_Y20_N4
\inst7|uart|the_nios_uart_tx|tx_overrun~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|tx_overrun~1_combout\ = (!\inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\ & ((\inst7|uart|the_nios_uart_tx|tx_overrun~regout\) # ((\inst7|uart|the_nios_uart_tx|tx_overrun~0_combout\ & 
-- \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\,
	datab => \inst7|uart|the_nios_uart_tx|tx_overrun~0_combout\,
	datac => \inst7|uart|the_nios_uart_tx|tx_overrun~regout\,
	datad => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~1_combout\,
	combout => \inst7|uart|the_nios_uart_tx|tx_overrun~1_combout\);

-- Location: LCFF_X33_Y20_N5
\inst7|uart|the_nios_uart_tx|tx_overrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|tx_overrun~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|tx_overrun~regout\);

-- Location: LCFF_X34_Y20_N29
\inst7|uart|the_nios_uart_regs|control_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(5),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(5));

-- Location: LCCOMB_X34_Y20_N30
\inst7|uart|the_nios_uart_regs|qualified_irq~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|qualified_irq~0_combout\ = (\inst7|uart|the_nios_uart_tx|tx_shift_empty~regout\ & (\inst7|uart|the_nios_uart_tx|tx_overrun~regout\ & (\inst7|uart|the_nios_uart_regs|control_reg\(4)))) # 
-- (!\inst7|uart|the_nios_uart_tx|tx_shift_empty~regout\ & ((\inst7|uart|the_nios_uart_regs|control_reg\(5)) # ((\inst7|uart|the_nios_uart_tx|tx_overrun~regout\ & \inst7|uart|the_nios_uart_regs|control_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|tx_shift_empty~regout\,
	datab => \inst7|uart|the_nios_uart_tx|tx_overrun~regout\,
	datac => \inst7|uart|the_nios_uart_regs|control_reg\(4),
	datad => \inst7|uart|the_nios_uart_regs|control_reg\(5),
	combout => \inst7|uart|the_nios_uart_regs|qualified_irq~0_combout\);

-- Location: LCFF_X35_Y21_N9
\inst7|uart|the_nios_uart_regs|control_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(8));

-- Location: LCCOMB_X35_Y21_N22
\inst7|uart|the_nios_uart_rx|rx_overrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|rx_overrun~0_combout\ = (!\inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\ & ((\inst7|uart|the_nios_uart_rx|rx_overrun~regout\) # ((\inst7|uart|the_nios_uart_rx|rx_char_ready~regout\ & 
-- \inst7|uart|the_nios_uart_rx|got_new_char~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|rx_char_ready~regout\,
	datab => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	datac => \inst7|uart|the_nios_uart_rx|rx_overrun~regout\,
	datad => \inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\,
	combout => \inst7|uart|the_nios_uart_rx|rx_overrun~0_combout\);

-- Location: LCFF_X35_Y21_N23
\inst7|uart|the_nios_uart_rx|rx_overrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|rx_overrun~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_overrun~regout\);

-- Location: LCCOMB_X36_Y21_N2
\inst7|uart|the_nios_uart_rx|break_detect~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|break_detect~0_combout\ = (!\inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\ & ((\inst7|uart|the_nios_uart_rx|break_detect~regout\) # ((\inst7|uart|the_nios_uart_rx|got_new_char~combout\ & 
-- !\inst7|uart|the_nios_uart_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	datab => \inst7|uart|the_nios_uart_rx|WideOr0~2_combout\,
	datac => \inst7|uart|the_nios_uart_rx|break_detect~regout\,
	datad => \inst7|uart|the_nios_uart_regs|status_wr_strobe~0_combout\,
	combout => \inst7|uart|the_nios_uart_rx|break_detect~0_combout\);

-- Location: LCFF_X36_Y21_N3
\inst7|uart|the_nios_uart_rx|break_detect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|break_detect~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|break_detect~regout\);

-- Location: LCCOMB_X35_Y21_N0
\inst7|uart|the_nios_uart_regs|status_reg[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|status_reg[8]~0_combout\ = (\inst7|uart|the_nios_uart_rx|framing_error~regout\) # ((\inst7|uart|the_nios_uart_rx|rx_overrun~regout\) # ((\inst7|uart|the_nios_uart_tx|tx_overrun~regout\) # 
-- (\inst7|uart|the_nios_uart_rx|break_detect~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_rx|framing_error~regout\,
	datab => \inst7|uart|the_nios_uart_rx|rx_overrun~regout\,
	datac => \inst7|uart|the_nios_uart_tx|tx_overrun~regout\,
	datad => \inst7|uart|the_nios_uart_rx|break_detect~regout\,
	combout => \inst7|uart|the_nios_uart_regs|status_reg[8]~0_combout\);

-- Location: LCCOMB_X35_Y21_N8
\inst7|uart|the_nios_uart_regs|qualified_irq~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|qualified_irq~2_combout\ = (\inst7|uart|the_nios_uart_regs|qualified_irq~1_combout\) # ((\inst7|uart|the_nios_uart_regs|qualified_irq~0_combout\) # ((\inst7|uart|the_nios_uart_regs|control_reg\(8) & 
-- \inst7|uart|the_nios_uart_regs|status_reg[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|qualified_irq~1_combout\,
	datab => \inst7|uart|the_nios_uart_regs|qualified_irq~0_combout\,
	datac => \inst7|uart|the_nios_uart_regs|control_reg\(8),
	datad => \inst7|uart|the_nios_uart_regs|status_reg[8]~0_combout\,
	combout => \inst7|uart|the_nios_uart_regs|qualified_irq~2_combout\);

-- Location: LCCOMB_X35_Y21_N24
\inst7|uart|the_nios_uart_regs|qualified_irq\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|qualified_irq~combout\ = (\inst7|uart|the_nios_uart_regs|qualified_irq~3_combout\) # ((\inst7|uart|the_nios_uart_regs|qualified_irq~2_combout\) # ((\inst7|uart|the_nios_uart_regs|control_reg\(6) & 
-- !\inst7|uart|the_nios_uart_tx|tx_ready~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_regs|control_reg\(6),
	datab => \inst7|uart|the_nios_uart_regs|qualified_irq~3_combout\,
	datac => \inst7|uart|the_nios_uart_tx|tx_ready~regout\,
	datad => \inst7|uart|the_nios_uart_regs|qualified_irq~2_combout\,
	combout => \inst7|uart|the_nios_uart_regs|qualified_irq~combout\);

-- Location: LCFF_X35_Y21_N25
\inst7|uart|the_nios_uart_regs|irq\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|qualified_irq~combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|irq~regout\);

-- Location: LCCOMB_X44_Y26_N24
\inst7|cpu|W_ienable_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_ienable_reg[2]~feeder_combout\ = \inst7|cpu|E_src1\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|E_src1\(2),
	combout => \inst7|cpu|W_ienable_reg[2]~feeder_combout\);

-- Location: LCFF_X44_Y26_N25
\inst7|cpu|W_ienable_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_ienable_reg[2]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_ienable_reg\(2));

-- Location: LCCOMB_X38_Y25_N4
\inst7|cpu|W_ipending_reg_nxt[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_ipending_reg_nxt[2]~1_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(2) & (\inst7|uart|the_nios_uart_regs|irq~regout\ & \inst7|cpu|W_ienable_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(2),
	datab => \inst7|uart|the_nios_uart_regs|irq~regout\,
	datac => \inst7|cpu|W_ienable_reg\(2),
	combout => \inst7|cpu|W_ipending_reg_nxt[2]~1_combout\);

-- Location: LCFF_X38_Y25_N5
\inst7|cpu|W_ipending_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_ipending_reg_nxt[2]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_ipending_reg\(2));

-- Location: LCCOMB_X38_Y25_N0
\inst7|cpu|E_control_rd_data[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_control_rd_data[2]~1_combout\ = (\inst7|cpu|E_control_rd_data[2]~0_combout\ & ((\inst7|cpu|D_iw\(8) & ((\inst7|cpu|W_ipending_reg\(2)))) # (!\inst7|cpu|D_iw\(8) & (\inst7|cpu|W_ienable_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_ienable_reg\(2),
	datab => \inst7|cpu|W_ipending_reg\(2),
	datac => \inst7|cpu|D_iw\(8),
	datad => \inst7|cpu|E_control_rd_data[2]~0_combout\,
	combout => \inst7|cpu|E_control_rd_data[2]~1_combout\);

-- Location: LCFF_X38_Y25_N1
\inst7|cpu|W_control_rd_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_control_rd_data[2]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_control_rd_data\(2));

-- Location: LCCOMB_X42_Y22_N2
\inst7|cpu|W_rf_wr_data[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[2]~0_combout\ = (\inst7|cpu|R_ctrl_rdctl_inst~regout\ & ((\inst7|cpu|W_control_rd_data\(2)))) # (!\inst7|cpu|R_ctrl_rdctl_inst~regout\ & (\inst7|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(2),
	datac => \inst7|cpu|W_control_rd_data\(2),
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|W_rf_wr_data[2]~0_combout\);

-- Location: LCCOMB_X42_Y22_N28
\inst7|cpu|W_rf_wr_data[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[2]~1_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte0_data\(2))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((!\inst7|cpu|R_ctrl_br_cmp~regout\ & \inst7|cpu|W_rf_wr_data[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte0_data\(2),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|W_rf_wr_data[2]~0_combout\,
	combout => \inst7|cpu|W_rf_wr_data[2]~1_combout\);

-- Location: LCCOMB_X43_Y25_N14
\inst7|cpu|d_writedata[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[24]~0_combout\ = (\inst7|cpu|Equal133~0_combout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\inst7|cpu|Equal133~0_combout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|Equal133~0_combout\,
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst7|cpu|d_writedata[24]~0_combout\);

-- Location: LCCOMB_X43_Y25_N0
\inst7|cpu|d_writedata[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[24]~feeder_combout\ = \inst7|cpu|d_writedata[24]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata[24]~0_combout\,
	combout => \inst7|cpu|d_writedata[24]~feeder_combout\);

-- Location: LCFF_X43_Y25_N1
\inst7|cpu|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[24]~feeder_combout\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(24));

-- Location: LCCOMB_X31_Y18_N0
\inst7|cmd_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~19_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(24),
	combout => \inst7|cmd_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X40_Y21_N12
\inst7|cpu|F_iw[27]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[27]~41_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(27) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[27]~41_combout\);

-- Location: LCCOMB_X40_Y21_N16
\inst7|cpu|F_iw[27]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[27]~42_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[27]~41_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datab => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu|F_iw[27]~41_combout\,
	combout => \inst7|cpu|F_iw[27]~42_combout\);

-- Location: LCFF_X40_Y21_N17
\inst7|cpu|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[27]~42_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(27));

-- Location: LCCOMB_X43_Y27_N10
\inst7|cpu|E_src1[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[8]~18_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(12),
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst7|cpu|R_src1~20_combout\,
	combout => \inst7|cpu|E_src1[8]~18_combout\);

-- Location: LCFF_X43_Y27_N11
\inst7|cpu|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[8]~18_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[6]~12_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(8));

-- Location: LCCOMB_X36_Y27_N18
\inst7|cpu|E_logic_result[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[8]~18_combout\ = (\inst7|cpu|E_src2\(8) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(8)))))) # (!\inst7|cpu|E_src2\(8) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(8)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src2\(8),
	datad => \inst7|cpu|E_src1\(8),
	combout => \inst7|cpu|E_logic_result[8]~18_combout\);

-- Location: LCCOMB_X34_Y27_N24
\inst7|cpu|W_alu_result[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[8]~18_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[8]~18_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|F_pc[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc[6]~13_combout\,
	datab => \inst7|cpu|E_logic_result[8]~18_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[8]~18_combout\);

-- Location: LCFF_X34_Y27_N25
\inst7|cpu|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[8]~18_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(8));

-- Location: LCCOMB_X32_Y24_N12
\inst7|addr_router_001|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal2~2_combout\ = (\inst7|addr_router_001|Equal2~0_combout\ & (!\inst7|cpu|W_alu_result\(8) & (\inst7|cpu|W_alu_result\(12) & \inst7|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal2~0_combout\,
	datab => \inst7|cpu|W_alu_result\(8),
	datac => \inst7|cpu|W_alu_result\(12),
	datad => \inst7|addr_router_001|Equal1~2_combout\,
	combout => \inst7|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X30_Y24_N10
\inst7|addr_router_001|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal4~1_combout\ = (!\inst7|cpu|W_alu_result\(7) & (\inst7|cpu|W_alu_result\(6) & (!\inst7|cpu|W_alu_result\(4) & \inst7|addr_router_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(7),
	datab => \inst7|cpu|W_alu_result\(6),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|addr_router_001|Equal2~2_combout\,
	combout => \inst7|addr_router_001|Equal4~1_combout\);

-- Location: LCCOMB_X31_Y23_N22
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|cpu_data_master_translator|uav_write~0_combout\ & 
-- (!\inst7|cpu|W_alu_result\(5) & \inst7|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst7|cpu|W_alu_result\(5),
	datad => \inst7|addr_router_001|Equal4~1_combout\,
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X30_Y26_N2
\inst7|data_clk_s1_translator|wait_latency_counter[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X31_Y23_N28
\inst7|data_clk_s1_translator|wait_latency_counter[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator|wait_latency_counter[0]~1_combout\ = (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu|W_alu_result\(5) & (\inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- \inst7|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu|W_alu_result\(5),
	datac => \inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \inst7|addr_router_001|Equal4~1_combout\,
	combout => \inst7|data_clk_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X31_Y23_N24
\inst7|data_clk_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator|wait_latency_counter~2_combout\ = (\inst7|data_clk_s1_translator|wait_latency_counter[0]~1_combout\ & ((\inst7|data_clk_s1_translator|wait_latency_counter\(0) & 
-- (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & !\inst7|data_clk_s1_translator|wait_latency_counter\(1))) # (!\inst7|data_clk_s1_translator|wait_latency_counter\(0) & 
-- ((\inst7|data_clk_s1_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator|wait_latency_counter\(0),
	datab => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst7|data_clk_s1_translator|wait_latency_counter\(1),
	datad => \inst7|data_clk_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst7|data_clk_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X31_Y23_N25
\inst7|data_clk_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk_s1_translator|wait_latency_counter~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X31_Y23_N18
\inst7|data_clk_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator|wait_latency_counter~3_combout\ = (\inst7|data_clk_s1_translator|wait_latency_counter[0]~1_combout\ & (!\inst7|data_clk_s1_translator|wait_latency_counter\(0) & ((\inst7|data_clk_s1_translator|wait_latency_counter\(1)) # 
-- (!\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator|wait_latency_counter\(1),
	datab => \inst7|data_clk_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst7|data_clk_s1_translator|wait_latency_counter\(0),
	datad => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst7|data_clk_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X31_Y23_N19
\inst7|data_clk_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk_s1_translator|wait_latency_counter~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X31_Y23_N16
\inst7|data_clk|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk|always1~0_combout\ = (\inst7|cpu|W_alu_result\(3) & (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\inst7|data_clk_s1_translator|wait_latency_counter\(1) & 
-- !\inst7|data_clk_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \inst7|data_clk_s1_translator|wait_latency_counter\(1),
	datad => \inst7|data_clk_s1_translator|wait_latency_counter\(0),
	combout => \inst7|data_clk|always1~0_combout\);

-- Location: LCCOMB_X30_Y23_N24
\inst7|data_clk|edge_capture~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk|edge_capture~1_combout\ = (\inst7|data_clk|edge_capture~0_combout\ & ((!\inst7|cpu|W_alu_result\(2)) # (!\inst7|data_clk|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|data_clk|edge_capture~0_combout\,
	datac => \inst7|data_clk|always1~0_combout\,
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|data_clk|edge_capture~1_combout\);

-- Location: LCFF_X30_Y23_N25
\inst7|data_clk|edge_capture\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk|edge_capture~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk|edge_capture~regout\);

-- Location: LCCOMB_X44_Y26_N28
\inst7|cpu|W_ienable_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_ienable_reg[1]~feeder_combout\ = \inst7|cpu|E_src1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|E_src1\(1),
	combout => \inst7|cpu|W_ienable_reg[1]~feeder_combout\);

-- Location: LCFF_X44_Y26_N29
\inst7|cpu|W_ienable_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_ienable_reg[1]~feeder_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_ienable_reg\(1));

-- Location: LCCOMB_X37_Y23_N12
\inst7|cmd_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~4_combout\ = (\inst7|cpu|d_writedata\(1) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(1),
	datad => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCFF_X37_Y23_N13
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(1));

-- Location: LCCOMB_X37_Y25_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]~2_combout\ = !\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(1),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]~2_combout\);

-- Location: LCCOMB_X36_Y25_N22
\inst7|cmd_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~0_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|hbreak_enabled~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|hbreak_enabled~regout\,
	combout => \inst7|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCFF_X36_Y25_N23
\inst7|cpu|the_nios_CPU_nios2_oci|debugaccess\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|debugaccess~regout\);

-- Location: LCCOMB_X33_Y25_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|write~regout\ & \inst7|cpu|the_nios_CPU_nios2_oci|debugaccess~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|write~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|debugaccess~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0_combout\);

-- Location: LCCOMB_X37_Y25_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(0) & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(0),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: LCFF_X37_Y25_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X38_Y25_N30
\inst7|cpu|W_ipending_reg_nxt[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_ipending_reg_nxt[1]~2_combout\ = (\inst7|data_clk|irq_mask~regout\ & (\inst7|data_clk|edge_capture~regout\ & (\inst7|cpu|W_ienable_reg\(1) & !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk|irq_mask~regout\,
	datab => \inst7|data_clk|edge_capture~regout\,
	datac => \inst7|cpu|W_ienable_reg\(1),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(1),
	combout => \inst7|cpu|W_ipending_reg_nxt[1]~2_combout\);

-- Location: LCFF_X38_Y25_N31
\inst7|cpu|W_ipending_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_ipending_reg_nxt[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_ipending_reg\(1));

-- Location: LCCOMB_X38_Y25_N28
\inst7|cpu|E_control_rd_data[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_control_rd_data[1]~2_combout\ = (\inst7|cpu|E_control_rd_data[2]~0_combout\ & ((\inst7|cpu|D_iw\(8) & ((\inst7|cpu|W_ipending_reg\(1)))) # (!\inst7|cpu|D_iw\(8) & (\inst7|cpu|W_ienable_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_ienable_reg\(1),
	datab => \inst7|cpu|W_ipending_reg\(1),
	datac => \inst7|cpu|D_iw\(8),
	datad => \inst7|cpu|E_control_rd_data[2]~0_combout\,
	combout => \inst7|cpu|E_control_rd_data[1]~2_combout\);

-- Location: LCFF_X38_Y25_N29
\inst7|cpu|W_control_rd_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_control_rd_data[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_control_rd_data\(1));

-- Location: LCCOMB_X42_Y22_N30
\inst7|cpu|W_rf_wr_data[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[1]~3_combout\ = (\inst7|cpu|R_ctrl_rdctl_inst~regout\ & ((\inst7|cpu|W_control_rd_data\(1)))) # (!\inst7|cpu|R_ctrl_rdctl_inst~regout\ & (\inst7|cpu|W_alu_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(1),
	datab => \inst7|cpu|W_control_rd_data\(1),
	datad => \inst7|cpu|R_ctrl_rdctl_inst~regout\,
	combout => \inst7|cpu|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X42_Y22_N24
\inst7|cpu|W_rf_wr_data[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[1]~4_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (\inst7|cpu|av_ld_byte0_data\(1))) # (!\inst7|cpu|R_ctrl_ld~regout\ & (((!\inst7|cpu|R_ctrl_br_cmp~regout\ & \inst7|cpu|W_rf_wr_data[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_byte0_data\(1),
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|W_rf_wr_data[1]~3_combout\,
	combout => \inst7|cpu|W_rf_wr_data[1]~4_combout\);

-- Location: LCCOMB_X41_Y25_N22
\inst7|cpu|E_st_data[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_st_data[21]~3_combout\ = (\inst7|cpu|D_iw\(4) & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21))) # (!\inst7|cpu|D_iw\(4) & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst7|cpu|E_st_data[21]~3_combout\);

-- Location: LCFF_X41_Y25_N23
\inst7|cpu|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_st_data[21]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(21));

-- Location: LCCOMB_X44_Y24_N2
\inst7|cmd_xbar_mux_001|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~27_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(21),
	combout => \inst7|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: LCFF_X44_Y24_N3
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(21));

-- Location: LCCOMB_X44_Y24_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[21]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[21]~26_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(21))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(21),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(21),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[21]~26_combout\);

-- Location: LCCOMB_X37_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~25_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~25_combout\);

-- Location: LCFF_X37_Y24_N25
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(23));

-- Location: LCFF_X38_Y20_N15
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(23),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X38_Y20_N28
\inst7|cpu|F_iw[23]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[23]~28_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(23),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[23]~28_combout\);

-- Location: LCCOMB_X38_Y20_N18
\inst7|cpu|F_iw[23]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[23]~29_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[23]~28_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst7|cpu|D_iw[24]~1_combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \inst7|cpu|F_iw[23]~28_combout\,
	combout => \inst7|cpu|F_iw[23]~29_combout\);

-- Location: LCFF_X38_Y20_N19
\inst7|cpu|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[23]~29_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(23));

-- Location: LCCOMB_X41_Y25_N8
\inst7|cpu|E_st_data[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_st_data[20]~4_combout\ = (\inst7|cpu|D_iw\(4) & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (!\inst7|cpu|D_iw\(4) & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst7|cpu|E_st_data[20]~4_combout\);

-- Location: LCFF_X41_Y25_N9
\inst7|cpu|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_st_data[20]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(20));

-- Location: LCCOMB_X41_Y21_N22
\inst7|cmd_xbar_mux_001|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~28_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(20),
	combout => \inst7|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCFF_X41_Y21_N23
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(20));

-- Location: LCCOMB_X41_Y21_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[20]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[20]~27_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(20))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(20),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(20),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[20]~27_combout\);

-- Location: LCCOMB_X41_Y24_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~13_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(22))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(22),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCFF_X41_Y24_N15
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X41_Y24_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[19]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[19]~22_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(19)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(19),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(19),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[19]~22_combout\);

-- Location: LCCOMB_X37_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]~3_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~2_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]~3_combout\);

-- Location: LCCOMB_X40_Y23_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~9_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(18) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(18),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCFF_X40_Y23_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X44_Y23_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(18),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(18),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X44_Y23_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~40_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(20)) 
-- # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~39_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(20),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCFF_X44_Y23_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~40_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X43_Y23_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(19),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: LCFF_X43_Y23_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X40_Y23_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~5_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(19) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(19),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCFF_X40_Y23_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X42_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(19),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(19),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X44_Y23_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~31_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(21)) 
-- # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~30_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(21),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCFF_X44_Y23_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~31_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(20));

-- Location: LCFF_X40_Y25_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X41_Y23_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~4_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(20) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(20),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCFF_X41_Y23_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X42_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(20),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(20),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X44_Y23_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~28_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(22)) 
-- # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~26_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(22),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCFF_X44_Y23_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~28_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(21));

-- Location: LCFF_X40_Y25_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCFF_X37_Y24_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[18]~3_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X44_Y24_N22
\inst7|cmd_xbar_mux_001|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~25_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(18),
	combout => \inst7|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCFF_X44_Y24_N23
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(18));

-- Location: LCCOMB_X44_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[18]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[18]~24_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(18))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(18),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(18),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[18]~24_combout\);

-- Location: LCCOMB_X38_Y24_N18
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~28_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~28_combout\);

-- Location: LCFF_X38_Y24_N19
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(26));

-- Location: LCFF_X38_Y20_N27
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(26),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X38_Y20_N0
\inst7|cpu|F_iw[26]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[26]~34_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(26) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[26]~34_combout\);

-- Location: LCCOMB_X38_Y20_N8
\inst7|cpu|F_iw[26]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[26]~35_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[26]~34_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu|F_iw[26]~34_combout\,
	combout => \inst7|cpu|F_iw[26]~35_combout\);

-- Location: LCFF_X38_Y20_N9
\inst7|cpu|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[26]~35_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(26));

-- Location: LCCOMB_X47_Y27_N28
\inst7|cpu|D_dst_regnum[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_dst_regnum[4]~6_combout\ = (\inst7|cpu|D_dst_regnum[0]~2_combout\) # ((\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst7|cpu|D_iw\(26)))) # (!\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst7|cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_b_is_dst~1_combout\,
	datab => \inst7|cpu|D_iw\(21),
	datac => \inst7|cpu|D_dst_regnum[0]~2_combout\,
	datad => \inst7|cpu|D_iw\(26),
	combout => \inst7|cpu|D_dst_regnum[4]~6_combout\);

-- Location: LCFF_X47_Y27_N29
\inst7|cpu|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_dst_regnum[4]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X42_Y25_N4
\inst7|cpu|E_st_data[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_st_data[17]~7_combout\ = (\inst7|cpu|D_iw\(4) & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\inst7|cpu|D_iw\(4) & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst7|cpu|D_iw\(4),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst7|cpu|E_st_data[17]~7_combout\);

-- Location: LCFF_X42_Y25_N5
\inst7|cpu|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_st_data[17]~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(17));

-- Location: LCCOMB_X37_Y23_N20
\inst7|cmd_xbar_mux_001|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~24_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(17),
	combout => \inst7|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCFF_X37_Y23_N21
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(17));

-- Location: LCCOMB_X37_Y23_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~29_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(20))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(20),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCFF_X37_Y23_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X37_Y23_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[17]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[17]~23_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(17)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(17),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(17),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[17]~23_combout\);

-- Location: LCCOMB_X41_Y21_N28
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~34_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~34_combout\);

-- Location: LCFF_X41_Y21_N29
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(20));

-- Location: LCFF_X41_Y21_N19
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(20),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X40_Y21_N10
\inst7|cpu|F_iw[20]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[20]~44_combout\ = (\inst7|rsp_xbar_mux|src_payload~10_combout\) # (((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(20))) # (!\inst7|cpu|D_iw[24]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux|src_payload~10_combout\,
	datab => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst7|cpu|F_iw[20]~44_combout\);

-- Location: LCFF_X40_Y21_N11
\inst7|cpu|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[20]~44_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(20));

-- Location: LCCOMB_X45_Y26_N2
\inst7|cpu|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_b_is_dst~1_combout\ = (\inst7|cpu|D_iw\(2) & ((\inst7|cpu|D_iw\(0) & ((\inst7|cpu|D_iw\(1)))) # (!\inst7|cpu|D_iw\(0) & (!\inst7|cpu|D_ctrl_b_is_dst~0_combout\)))) # (!\inst7|cpu|D_iw\(2) & (((\inst7|cpu|D_iw\(0)) # 
-- (!\inst7|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_b_is_dst~0_combout\,
	datab => \inst7|cpu|D_iw\(2),
	datac => \inst7|cpu|D_iw\(1),
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X47_Y27_N2
\inst7|cpu|D_dst_regnum[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_dst_regnum[3]~4_combout\ = (\inst7|cpu|D_dst_regnum[0]~2_combout\) # ((\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst7|cpu|D_iw\(25))) # (!\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst7|cpu|D_iw\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(25),
	datab => \inst7|cpu|D_iw\(20),
	datac => \inst7|cpu|D_dst_regnum[0]~2_combout\,
	datad => \inst7|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst7|cpu|D_dst_regnum[3]~4_combout\);

-- Location: LCFF_X47_Y27_N3
\inst7|cpu|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_dst_regnum[3]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_dst_regnum\(3));

-- Location: LCFF_X34_Y23_N7
\inst7|cpu|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(5));

-- Location: LCCOMB_X34_Y23_N10
\inst7|cmd_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~9_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(5),
	combout => \inst7|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCFF_X34_Y23_N11
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(5));

-- Location: LCCOMB_X34_Y23_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[5]~8_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(5))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(5),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(5),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[5]~8_combout\);

-- Location: LCCOMB_X37_Y24_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]~1_combout\);

-- Location: LCCOMB_X41_Y23_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~30_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(8),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCFF_X41_Y23_N15
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X42_Y23_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~78_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCCOMB_X42_Y23_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~79_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~78_combout\)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(10),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~78_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCFF_X42_Y23_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~79_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X40_Y25_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(9),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: LCFF_X40_Y25_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X38_Y24_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~23_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(9))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(9),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCFF_X38_Y24_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X38_Y23_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(6),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: LCFF_X38_Y23_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X41_Y23_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~21_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(6) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(6),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCFF_X41_Y23_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X42_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(6)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(6),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(6),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X42_Y24_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]~8_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(7))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(7),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCFF_X42_Y24_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[7]~8_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(8),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X38_Y23_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(7),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: LCFF_X38_Y23_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCFF_X37_Y24_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[4]~1_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X34_Y23_N0
\inst7|cmd_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~5_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(4),
	combout => \inst7|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCFF_X34_Y23_N1
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(4));

-- Location: LCCOMB_X34_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[4]~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(4))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(4),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[4]~2_combout\);

-- Location: LCCOMB_X37_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]~0_combout\);

-- Location: LCFF_X37_Y24_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[3]~0_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(6),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X34_Y23_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[3]~3_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(3)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(3),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X37_Y24_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]~6_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]~6_combout\);

-- Location: LCFF_X42_Y23_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(14),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCFF_X37_Y24_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[11]~6_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(14),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X41_Y23_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~27_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(11) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(11),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCFF_X41_Y23_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X42_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~72_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(11),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(11),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCCOMB_X42_Y23_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~73_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~72_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~72_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(13),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCFF_X42_Y23_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~73_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X41_Y23_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~29_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(10) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(10),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCFF_X41_Y23_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X42_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~76_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(10)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(10),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCCOMB_X42_Y23_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~77_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~76_combout\)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~76_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCFF_X42_Y23_N15
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~77_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X41_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~28_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(9) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(9),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCFF_X41_Y23_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X42_Y23_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~74_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(9)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(9),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCCOMB_X42_Y23_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~75_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~74_combout\)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(11),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~74_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCFF_X42_Y23_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~75_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X42_Y23_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(10),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: LCFF_X42_Y23_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X38_Y24_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~21_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(10))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(10),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~21_combout\);

-- Location: LCFF_X38_Y24_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X41_Y23_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~23_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(7) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(7),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCFF_X41_Y23_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X42_Y23_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~64_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(7)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(7),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCCOMB_X42_Y23_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~65_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~64_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~64_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(9),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCFF_X42_Y23_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~65_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(8));

-- Location: LCFF_X40_Y25_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCFF_X37_Y24_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[5]~4_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X38_Y23_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(5))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(5),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(5),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X38_Y23_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~46_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~45_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~45_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(7),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCFF_X38_Y23_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~46_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X38_Y23_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~34_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~33_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~33_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(6),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCFF_X38_Y23_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~34_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X38_Y23_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~19_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~18_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~18_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(5),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCFF_X38_Y23_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~19_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X38_Y23_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCFF_X38_Y23_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X37_Y23_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~10_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(4))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~10_combout\);

-- Location: LCFF_X37_Y23_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~10_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X37_Y23_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(1)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(1),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(1),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X36_Y23_N6
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~20_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~20_combout\);

-- Location: LCFF_X36_Y23_N7
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(7));

-- Location: LCFF_X36_Y23_N23
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X36_Y23_N2
\inst7|cpu|F_iw[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[7]~19_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[7]~18_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_iw[7]~18_combout\,
	datab => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	combout => \inst7|cpu|F_iw[7]~19_combout\);

-- Location: LCFF_X36_Y23_N3
\inst7|cpu|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[7]~19_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(7));

-- Location: LCCOMB_X41_Y25_N4
\inst7|cpu|R_src2_lo[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[1]~3_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(7))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_lo~0_combout\,
	datab => \inst7|cpu|D_iw\(7),
	datac => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst7|cpu|R_src2_lo[1]~3_combout\);

-- Location: LCFF_X41_Y25_N5
\inst7|cpu|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[1]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(1));

-- Location: LCCOMB_X40_Y28_N12
\inst7|cpu|E_arith_result[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[1]~7_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~2_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|Add2~2_combout\,
	datac => \inst7|cpu|Add1~2_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[1]~7_combout\);

-- Location: LCCOMB_X40_Y28_N0
\inst7|cpu|E_mem_byte_en[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_mem_byte_en[2]~5_combout\ = (\inst7|cpu|D_iw\(4)) # ((\inst7|cpu|E_arith_result[1]~7_combout\ & ((\inst7|cpu|D_iw\(3)) # (!\inst7|cpu|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|E_arith_result[0]~6_combout\,
	datac => \inst7|cpu|E_arith_result[1]~7_combout\,
	datad => \inst7|cpu|D_iw\(3),
	combout => \inst7|cpu|E_mem_byte_en[2]~5_combout\);

-- Location: LCFF_X40_Y28_N1
\inst7|cpu|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_mem_byte_en[2]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_byteenable\(2));

-- Location: LCCOMB_X33_Y24_N26
\inst7|cmd_xbar_mux_001|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(34) = (\inst7|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst7|cpu|d_byteenable\(2),
	combout => \inst7|cmd_xbar_mux_001|src_data\(34));

-- Location: LCFF_X33_Y24_N27
\inst7|cpu|the_nios_CPU_nios2_oci|byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X33_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[2]~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(2)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(2),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: LCCOMB_X36_Y24_N14
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~26_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~26_combout\);

-- Location: LCFF_X36_Y24_N15
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(24));

-- Location: LCFF_X38_Y20_N3
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(24),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X38_Y20_N4
\inst7|cpu|F_iw[24]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[24]~31_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[24]~30_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_iw[24]~30_combout\,
	datab => \inst7|cpu|D_iw[24]~1_combout\,
	datac => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \inst7|cpu|F_iw[24]~31_combout\);

-- Location: LCFF_X38_Y20_N5
\inst7|cpu|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[24]~31_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(24));

-- Location: LCCOMB_X47_Y27_N16
\inst7|cpu|D_dst_regnum[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_dst_regnum[2]~5_combout\ = (\inst7|cpu|D_dst_regnum[0]~2_combout\) # ((\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst7|cpu|D_iw\(24)))) # (!\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst7|cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_b_is_dst~1_combout\,
	datab => \inst7|cpu|D_iw\(19),
	datac => \inst7|cpu|D_dst_regnum[0]~2_combout\,
	datad => \inst7|cpu|D_iw\(24),
	combout => \inst7|cpu|D_dst_regnum[2]~5_combout\);

-- Location: LCFF_X47_Y27_N17
\inst7|cpu|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_dst_regnum[2]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X44_Y27_N16
\inst7|cpu|E_src1[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[3]~1_combout\ = (\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \inst7|cpu|D_iw\(7),
	combout => \inst7|cpu|E_src1[3]~1_combout\);

-- Location: LCFF_X44_Y27_N17
\inst7|cpu|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[3]~1_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(3));

-- Location: LCCOMB_X38_Y28_N0
\inst7|cpu|E_logic_result[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[3]~0_combout\ = (\inst7|cpu|E_src2\(3) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(3)))))) # (!\inst7|cpu|E_src2\(3) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(3)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src2\(3),
	datad => \inst7|cpu|E_src1\(3),
	combout => \inst7|cpu|E_logic_result[3]~0_combout\);

-- Location: LCCOMB_X37_Y28_N8
\inst7|cpu|W_alu_result[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[3]~1_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[3]~0_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|F_pc[1]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc[1]~9_combout\,
	datab => \inst7|cpu|E_logic_result[3]~0_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[3]~1_combout\);

-- Location: LCCOMB_X36_Y26_N16
\inst7|cpu|E_shift_rot_result_nxt[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_shift_rot_result_nxt[3]~0_combout\ = (\inst7|cpu|R_ctrl_shift_rot_right~regout\ & ((\inst7|cpu|E_shift_rot_result\(4)))) # (!\inst7|cpu|R_ctrl_shift_rot_right~regout\ & (\inst7|cpu|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_shift_rot_right~regout\,
	datab => \inst7|cpu|E_shift_rot_result\(2),
	datad => \inst7|cpu|E_shift_rot_result\(4),
	combout => \inst7|cpu|E_shift_rot_result_nxt[3]~0_combout\);

-- Location: LCFF_X36_Y26_N17
\inst7|cpu|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_shift_rot_result_nxt[3]~0_combout\,
	sdata => \inst7|cpu|E_src1\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_shift_rot_result\(3));

-- Location: LCFF_X37_Y28_N9
\inst7|cpu|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[3]~1_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(3));

-- Location: LCCOMB_X30_Y24_N20
\inst7|cmd_xbar_mux|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(39) = (\inst7|cmd_xbar_mux|saved_grant\(0) & ((\inst7|cpu|F_pc\(1)) # ((\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|W_alu_result\(3))))) # (!\inst7|cmd_xbar_mux|saved_grant\(0) & (\inst7|cmd_xbar_mux|saved_grant\(1) & 
-- ((\inst7|cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(0),
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|F_pc\(1),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|cmd_xbar_mux|src_data\(39));

-- Location: LCFF_X34_Y21_N21
\inst7|cpu|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata[28]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(12));

-- Location: LCCOMB_X34_Y21_N20
\inst7|cmd_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~7_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(12),
	combout => \inst7|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X34_Y23_N2
\inst7|cmd_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~6_combout\ = (\inst7|cpu|d_writedata\(13) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(13),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X30_Y20_N22
\inst7|cmd_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~9_combout\ = (\inst7|cpu|d_writedata\(14) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(14),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~9_combout\);

-- Location: M4K_X26_Y22
\inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "nios_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "nios:inst7|nios_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_6ec1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst7|onchip_memory|wren~0_combout\,
	clk0 => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	ena0 => \inst7|rst_controller|r_sync_rst_dly~regout\,
	portadatain => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst7|onchip_memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y22_N30
\inst7|rsp_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~4_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(13) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(13),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X36_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~13_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~13_combout\);

-- Location: LCFF_X36_Y24_N27
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(13));

-- Location: LCFF_X37_Y22_N17
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(13),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X37_Y22_N12
\inst7|cpu|F_iw[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[13]~8_combout\ = (\inst7|rsp_xbar_mux|src_payload~4_combout\) # (((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(13))) # (!\inst7|cpu|D_iw[24]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst7|rsp_xbar_mux|src_payload~4_combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst7|cpu|D_iw[24]~1_combout\,
	combout => \inst7|cpu|F_iw[13]~8_combout\);

-- Location: LCFF_X37_Y22_N13
\inst7|cpu|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[13]~8_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(13));

-- Location: LCCOMB_X46_Y26_N22
\inst7|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\inst7|cpu|D_iw\(13) & (!\inst7|cpu|D_iw\(14) & ((\inst7|cpu|D_iw\(11)) # (!\inst7|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(12),
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(11),
	combout => \inst7|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X46_Y26_N0
\inst7|cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (!\inst7|cpu|D_iw\(15) & (\inst7|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\inst7|cpu|Equal2~5_combout\ & \inst7|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(15),
	datab => \inst7|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \inst7|cpu|Equal2~5_combout\,
	datad => \inst7|cpu|D_iw\(16),
	combout => \inst7|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X47_Y27_N30
\inst7|cpu|D_dst_regnum[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_dst_regnum[1]~1_combout\ = (\inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\inst7|cpu|D_dst_regnum[1]~0_combout\ & (!\inst7|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ & !\inst7|cpu|Equal2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_dst_regnum[1]~0_combout\,
	datab => \inst7|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \inst7|cpu|Equal2~12_combout\,
	datad => \inst7|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst7|cpu|D_dst_regnum[1]~1_combout\);

-- Location: LCFF_X47_Y27_N31
\inst7|cpu|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_dst_regnum[1]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_dst_regnum\(1));

-- Location: LCFF_X41_Y25_N17
\inst7|cpu|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(2));

-- Location: LCCOMB_X41_Y25_N16
\inst7|cmd_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~4_combout\ = (\inst7|cpu|d_writedata\(2) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(2),
	datad => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X35_Y23_N18
\inst7|cpu|F_iw[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[6]~22_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(6) & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(6),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[6]~22_combout\);

-- Location: LCCOMB_X35_Y23_N24
\inst7|cpu|F_iw[6]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[6]~23_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[6]~22_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw[24]~1_combout\,
	datab => \inst7|cpu|F_iw[6]~22_combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[6]~23_combout\);

-- Location: LCFF_X35_Y23_N25
\inst7|cpu|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[6]~23_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(6));

-- Location: LCCOMB_X43_Y25_N8
\inst7|cpu|R_src2_lo[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[0]~4_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(6)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_use_imm~regout\,
	datab => \inst7|cpu|R_src2_lo~0_combout\,
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst7|cpu|D_iw\(6),
	combout => \inst7|cpu|R_src2_lo[0]~4_combout\);

-- Location: LCFF_X43_Y25_N9
\inst7|cpu|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[0]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(0));

-- Location: LCCOMB_X40_Y28_N2
\inst7|cpu|E_arith_result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[0]~6_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~0_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~0_combout\,
	datac => \inst7|cpu|Add2~0_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[0]~6_combout\);

-- Location: LCCOMB_X40_Y28_N10
\inst7|cpu|E_mem_byte_en[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_mem_byte_en[0]~7_combout\ = (\inst7|cpu|D_iw\(4)) # ((!\inst7|cpu|E_arith_result[1]~7_combout\ & ((\inst7|cpu|D_iw\(3)) # (!\inst7|cpu|E_arith_result[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datab => \inst7|cpu|E_arith_result[0]~6_combout\,
	datac => \inst7|cpu|E_arith_result[1]~7_combout\,
	datad => \inst7|cpu|D_iw\(3),
	combout => \inst7|cpu|E_mem_byte_en[0]~7_combout\);

-- Location: LCFF_X40_Y28_N11
\inst7|cpu|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_mem_byte_en[0]~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_byteenable\(0));

-- Location: LCCOMB_X34_Y27_N8
\inst7|cmd_xbar_mux_001|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(32) = (\inst7|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_byteenable\(0),
	combout => \inst7|cmd_xbar_mux_001|src_data\(32));

-- Location: LCFF_X34_Y27_N9
\inst7|cpu|the_nios_CPU_nios2_oci|byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X34_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\) # (\inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|byteenable\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X36_Y24_N20
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~14_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~14_combout\);

-- Location: LCFF_X36_Y24_N21
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(12));

-- Location: LCFF_X36_Y22_N15
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(12),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X36_Y22_N28
\inst7|cpu|F_iw[12]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[12]~9_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(12) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(12),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[12]~9_combout\);

-- Location: LCCOMB_X36_Y22_N24
\inst7|cpu|F_iw[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[12]~10_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[12]~9_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu|F_iw[12]~9_combout\,
	combout => \inst7|cpu|F_iw[12]~10_combout\);

-- Location: LCFF_X36_Y22_N25
\inst7|cpu|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[12]~10_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(12));

-- Location: LCCOMB_X43_Y25_N30
\inst7|cpu|R_src2_lo[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[6]~13_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(12))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_use_imm~regout\,
	datab => \inst7|cpu|D_iw\(12),
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst7|cpu|R_src2_lo~0_combout\,
	combout => \inst7|cpu|R_src2_lo[6]~13_combout\);

-- Location: LCFF_X43_Y25_N31
\inst7|cpu|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[6]~13_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(6));

-- Location: LCCOMB_X38_Y28_N8
\inst7|cpu|E_logic_result[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[6]~20_combout\ = (\inst7|cpu|E_src2\(6) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(6)))))) # (!\inst7|cpu|E_src2\(6) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(6)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|E_src2\(6),
	datac => \inst7|cpu|R_logic_op\(0),
	datad => \inst7|cpu|E_src1\(6),
	combout => \inst7|cpu|E_logic_result[6]~20_combout\);

-- Location: LCCOMB_X37_Y26_N4
\inst7|cpu|W_alu_result[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[6]~20_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[6]~20_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|F_pc[4]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc[4]~11_combout\,
	datab => \inst7|cpu|E_logic_result[6]~20_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[6]~20_combout\);

-- Location: LCFF_X37_Y26_N5
\inst7|cpu|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[6]~20_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(6),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(6));

-- Location: LCCOMB_X31_Y20_N4
\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\ = (!\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu|W_alu_result\(6) & (\inst7|addr_router_001|Equal4~0_combout\ & \inst7|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu|W_alu_result\(6),
	datac => \inst7|addr_router_001|Equal4~0_combout\,
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\);

-- Location: LCCOMB_X32_Y20_N14
\inst7|uart_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator|wait_latency_counter~2_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst7|uart_s1_translator|waitrequest_reset_override~regout\ & 
-- \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	datac => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\,
	combout => \inst7|uart_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X32_Y20_N24
\inst7|uart_s1_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator|wait_latency_counter~4_combout\ = (\inst7|uart_s1_translator|wait_latency_counter~2_combout\ & ((\inst7|uart_s1_translator|wait_latency_counter\(0) & (!\inst7|uart_s1_translator|waitrequest_reset_override~regout\ & 
-- !\inst7|uart_s1_translator|wait_latency_counter\(1))) # (!\inst7|uart_s1_translator|wait_latency_counter\(0) & ((\inst7|uart_s1_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|wait_latency_counter\(0),
	datab => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	datac => \inst7|uart_s1_translator|wait_latency_counter\(1),
	datad => \inst7|uart_s1_translator|wait_latency_counter~2_combout\,
	combout => \inst7|uart_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X32_Y20_N25
\inst7|uart_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator|wait_latency_counter~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X32_Y20_N10
\inst7|uart_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator|wait_latency_counter~3_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\ & 
-- (!\inst7|uart_s1_translator|wait_latency_counter\(0) & \inst7|uart_s1_translator|waitrequest_reset_override~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\,
	datac => \inst7|uart_s1_translator|wait_latency_counter\(0),
	datad => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	combout => \inst7|uart_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X32_Y20_N11
\inst7|uart_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator|wait_latency_counter~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X32_Y20_N28
\inst7|uart_s1_translator|uav_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator|uav_waitrequest~0_combout\ = ((\inst7|uart_s1_translator|wait_latency_counter\(1)) # (!\inst7|uart_s1_translator|wait_latency_counter\(0))) # (!\inst7|uart_s1_translator|waitrequest_reset_override~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart_s1_translator|waitrequest_reset_override~regout\,
	datac => \inst7|uart_s1_translator|wait_latency_counter\(1),
	datad => \inst7|uart_s1_translator|wait_latency_counter\(0),
	combout => \inst7|uart_s1_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X31_Y20_N28
\inst7|uart_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator|read_latency_shift_reg~2_combout\ = (\inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\ & (!\inst7|cpu_data_master_translator|read_accepted~regout\ & (\inst7|cpu|d_read~regout\ & 
-- !\inst7|uart_s1_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|tx_wr_strobe_onset~0_combout\,
	datab => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datac => \inst7|cpu|d_read~regout\,
	datad => \inst7|uart_s1_translator|uav_waitrequest~0_combout\,
	combout => \inst7|uart_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCFF_X31_Y20_N29
\inst7|uart_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator|read_latency_shift_reg~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y20_N6
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst7|addr_router_001|Equal2~3_combout\ & (!\inst7|uart_s1_translator|uav_waitrequest~0_combout\ & (\inst7|cpu_data_master_translator|uav_read~0_combout\ & 
-- \inst7|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal2~3_combout\,
	datab => \inst7|uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \inst7|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y20_N10
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))) # 
-- (!\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X31_Y20_N11
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X31_Y20_N31
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X31_Y20_N30
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\)))) # (!\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu_data_master_translator|write_accepted~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X31_Y20_N22
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\ = (\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst7|uart_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & ((\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\))))) # 
-- (!\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\);

-- Location: LCFF_X31_Y20_N23
\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCCOMB_X32_Y25_N28
\inst7|cpu|av_ld_getting_data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_getting_data~4_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (!\inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ & ((!\inst7|rsp_xbar_demux_001|src1_valid~combout\) # 
-- (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\)))) # (!\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (((!\inst7|rsp_xbar_demux_001|src1_valid~combout\) # 
-- (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datac => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst7|cpu|av_ld_getting_data~4_combout\);

-- Location: LCCOMB_X30_Y25_N26
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (!\inst7|cpu_data_master_translator|write_accepted~regout\ & (\inst7|cmd_xbar_mux|saved_grant\(1) & 
-- (!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X35_Y22_N5
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X35_Y22_N4
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\) # 
-- ((\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ & \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X35_Y22_N7
\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCCOMB_X35_Y22_N18
\inst7|cpu|av_ld_getting_data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_getting_data~3_combout\ = (\inst7|cpu|av_ld_getting_data~2_combout\ & (((\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\) # 
-- (!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\)) # (!\inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_getting_data~2_combout\,
	datab => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	combout => \inst7|cpu|av_ld_getting_data~3_combout\);

-- Location: LCCOMB_X33_Y22_N8
\inst7|cpu|av_ld_getting_data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_getting_data~5_combout\ = (\inst7|cpu|av_ld_getting_data~1_combout\ & (\inst7|cpu|av_ld_getting_data~0_combout\ & (\inst7|cpu|av_ld_getting_data~4_combout\ & \inst7|cpu|av_ld_getting_data~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_getting_data~1_combout\,
	datab => \inst7|cpu|av_ld_getting_data~0_combout\,
	datac => \inst7|cpu|av_ld_getting_data~4_combout\,
	datad => \inst7|cpu|av_ld_getting_data~3_combout\,
	combout => \inst7|cpu|av_ld_getting_data~5_combout\);

-- Location: LCCOMB_X33_Y26_N30
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]~regout\)) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((!\inst7|cpu_data_master_translator|write_accepted~regout\ & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\);

-- Location: LCFF_X33_Y26_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]~regout\);

-- Location: LCCOMB_X33_Y22_N30
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datab => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datac => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: LCFF_X33_Y22_N31
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]~regout\);

-- Location: LCCOMB_X33_Y22_N16
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]~regout\)))) # (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\ & (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datac => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datad => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]~regout\,
	combout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCFF_X33_Y22_N17
\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~regout\);

-- Location: LCCOMB_X34_Y22_N28
\inst7|rsp_xbar_mux_001|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|WideOr1~1_combout\ = (\inst7|uart_s1_translator|read_latency_shift_reg\(0)) # ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0)) # (\inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datad => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X34_Y22_N30
\inst7|rsp_xbar_mux_001|WideOr1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|WideOr1~2_combout\ = (\inst7|rsp_xbar_mux_001|WideOr1~0_combout\) # ((\inst7|rsp_xbar_mux_001|WideOr1~1_combout\) # ((\inst7|rsp_xbar_demux_001|src1_valid~combout\) # (\inst7|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|WideOr1~0_combout\,
	datab => \inst7|rsp_xbar_mux_001|WideOr1~1_combout\,
	datac => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst7|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst7|rsp_xbar_mux_001|WideOr1~2_combout\);

-- Location: LCCOMB_X33_Y22_N2
\inst7|cpu|av_ld_getting_data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_getting_data~6_combout\ = (\inst7|cpu|av_ld_getting_data~5_combout\ & ((\inst7|width_adapter_001|out_valid~0_combout\ & (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~regout\)) # 
-- (!\inst7|width_adapter_001|out_valid~0_combout\ & ((\inst7|rsp_xbar_mux_001|WideOr1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter_001|out_valid~0_combout\,
	datab => \inst7|cpu|av_ld_getting_data~5_combout\,
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]~regout\,
	datad => \inst7|rsp_xbar_mux_001|WideOr1~2_combout\,
	combout => \inst7|cpu|av_ld_getting_data~6_combout\);

-- Location: LCCOMB_X35_Y26_N6
\inst7|cpu|av_ld_aligning_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_aligning_data_nxt~2_combout\ = (\inst7|cpu|av_ld_aligning_data_nxt~1_combout\ & ((\inst7|cpu|av_ld_aligning_data~regout\ & ((!\inst7|cpu|av_ld_align_cycle\(1)))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & 
-- (\inst7|cpu|av_ld_getting_data~6_combout\)))) # (!\inst7|cpu|av_ld_aligning_data_nxt~1_combout\ & (((\inst7|cpu|av_ld_aligning_data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_aligning_data_nxt~1_combout\,
	datab => \inst7|cpu|av_ld_getting_data~6_combout\,
	datac => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_ld_align_cycle\(1),
	combout => \inst7|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: LCCOMB_X35_Y26_N22
\inst7|cpu|E_ld_stall~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_ld_stall~2_combout\ = (\inst7|cpu|E_ld_stall~1_combout\ & ((\inst7|cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((!\inst7|cpu|D_iw\(4) & \inst7|cpu|av_ld_aligning_data_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datab => \inst7|cpu|E_ld_stall~1_combout\,
	datac => \inst7|cpu|D_iw\(4),
	datad => \inst7|cpu|av_ld_aligning_data_nxt~2_combout\,
	combout => \inst7|cpu|E_ld_stall~2_combout\);

-- Location: LCCOMB_X35_Y26_N26
\inst7|cpu|E_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_valid~0_combout\ = (\inst7|cpu|E_stall~0_combout\) # ((\inst7|cpu|R_valid~regout\) # ((\inst7|cpu|R_ctrl_st~regout\ & \inst7|cpu|E_new_inst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_st~regout\,
	datab => \inst7|cpu|E_new_inst~regout\,
	datac => \inst7|cpu|E_stall~0_combout\,
	datad => \inst7|cpu|R_valid~regout\,
	combout => \inst7|cpu|E_valid~0_combout\);

-- Location: LCCOMB_X35_Y26_N12
\inst7|cpu|E_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_valid~1_combout\ = (\inst7|cpu|E_ld_stall~2_combout\) # ((\inst7|cpu|E_valid~0_combout\) # ((\inst7|cpu_data_master_translator|av_waitrequest~1_combout\ & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|av_waitrequest~1_combout\,
	datab => \inst7|cpu|E_ld_stall~2_combout\,
	datac => \inst7|cpu|E_valid~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|cpu|E_valid~1_combout\);

-- Location: LCFF_X35_Y26_N13
\inst7|cpu|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_valid~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_valid~regout\);

-- Location: LCCOMB_X44_Y26_N8
\inst7|cpu|R_src1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src1~20_combout\ = (!\inst7|cpu|R_ctrl_jmp_direct~regout\) # (!\inst7|cpu|E_valid~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|E_valid~regout\,
	datad => \inst7|cpu|R_ctrl_jmp_direct~regout\,
	combout => \inst7|cpu|R_src1~20_combout\);

-- Location: LCCOMB_X43_Y27_N0
\inst7|cpu|E_src1[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[9]~17_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(13),
	datab => \inst7|cpu|R_src1~20_combout\,
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst7|cpu|E_src1[9]~17_combout\);

-- Location: LCFF_X43_Y27_N1
\inst7|cpu|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[9]~17_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[7]~14_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(9));

-- Location: LCCOMB_X42_Y28_N6
\inst7|cpu|F_pc[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[7]~14_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~18_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~18_combout\,
	datab => \inst7|cpu|Add2~18_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|F_pc[7]~14_combout\);

-- Location: LCCOMB_X34_Y27_N22
\inst7|cpu|W_alu_result[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[9]~17_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[9]~17_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|F_pc[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[9]~17_combout\,
	datab => \inst7|cpu|F_pc[7]~14_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[9]~17_combout\);

-- Location: LCFF_X34_Y27_N23
\inst7|cpu|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[9]~17_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(9));

-- Location: LCCOMB_X34_Y27_N30
\inst7|cmd_xbar_mux_001|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(45) = (\inst7|cpu|F_pc\(7) & ((\inst7|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst7|cpu|W_alu_result\(9) & \inst7|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst7|cpu|F_pc\(7) & (\inst7|cpu|W_alu_result\(9) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(7),
	datab => \inst7|cpu|W_alu_result\(9),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst7|cmd_xbar_mux_001|src_data\(45));

-- Location: LCFF_X34_Y27_N31
\inst7|cpu|the_nios_CPU_nios2_oci|address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(7));

-- Location: LCCOMB_X36_Y25_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[7]~7_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(9)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(7),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(9),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X38_Y24_N30
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~24_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~24_combout\);

-- Location: LCFF_X38_Y24_N31
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(22));

-- Location: LCFF_X38_Y21_N5
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(22),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X38_Y21_N10
\inst7|cpu|F_iw[22]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[22]~26_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	datad => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst7|cpu|F_iw[22]~26_combout\);

-- Location: LCCOMB_X38_Y21_N2
\inst7|cpu|F_iw[22]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[22]~27_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[22]~26_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw[24]~1_combout\,
	datab => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \inst7|cpu|F_iw[22]~26_combout\,
	combout => \inst7|cpu|F_iw[22]~27_combout\);

-- Location: LCFF_X38_Y21_N3
\inst7|cpu|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[22]~27_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(22));

-- Location: LCCOMB_X47_Y27_N12
\inst7|cpu|D_dst_regnum[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_dst_regnum[0]~3_combout\ = (\inst7|cpu|D_dst_regnum[0]~2_combout\) # ((\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst7|cpu|D_iw\(22)))) # (!\inst7|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst7|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(17),
	datab => \inst7|cpu|D_iw\(22),
	datac => \inst7|cpu|D_dst_regnum[0]~2_combout\,
	datad => \inst7|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst7|cpu|D_dst_regnum[0]~3_combout\);

-- Location: LCFF_X47_Y27_N13
\inst7|cpu|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_dst_regnum[0]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_dst_regnum\(0));

-- Location: LCCOMB_X42_Y25_N2
\inst7|cpu|d_writedata[27]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_writedata[27]~7_combout\ = (\inst7|cpu|Equal133~0_combout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\inst7|cpu|Equal133~0_combout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst7|cpu|Equal133~0_combout\,
	combout => \inst7|cpu|d_writedata[27]~7_combout\);

-- Location: LCFF_X34_Y21_N23
\inst7|cpu|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata[27]~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(11));

-- Location: LCCOMB_X34_Y21_N22
\inst7|cmd_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~5_combout\ = (\inst7|cmd_xbar_mux|saved_grant\(1) & \inst7|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux|saved_grant\(1),
	datac => \inst7|cpu|d_writedata\(11),
	combout => \inst7|cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X35_Y22_N0
\inst7|rsp_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~3_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	datad => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst7|rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X36_Y23_N8
\inst7|cpu|F_iw[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[11]~7_combout\ = (\inst7|rsp_xbar_mux|src_payload~3_combout\) # (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & \inst7|rsp_xbar_demux_001|src0_valid~combout\)) # (!\inst7|cpu|D_iw[24]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \inst7|rsp_xbar_mux|src_payload~3_combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[11]~7_combout\);

-- Location: LCFF_X36_Y23_N9
\inst7|cpu|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[11]~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(11));

-- Location: LCCOMB_X44_Y27_N20
\inst7|cpu|E_src1[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[7]~19_combout\ = (\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst7|cpu|D_iw\(11),
	datad => \inst7|cpu|R_src1~20_combout\,
	combout => \inst7|cpu|E_src1[7]~19_combout\);

-- Location: LCFF_X44_Y27_N21
\inst7|cpu|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[7]~19_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[5]~10_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(7));

-- Location: LCCOMB_X42_Y28_N0
\inst7|cpu|F_pc[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[5]~12_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~14_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add2~14_combout\,
	datab => \inst7|cpu|Add1~14_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|F_pc[5]~12_combout\);

-- Location: LCCOMB_X37_Y26_N26
\inst7|cpu|W_alu_result[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[7]~19_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[7]~19_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|F_pc[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[7]~19_combout\,
	datab => \inst7|cpu|F_pc[5]~12_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[7]~19_combout\);

-- Location: LCFF_X37_Y26_N27
\inst7|cpu|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[7]~19_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(7),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(7));

-- Location: LCCOMB_X30_Y24_N14
\inst7|cmd_xbar_mux_001|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(43) = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & ((\inst7|cpu|W_alu_result\(7)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(0) & \inst7|cpu|F_pc\(5))))) # (!\inst7|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(0) & ((\inst7|cpu|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|W_alu_result\(7),
	datad => \inst7|cpu|F_pc\(5),
	combout => \inst7|cmd_xbar_mux_001|src_data\(43));

-- Location: LCFF_X30_Y24_N15
\inst7|cpu|the_nios_CPU_nios2_oci|address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(5));

-- Location: LCCOMB_X35_Y24_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(7) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~9\)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(7) & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~9\) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X43_Y23_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~5_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(31))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(31),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~5_combout\);

-- Location: LCFF_X43_Y23_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~5_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X36_Y25_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[5]~5_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(7)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(5),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(7),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X38_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~27_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~27_combout\);

-- Location: LCFF_X38_Y24_N9
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(25));

-- Location: LCFF_X38_Y20_N31
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(25),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X38_Y20_N6
\inst7|cpu|F_iw[25]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[25]~33_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[25]~32_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_iw[25]~32_combout\,
	datab => \inst7|cpu|D_iw[24]~1_combout\,
	datac => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \inst7|cpu|F_iw[25]~33_combout\);

-- Location: LCFF_X38_Y20_N7
\inst7|cpu|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[25]~33_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(25));

-- Location: LCCOMB_X44_Y27_N28
\inst7|cpu|E_src1[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src1[21]~5_combout\ = (\inst7|cpu|R_src1~20_combout\ & ((\inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(21)))) # (!\inst7|cpu|R_src1~20_combout\ & (\inst7|cpu|D_iw\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src1~20_combout\,
	datab => \inst7|cpu|D_iw\(25),
	datad => \inst7|cpu|nios_CPU_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst7|cpu|E_src1[21]~5_combout\);

-- Location: LCFF_X44_Y27_N29
\inst7|cpu|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src1[21]~5_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[19]~38_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|R_src1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src1\(21));

-- Location: LCCOMB_X41_Y27_N16
\inst7|cpu|F_pc[19]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[19]~0_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~42_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~42_combout\,
	datab => \inst7|cpu|Add2~42_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|F_pc[19]~0_combout\);

-- Location: LCFF_X41_Y27_N17
\inst7|cpu|F_pc[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[19]~0_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[19]~38_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(19));

-- Location: LCCOMB_X42_Y27_N26
\inst7|addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router|Equal1~1_combout\ = (\inst7|cpu|F_pc\(9) & (!\inst7|cpu|F_pc\(19) & (!\inst7|cpu|F_pc\(17) & !\inst7|cpu|F_pc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(9),
	datab => \inst7|cpu|F_pc\(19),
	datac => \inst7|cpu|F_pc\(17),
	datad => \inst7|cpu|F_pc\(18),
	combout => \inst7|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X42_Y27_N20
\inst7|cpu|F_pc_plus_one[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_plus_one[21]~42_combout\ = \inst7|cpu|F_pc_plus_one[20]~41\ $ (!\inst7|cpu|F_pc\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|F_pc\(21),
	cin => \inst7|cpu|F_pc_plus_one[20]~41\,
	combout => \inst7|cpu|F_pc_plus_one[21]~42_combout\);

-- Location: LCCOMB_X42_Y26_N2
\inst7|cpu|D_logic_op_raw[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_logic_op_raw[0]~0_combout\ = (\inst7|cpu|Equal2~5_combout\ & ((\inst7|cpu|D_iw\(14)))) # (!\inst7|cpu|Equal2~5_combout\ & (\inst7|cpu|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|Equal2~5_combout\,
	datad => \inst7|cpu|D_iw\(14),
	combout => \inst7|cpu|D_logic_op_raw[0]~0_combout\);

-- Location: LCFF_X42_Y26_N3
\inst7|cpu|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_logic_op_raw[0]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_compare_op\(0));

-- Location: LCCOMB_X36_Y27_N6
\inst7|cpu|E_arith_src2[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_src2\(31) = \inst7|cpu|E_src2\(31) $ (\inst7|cpu|E_invert_arith_src_msb~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|E_src2\(31),
	datad => \inst7|cpu|E_invert_arith_src_msb~regout\,
	combout => \inst7|cpu|E_arith_src2\(31));

-- Location: LCCOMB_X38_Y26_N16
\inst7|cpu|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add1~64_combout\ = \inst7|cpu|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst7|cpu|Add1~63\,
	combout => \inst7|cpu|Add1~64_combout\);

-- Location: LCCOMB_X40_Y26_N16
\inst7|cpu|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Add2~64_combout\ = !\inst7|cpu|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst7|cpu|Add2~63\,
	combout => \inst7|cpu|Add2~64_combout\);

-- Location: LCCOMB_X42_Y26_N16
\inst7|cpu|E_arith_result[32]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[32]~8_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~64_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|Add1~64_combout\,
	datac => \inst7|cpu|Add2~64_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[32]~8_combout\);

-- Location: LCCOMB_X38_Y28_N4
\inst7|cpu|E_logic_result[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[1]~22_combout\ = (\inst7|cpu|E_src2\(1) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(1)))))) # (!\inst7|cpu|E_src2\(1) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(1)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src2\(1),
	datad => \inst7|cpu|E_src1\(1),
	combout => \inst7|cpu|E_logic_result[1]~22_combout\);

-- Location: LCCOMB_X37_Y26_N2
\inst7|cpu|Equal122~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~6_combout\ = (!\inst7|cpu|E_logic_result[0]~24_combout\ & (!\inst7|cpu|E_logic_result[5]~21_combout\ & (!\inst7|cpu|E_logic_result[1]~22_combout\ & !\inst7|cpu|E_logic_result[6]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[0]~24_combout\,
	datab => \inst7|cpu|E_logic_result[5]~21_combout\,
	datac => \inst7|cpu|E_logic_result[1]~22_combout\,
	datad => \inst7|cpu|E_logic_result[6]~20_combout\,
	combout => \inst7|cpu|Equal122~6_combout\);

-- Location: LCCOMB_X42_Y25_N26
\inst7|cpu|R_src2_lo[9]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[9]~10_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(15))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_use_imm~regout\,
	datab => \inst7|cpu|R_src2_lo~0_combout\,
	datac => \inst7|cpu|D_iw\(15),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst7|cpu|R_src2_lo[9]~10_combout\);

-- Location: LCFF_X42_Y25_N27
\inst7|cpu|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[9]~10_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(9));

-- Location: LCCOMB_X42_Y25_N14
\inst7|cpu|E_logic_result[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[9]~17_combout\ = (\inst7|cpu|E_src2\(9) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(9)))))) # (!\inst7|cpu|E_src2\(9) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(9)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(0),
	datab => \inst7|cpu|E_src2\(9),
	datac => \inst7|cpu|R_logic_op\(1),
	datad => \inst7|cpu|E_src1\(9),
	combout => \inst7|cpu|E_logic_result[9]~17_combout\);

-- Location: LCCOMB_X41_Y25_N10
\inst7|cpu|R_src2_lo[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[7]~12_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(13))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_lo~0_combout\,
	datab => \inst7|cpu|D_iw\(13),
	datac => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst7|cpu|R_src2_lo[7]~12_combout\);

-- Location: LCFF_X41_Y25_N11
\inst7|cpu|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[7]~12_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(7));

-- Location: LCCOMB_X38_Y28_N14
\inst7|cpu|E_logic_result[7]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[7]~19_combout\ = (\inst7|cpu|E_src2\(7) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(7)))))) # (!\inst7|cpu|E_src2\(7) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(7)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src2\(7),
	datad => \inst7|cpu|E_src1\(7),
	combout => \inst7|cpu|E_logic_result[7]~19_combout\);

-- Location: LCCOMB_X37_Y26_N24
\inst7|cpu|Equal122~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~5_combout\ = (!\inst7|cpu|E_logic_result[10]~16_combout\ & (!\inst7|cpu|E_logic_result[9]~17_combout\ & (!\inst7|cpu|E_logic_result[7]~19_combout\ & !\inst7|cpu|E_logic_result[8]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[10]~16_combout\,
	datab => \inst7|cpu|E_logic_result[9]~17_combout\,
	datac => \inst7|cpu|E_logic_result[7]~19_combout\,
	datad => \inst7|cpu|E_logic_result[8]~18_combout\,
	combout => \inst7|cpu|Equal122~5_combout\);

-- Location: LCCOMB_X38_Y26_N30
\inst7|cpu|Equal122~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~7_combout\ = (!\inst7|cpu|E_logic_result[30]~27_combout\ & (!\inst7|cpu|E_logic_result[24]~25_combout\ & (!\inst7|cpu|E_logic_result[31]~26_combout\ & !\inst7|cpu|E_logic_result[29]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[30]~27_combout\,
	datab => \inst7|cpu|E_logic_result[24]~25_combout\,
	datac => \inst7|cpu|E_logic_result[31]~26_combout\,
	datad => \inst7|cpu|E_logic_result[29]~28_combout\,
	combout => \inst7|cpu|Equal122~7_combout\);

-- Location: LCCOMB_X37_Y26_N22
\inst7|cpu|Equal122~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~9_combout\ = (\inst7|cpu|Equal122~8_combout\ & (\inst7|cpu|Equal122~6_combout\ & (\inst7|cpu|Equal122~5_combout\ & \inst7|cpu|Equal122~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal122~8_combout\,
	datab => \inst7|cpu|Equal122~6_combout\,
	datac => \inst7|cpu|Equal122~5_combout\,
	datad => \inst7|cpu|Equal122~7_combout\,
	combout => \inst7|cpu|Equal122~9_combout\);

-- Location: LCCOMB_X42_Y25_N20
\inst7|cpu|R_src2_lo[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[13]~6_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(19)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_use_imm~regout\,
	datab => \inst7|cpu|R_src2_lo~0_combout\,
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst7|cpu|D_iw\(19),
	combout => \inst7|cpu|R_src2_lo[13]~6_combout\);

-- Location: LCFF_X42_Y25_N21
\inst7|cpu|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[13]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(13));

-- Location: LCCOMB_X42_Y25_N22
\inst7|cpu|E_logic_result[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[13]~3_combout\ = (\inst7|cpu|E_src1\(13) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src2\(13)))))) # (!\inst7|cpu|E_src1\(13) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src2\(13)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(0),
	datab => \inst7|cpu|R_logic_op\(1),
	datac => \inst7|cpu|E_src1\(13),
	datad => \inst7|cpu|E_src2\(13),
	combout => \inst7|cpu|E_logic_result[13]~3_combout\);

-- Location: LCCOMB_X34_Y27_N2
\inst7|cpu|Equal122~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~3_combout\ = (!\inst7|cpu|E_logic_result[14]~14_combout\ & (!\inst7|cpu|E_logic_result[12]~4_combout\ & (!\inst7|cpu|E_logic_result[11]~15_combout\ & !\inst7|cpu|E_logic_result[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[14]~14_combout\,
	datab => \inst7|cpu|E_logic_result[12]~4_combout\,
	datac => \inst7|cpu|E_logic_result[11]~15_combout\,
	datad => \inst7|cpu|E_logic_result[13]~3_combout\,
	combout => \inst7|cpu|Equal122~3_combout\);

-- Location: LCCOMB_X38_Y28_N2
\inst7|cpu|E_logic_result[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[2]~1_combout\ = (\inst7|cpu|E_src2\(2) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(2)))))) # (!\inst7|cpu|E_src2\(2) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(2)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src2\(2),
	datad => \inst7|cpu|E_src1\(2),
	combout => \inst7|cpu|E_logic_result[2]~1_combout\);

-- Location: LCCOMB_X37_Y28_N16
\inst7|cpu|Equal122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~0_combout\ = (!\inst7|cpu|E_logic_result[23]~5_combout\ & (!\inst7|cpu|E_logic_result[4]~2_combout\ & (!\inst7|cpu|E_logic_result[3]~0_combout\ & !\inst7|cpu|E_logic_result[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[23]~5_combout\,
	datab => \inst7|cpu|E_logic_result[4]~2_combout\,
	datac => \inst7|cpu|E_logic_result[3]~0_combout\,
	datad => \inst7|cpu|E_logic_result[2]~1_combout\,
	combout => \inst7|cpu|Equal122~0_combout\);

-- Location: LCCOMB_X43_Y26_N22
\inst7|cpu|E_src2[19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[19]~4_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(21)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \inst7|cpu|D_iw\(21),
	datad => \inst7|cpu|R_src2_use_imm~regout\,
	combout => \inst7|cpu|E_src2[19]~4_combout\);

-- Location: LCFF_X43_Y26_N23
\inst7|cpu|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[19]~4_combout\,
	sdata => \inst7|cpu|D_iw\(9),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(19));

-- Location: LCCOMB_X37_Y27_N22
\inst7|cpu|E_logic_result[19]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[19]~9_combout\ = (\inst7|cpu|E_src2\(19) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(19)))))) # (!\inst7|cpu|E_src2\(19) & ((\inst7|cpu|E_src1\(19) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src1\(19) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(0),
	datab => \inst7|cpu|E_src2\(19),
	datac => \inst7|cpu|E_src1\(19),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[19]~9_combout\);

-- Location: LCCOMB_X37_Y27_N8
\inst7|cpu|E_logic_result[22]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[22]~6_combout\ = (\inst7|cpu|E_src2\(22) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(22)))))) # (!\inst7|cpu|E_src2\(22) & ((\inst7|cpu|E_src1\(22) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src1\(22) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(0),
	datab => \inst7|cpu|E_src2\(22),
	datac => \inst7|cpu|E_src1\(22),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[22]~6_combout\);

-- Location: LCCOMB_X37_Y27_N10
\inst7|cpu|E_logic_result[21]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[21]~7_combout\ = (\inst7|cpu|E_src2\(21) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(21)))))) # (!\inst7|cpu|E_src2\(21) & ((\inst7|cpu|E_src1\(21) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src1\(21) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(0),
	datab => \inst7|cpu|E_src2\(21),
	datac => \inst7|cpu|E_src1\(21),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[21]~7_combout\);

-- Location: LCCOMB_X37_Y28_N26
\inst7|cpu|Equal122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~1_combout\ = (!\inst7|cpu|E_logic_result[20]~8_combout\ & (!\inst7|cpu|E_logic_result[19]~9_combout\ & (!\inst7|cpu|E_logic_result[22]~6_combout\ & !\inst7|cpu|E_logic_result[21]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[20]~8_combout\,
	datab => \inst7|cpu|E_logic_result[19]~9_combout\,
	datac => \inst7|cpu|E_logic_result[22]~6_combout\,
	datad => \inst7|cpu|E_logic_result[21]~7_combout\,
	combout => \inst7|cpu|Equal122~1_combout\);

-- Location: LCCOMB_X37_Y28_N20
\inst7|cpu|Equal122~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal122~4_combout\ = (\inst7|cpu|Equal122~2_combout\ & (\inst7|cpu|Equal122~3_combout\ & (\inst7|cpu|Equal122~0_combout\ & \inst7|cpu|Equal122~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal122~2_combout\,
	datab => \inst7|cpu|Equal122~3_combout\,
	datac => \inst7|cpu|Equal122~0_combout\,
	datad => \inst7|cpu|Equal122~1_combout\,
	combout => \inst7|cpu|Equal122~4_combout\);

-- Location: LCCOMB_X42_Y26_N30
\inst7|cpu|E_cmp_result~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_cmp_result~0_combout\ = (\inst7|cpu|R_compare_op\(1) & (\inst7|cpu|R_compare_op\(0) & ((!\inst7|cpu|Equal122~4_combout\) # (!\inst7|cpu|Equal122~9_combout\)))) # (!\inst7|cpu|R_compare_op\(1) & (\inst7|cpu|Equal122~9_combout\ & 
-- (\inst7|cpu|Equal122~4_combout\ & !\inst7|cpu|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_compare_op\(1),
	datab => \inst7|cpu|Equal122~9_combout\,
	datac => \inst7|cpu|Equal122~4_combout\,
	datad => \inst7|cpu|R_compare_op\(0),
	combout => \inst7|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X42_Y26_N0
\inst7|cpu|E_cmp_result~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_cmp_result~1_combout\ = (\inst7|cpu|E_cmp_result~0_combout\) # ((\inst7|cpu|R_compare_op\(1) & (!\inst7|cpu|R_compare_op\(0) & \inst7|cpu|E_arith_result[32]~8_combout\)) # (!\inst7|cpu|R_compare_op\(1) & (\inst7|cpu|R_compare_op\(0) & 
-- !\inst7|cpu|E_arith_result[32]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_compare_op\(1),
	datab => \inst7|cpu|R_compare_op\(0),
	datac => \inst7|cpu|E_arith_result[32]~8_combout\,
	datad => \inst7|cpu|E_cmp_result~0_combout\,
	combout => \inst7|cpu|E_cmp_result~1_combout\);

-- Location: LCFF_X42_Y26_N1
\inst7|cpu|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_cmp_result~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_cmp_result~regout\);

-- Location: LCCOMB_X45_Y27_N2
\inst7|cpu|F_pc_no_crst_nxt[21]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\ = (!\inst7|cpu|R_ctrl_uncond_cti_non_br~regout\ & ((!\inst7|cpu|R_ctrl_br~regout\) # (!\inst7|cpu|W_cmp_result~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_cmp_result~regout\,
	datac => \inst7|cpu|R_ctrl_br~regout\,
	datad => \inst7|cpu|R_ctrl_uncond_cti_non_br~regout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\);

-- Location: LCCOMB_X45_Y27_N28
\inst7|cpu|F_pc_no_crst_nxt[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[21]~5_combout\ = (!\inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\ & ((!\inst7|cpu|F_pc_plus_one[21]~42_combout\))) # (!\inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\ & 
-- (!\inst7|cpu|E_arith_result[23]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_result[23]~2_combout\,
	datab => \inst7|cpu|F_pc_plus_one[21]~42_combout\,
	datac => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[21]~5_combout\);

-- Location: LCFF_X45_Y27_N29
\inst7|cpu|F_pc[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc_no_crst_nxt[21]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(21));

-- Location: LCCOMB_X45_Y27_N10
\inst7|cpu|E_arith_result[22]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_arith_result[22]~3_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~44_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add2~44_combout\,
	datac => \inst7|cpu|Add1~44_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|E_arith_result[22]~3_combout\);

-- Location: LCCOMB_X45_Y27_N6
\inst7|cpu|F_pc_no_crst_nxt[20]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc_no_crst_nxt[20]~6_combout\ = (!\inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\ & (\inst7|cpu|F_pc_plus_one[20]~40_combout\)) # (!\inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\ & 
-- ((\inst7|cpu|E_arith_result[22]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc_plus_one[20]~40_combout\,
	datab => \inst7|cpu|F_pc_no_crst_nxt[21]~4_combout\,
	datac => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datad => \inst7|cpu|E_arith_result[22]~3_combout\,
	combout => \inst7|cpu|F_pc_no_crst_nxt[20]~6_combout\);

-- Location: LCFF_X45_Y27_N7
\inst7|cpu|F_pc[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc_no_crst_nxt[20]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(20));

-- Location: LCCOMB_X42_Y27_N24
\inst7|addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router|Equal1~0_combout\ = (\inst7|cpu|F_pc\(11) & (!\inst7|cpu|F_pc\(21) & (\inst7|cpu|F_pc\(10) & !\inst7|cpu|F_pc\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc\(11),
	datab => \inst7|cpu|F_pc\(21),
	datac => \inst7|cpu|F_pc\(10),
	datad => \inst7|cpu|F_pc\(20),
	combout => \inst7|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X42_Y27_N22
\inst7|addr_router|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router|Equal1~3_combout\ = (\inst7|addr_router|Equal1~2_combout\ & (\inst7|addr_router|Equal1~1_combout\ & (\inst7|addr_router|Equal1~0_combout\ & !\inst7|cpu|F_pc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router|Equal1~2_combout\,
	datab => \inst7|addr_router|Equal1~1_combout\,
	datac => \inst7|addr_router|Equal1~0_combout\,
	datad => \inst7|cpu|F_pc\(12),
	combout => \inst7|addr_router|Equal1~3_combout\);

-- Location: LCCOMB_X31_Y25_N4
\inst7|cmd_xbar_demux|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux|src0_valid~0_combout\ = (!\inst7|cpu_instruction_master_translator|read_accepted~regout\ & (!\inst7|cpu|i_read~regout\ & !\inst7|addr_router|Equal1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu_instruction_master_translator|read_accepted~regout\,
	datac => \inst7|cpu|i_read~regout\,
	datad => \inst7|addr_router|Equal1~3_combout\,
	combout => \inst7|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X30_Y25_N8
\inst7|cmd_xbar_mux|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\inst7|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\inst7|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\inst7|cmd_xbar_mux|arb|top_priority_reg\(0) & !\inst7|cmd_xbar_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \inst7|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \inst7|cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst7|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \inst7|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: LCFF_X30_Y25_N9
\inst7|cmd_xbar_mux|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux|arb|grant[1]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X30_Y25_N24
\inst7|cmd_xbar_mux|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~14_combout\ = (\inst7|cpu|d_writedata\(8) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(8),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X40_Y21_N4
\inst7|rsp_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~7_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(15) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X40_Y21_N26
\inst7|cpu|F_iw[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[15]~15_combout\ = ((\inst7|rsp_xbar_mux|src_payload~7_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))) # (!\inst7|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datab => \inst7|cpu|D_iw[24]~1_combout\,
	datac => \inst7|rsp_xbar_mux|src_payload~7_combout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[15]~15_combout\);

-- Location: LCFF_X40_Y21_N27
\inst7|cpu|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[15]~15_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(15));

-- Location: LCCOMB_X42_Y26_N26
\inst7|cpu|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_logic_op[1]~0_combout\ = (\inst7|cpu|D_ctrl_alu_force_xor~8_combout\) # ((\inst7|cpu|Equal2~5_combout\ & ((\inst7|cpu|D_iw\(15)))) # (!\inst7|cpu|Equal2~5_combout\ & (\inst7|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_alu_force_xor~8_combout\,
	datab => \inst7|cpu|Equal2~5_combout\,
	datac => \inst7|cpu|D_iw\(4),
	datad => \inst7|cpu|D_iw\(15),
	combout => \inst7|cpu|D_logic_op[1]~0_combout\);

-- Location: LCFF_X42_Y26_N27
\inst7|cpu|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_logic_op[1]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_logic_op\(1));

-- Location: LCCOMB_X38_Y28_N10
\inst7|cpu|E_logic_result[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[5]~21_combout\ = (\inst7|cpu|E_src2\(5) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(5)))))) # (!\inst7|cpu|E_src2\(5) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(5)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(5),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|R_logic_op\(1),
	datad => \inst7|cpu|E_src1\(5),
	combout => \inst7|cpu|E_logic_result[5]~21_combout\);

-- Location: LCCOMB_X37_Y26_N6
\inst7|cpu|W_alu_result[5]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[5]~21_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[5]~21_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_arith_result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_ctrl_logic~regout\,
	datab => \inst7|cpu|E_logic_result[5]~21_combout\,
	datad => \inst7|cpu|E_arith_result[5]~5_combout\,
	combout => \inst7|cpu|W_alu_result[5]~21_combout\);

-- Location: LCFF_X37_Y26_N7
\inst7|cpu|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[5]~21_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(5));

-- Location: LCCOMB_X30_Y24_N18
\inst7|cmd_xbar_mux_001|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(41) = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & ((\inst7|cpu|W_alu_result\(5)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(0) & \inst7|cpu|F_pc\(3))))) # (!\inst7|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(0) & ((\inst7|cpu|F_pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|W_alu_result\(5),
	datad => \inst7|cpu|F_pc\(3),
	combout => \inst7|cmd_xbar_mux_001|src_data\(41));

-- Location: LCFF_X30_Y24_N19
\inst7|cpu|the_nios_CPU_nios2_oci|address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(3));

-- Location: LCCOMB_X40_Y24_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(29),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: LCFF_X40_Y24_N15
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X35_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~3_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(29)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(29),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~3_combout\);

-- Location: LCFF_X35_Y24_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~3_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X34_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[3]~3_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(5)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(3),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(5),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X38_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~21_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~21_combout\);

-- Location: LCFF_X38_Y24_N17
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(8));

-- Location: LCFF_X35_Y23_N9
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X35_Y23_N22
\inst7|cpu|F_iw[8]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[8]~21_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[8]~20_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_iw[8]~20_combout\,
	datab => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[8]~21_combout\);

-- Location: LCFF_X35_Y23_N23
\inst7|cpu|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[8]~21_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(8));

-- Location: LCCOMB_X41_Y25_N2
\inst7|cpu|R_src2_lo[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[2]~2_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(8))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_lo~0_combout\,
	datab => \inst7|cpu|D_iw\(8),
	datac => \inst7|cpu|R_src2_use_imm~regout\,
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst7|cpu|R_src2_lo[2]~2_combout\);

-- Location: LCFF_X41_Y25_N3
\inst7|cpu|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[2]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(2));

-- Location: LCCOMB_X42_Y28_N8
\inst7|cpu|F_pc[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[0]~8_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~4_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Add1~4_combout\,
	datab => \inst7|cpu|Add2~4_combout\,
	datad => \inst7|cpu|E_alu_sub~regout\,
	combout => \inst7|cpu|F_pc[0]~8_combout\);

-- Location: LCFF_X42_Y28_N9
\inst7|cpu|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[0]~8_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[0]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(0));

-- Location: LCCOMB_X33_Y24_N6
\inst7|cmd_xbar_mux_001|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(38) = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & ((\inst7|cpu|W_alu_result\(2)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(0) & \inst7|cpu|F_pc\(0))))) # (!\inst7|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(0) & (\inst7|cpu|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|F_pc\(0),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|cmd_xbar_mux_001|src_data\(38));

-- Location: LCFF_X33_Y24_N7
\inst7|cpu|the_nios_CPU_nios2_oci|address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(0));

-- Location: LCCOMB_X37_Y25_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\ & (!\inst7|cpu|the_nios_CPU_nios2_oci|address\(0) & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(0),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|avalon_ram_wr~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X37_Y25_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(3))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(3),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: LCFF_X37_Y25_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~regout\);

-- Location: LCCOMB_X36_Y25_N2
\inst7|cpu|wait_for_one_post_bret_inst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|wait_for_one_post_bret_inst~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~regout\ & ((\inst7|cpu|hbreak_enabled~regout\) # ((!\inst7|cpu|F_valid~0_combout\ & 
-- \inst7|cpu|wait_for_one_post_bret_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_valid~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~regout\,
	datac => \inst7|cpu|wait_for_one_post_bret_inst~regout\,
	datad => \inst7|cpu|hbreak_enabled~regout\,
	combout => \inst7|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCFF_X36_Y25_N3
\inst7|cpu|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|wait_for_one_post_bret_inst~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|wait_for_one_post_bret_inst~regout\);

-- Location: LCCOMB_X44_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(17))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(17),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(17),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X44_Y23_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~42_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41_combout\)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(19)) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(19),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~41_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCFF_X44_Y23_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~42_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X43_Y23_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(18),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: LCFF_X43_Y23_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X36_Y25_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(18) & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(19),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: LCFF_X36_Y25_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~regout\);

-- Location: LCCOMB_X36_Y25_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~regout\)) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|break_on_reset~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X40_Y25_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(20) & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(20),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(21),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCFF_X36_Y25_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~0_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~1_combout\,
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~regout\);

-- Location: LCCOMB_X36_Y25_N30
\inst7|cpu|hbreak_req~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|hbreak_req~0_combout\ = (\inst7|cpu|hbreak_pending~regout\ & (\inst7|cpu|wait_for_one_post_bret_inst~regout\ & ((!\inst7|cpu|W_valid~regout\)))) # (!\inst7|cpu|hbreak_pending~regout\ & (((\inst7|cpu|wait_for_one_post_bret_inst~regout\ & 
-- !\inst7|cpu|W_valid~regout\)) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|hbreak_pending~regout\,
	datab => \inst7|cpu|wait_for_one_post_bret_inst~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|jtag_break~regout\,
	datad => \inst7|cpu|W_valid~regout\,
	combout => \inst7|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X44_Y25_N10
\inst7|cpu|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\inst7|cpu|W_bstatus_reg_inst_nxt~0_combout\) # ((\inst7|cpu|W_status_reg_pie~regout\ & \inst7|cpu|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	datab => \inst7|cpu|W_status_reg_pie~regout\,
	datad => \inst7|cpu|R_ctrl_break~regout\,
	combout => \inst7|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X44_Y25_N11
\inst7|cpu|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_bstatus_reg~regout\);

-- Location: LCCOMB_X44_Y25_N2
\inst7|cpu|W_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_status_reg_pie_inst_nxt~3_combout\ = (\inst7|cpu|Equal101~5_combout\ & (((\inst7|cpu|W_bstatus_reg~regout\ & \inst7|cpu|D_iw\(14))))) # (!\inst7|cpu|Equal101~5_combout\ & (\inst7|cpu|W_status_reg_pie_inst_nxt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datab => \inst7|cpu|W_bstatus_reg~regout\,
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|Equal101~5_combout\,
	combout => \inst7|cpu|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X44_Y25_N4
\inst7|cpu|D_ctrl_crst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_crst~1_combout\ = (\inst7|cpu|D_ctrl_crst~0_combout\ & (\inst7|cpu|D_ctrl_retaddr~0_combout\ & (\inst7|cpu|D_iw\(14) & \inst7|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_crst~0_combout\,
	datab => \inst7|cpu|D_ctrl_retaddr~0_combout\,
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|D_iw\(12),
	combout => \inst7|cpu|D_ctrl_crst~1_combout\);

-- Location: LCFF_X44_Y25_N5
\inst7|cpu|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_crst~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_crst~regout\);

-- Location: LCCOMB_X44_Y25_N26
\inst7|cpu|W_estatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\inst7|cpu|R_ctrl_exception~regout\ & ((\inst7|cpu|Equal127~2_combout\ & ((\inst7|cpu|E_src1\(0)))) # (!\inst7|cpu|Equal127~2_combout\ & (\inst7|cpu|W_estatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal127~2_combout\,
	datab => \inst7|cpu|W_estatus_reg~regout\,
	datac => \inst7|cpu|E_src1\(0),
	datad => \inst7|cpu|R_ctrl_exception~regout\,
	combout => \inst7|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X44_Y25_N14
\inst7|cpu|W_estatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_estatus_reg_inst_nxt~1_combout\ = (!\inst7|cpu|R_ctrl_crst~regout\ & ((\inst7|cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\inst7|cpu|W_status_reg_pie~regout\ & \inst7|cpu|R_ctrl_exception~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_status_reg_pie~regout\,
	datab => \inst7|cpu|W_estatus_reg_inst_nxt~0_combout\,
	datac => \inst7|cpu|R_ctrl_crst~regout\,
	datad => \inst7|cpu|R_ctrl_exception~regout\,
	combout => \inst7|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCFF_X44_Y25_N15
\inst7|cpu|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_estatus_reg_inst_nxt~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_estatus_reg~regout\);

-- Location: LCCOMB_X44_Y25_N0
\inst7|cpu|W_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\inst7|cpu|W_estatus_reg~regout\ & (!\inst7|cpu|D_iw\(14) & \inst7|cpu|Equal101~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_estatus_reg~regout\,
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|Equal101~5_combout\,
	combout => \inst7|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X44_Y25_N28
\inst7|cpu|W_status_reg_pie_inst_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_status_reg_pie_inst_nxt~4_combout\ = (!\inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\ & (!\inst7|cpu|R_ctrl_crst~regout\ & ((\inst7|cpu|W_status_reg_pie_inst_nxt~3_combout\) # (\inst7|cpu|W_status_reg_pie_inst_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \inst7|cpu|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \inst7|cpu|R_ctrl_crst~regout\,
	datad => \inst7|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	combout => \inst7|cpu|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCFF_X44_Y25_N29
\inst7|cpu|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_status_reg_pie_inst_nxt~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_status_reg_pie~regout\);

-- Location: LCCOMB_X35_Y25_N8
\inst7|cpu|D_iw[24]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_iw[24]~1_combout\ = (\inst7|cpu|D_iw[24]~0_combout\ & ((\inst7|cpu|hbreak_req~0_combout\) # ((\inst7|cpu|hbreak_enabled~regout\)))) # (!\inst7|cpu|D_iw[24]~0_combout\ & (!\inst7|cpu|W_status_reg_pie~regout\ & 
-- ((\inst7|cpu|hbreak_req~0_combout\) # (\inst7|cpu|hbreak_enabled~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw[24]~0_combout\,
	datab => \inst7|cpu|hbreak_req~0_combout\,
	datac => \inst7|cpu|hbreak_enabled~regout\,
	datad => \inst7|cpu|W_status_reg_pie~regout\,
	combout => \inst7|cpu|D_iw[24]~1_combout\);

-- Location: LCCOMB_X38_Y24_N20
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~23_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~23_combout\);

-- Location: LCFF_X38_Y24_N21
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(10));

-- Location: LCFF_X37_Y22_N21
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(10),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X37_Y22_N0
\inst7|cpu|F_iw[10]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[10]~25_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[10]~24_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst7|cpu|F_iw[10]~24_combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \inst7|cpu|F_iw[10]~25_combout\);

-- Location: LCFF_X37_Y22_N1
\inst7|cpu|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[10]~25_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(10));

-- Location: LCCOMB_X41_Y25_N30
\inst7|cpu|R_src2_lo[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[4]~5_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(10))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_lo~0_combout\,
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datac => \inst7|cpu|D_iw\(10),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst7|cpu|R_src2_lo[4]~5_combout\);

-- Location: LCFF_X41_Y25_N31
\inst7|cpu|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[4]~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(4));

-- Location: LCCOMB_X38_Y28_N12
\inst7|cpu|E_logic_result[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[4]~2_combout\ = (\inst7|cpu|E_src2\(4) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(4)))))) # (!\inst7|cpu|E_src2\(4) & ((\inst7|cpu|R_logic_op\(1) & ((\inst7|cpu|E_src1\(4)))) # 
-- (!\inst7|cpu|R_logic_op\(1) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(1),
	datab => \inst7|cpu|E_src2\(4),
	datac => \inst7|cpu|R_logic_op\(0),
	datad => \inst7|cpu|E_src1\(4),
	combout => \inst7|cpu|E_logic_result[4]~2_combout\);

-- Location: LCCOMB_X37_Y28_N4
\inst7|cpu|W_alu_result[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[4]~0_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[4]~2_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|F_pc[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc[2]~10_combout\,
	datab => \inst7|cpu|E_logic_result[4]~2_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[4]~0_combout\);

-- Location: LCFF_X37_Y28_N5
\inst7|cpu|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[4]~0_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(4),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(4));

-- Location: LCCOMB_X30_Y24_N16
\inst7|cmd_xbar_mux_001|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(40) = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & ((\inst7|cpu|W_alu_result\(4)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(0) & \inst7|cpu|F_pc\(2))))) # (!\inst7|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(0) & ((\inst7|cpu|F_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|cpu|F_pc\(2),
	combout => \inst7|cmd_xbar_mux_001|src_data\(40));

-- Location: LCFF_X30_Y24_N17
\inst7|cpu|the_nios_CPU_nios2_oci|address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(2));

-- Location: LCCOMB_X34_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[2]~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(2),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X36_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~15_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~15_combout\);

-- Location: LCFF_X36_Y24_N23
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(5));

-- Location: LCFF_X34_Y22_N11
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(5),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X35_Y22_N2
\inst7|rsp_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~5_combout\ = (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(5) & (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(5),
	datab => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X37_Y22_N6
\inst7|cpu|F_iw[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[5]~11_combout\ = ((\inst7|rsp_xbar_mux|src_payload~5_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(5) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))) # (!\inst7|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw[24]~1_combout\,
	datab => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datac => \inst7|rsp_xbar_mux|src_payload~5_combout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[5]~11_combout\);

-- Location: LCFF_X37_Y22_N7
\inst7|cpu|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[5]~11_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(5));

-- Location: LCCOMB_X45_Y26_N28
\inst7|cpu|R_src2_use_imm~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_use_imm~3_combout\ = (\inst7|cpu|D_iw\(3)) # ((\inst7|cpu|D_iw\(4)) # (!\inst7|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|D_iw\(5),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|R_src2_use_imm~3_combout\);

-- Location: LCCOMB_X45_Y26_N22
\inst7|cpu|R_src2_use_imm~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_use_imm~12_combout\ = (\inst7|cpu|D_iw\(2) & ((\inst7|cpu|D_iw\(1) & (\inst7|cpu|R_valid~regout\)) # (!\inst7|cpu|D_iw\(1) & ((\inst7|cpu|R_src2_use_imm~3_combout\))))) # (!\inst7|cpu|D_iw\(2) & (((!\inst7|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_valid~regout\,
	datab => \inst7|cpu|D_iw\(2),
	datac => \inst7|cpu|D_iw\(1),
	datad => \inst7|cpu|R_src2_use_imm~3_combout\,
	combout => \inst7|cpu|R_src2_use_imm~12_combout\);

-- Location: LCCOMB_X43_Y26_N28
\inst7|cpu|R_src2_use_imm~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_use_imm~13_combout\ = (\inst7|cpu|R_src2_use_imm~12_combout\) # ((\inst7|cpu|D_iw\(0)) # ((!\inst7|cpu|D_iw\(11) & \inst7|cpu|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datab => \inst7|cpu|R_src2_use_imm~12_combout\,
	datac => \inst7|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \inst7|cpu|D_iw\(0),
	combout => \inst7|cpu|R_src2_use_imm~13_combout\);

-- Location: LCFF_X43_Y26_N29
\inst7|cpu|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_use_imm~13_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_src2_use_imm~regout\);

-- Location: LCCOMB_X41_Y25_N0
\inst7|cpu|R_src2_lo[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[3]~1_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(9))) # (!\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_lo~0_combout\,
	datab => \inst7|cpu|R_src2_use_imm~regout\,
	datac => \inst7|cpu|D_iw\(9),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst7|cpu|R_src2_lo[3]~1_combout\);

-- Location: LCFF_X41_Y25_N1
\inst7|cpu|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[3]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(3));

-- Location: LCCOMB_X41_Y28_N8
\inst7|cpu|F_pc[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[1]~9_combout\ = (\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add1~6_combout\)) # (!\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_sub~regout\,
	datab => \inst7|cpu|Add1~6_combout\,
	datad => \inst7|cpu|Add2~6_combout\,
	combout => \inst7|cpu|F_pc[1]~9_combout\);

-- Location: LCFF_X41_Y28_N9
\inst7|cpu|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[1]~9_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(1));

-- Location: LCCOMB_X30_Y24_N30
\inst7|cmd_xbar_mux_001|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(39) = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & ((\inst7|cpu|W_alu_result\(3)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(0) & \inst7|cpu|F_pc\(1))))) # (!\inst7|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(0) & (\inst7|cpu|F_pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|F_pc\(1),
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|cmd_xbar_mux_001|src_data\(39));

-- Location: LCFF_X30_Y24_N31
\inst7|cpu|the_nios_CPU_nios2_oci|address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(1));

-- Location: LCCOMB_X34_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[1]~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(1),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X37_Y23_N26
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~11_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~10_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~10_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~11_combout\);

-- Location: LCFF_X37_Y23_N27
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(2));

-- Location: LCFF_X34_Y22_N17
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(2),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X37_Y22_N28
\inst7|cpu|F_iw[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[2]~5_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(2) & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(2),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[2]~5_combout\);

-- Location: LCCOMB_X37_Y22_N10
\inst7|cpu|F_iw[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[2]~6_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[2]~5_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu|F_iw[2]~5_combout\,
	combout => \inst7|cpu|F_iw[2]~6_combout\);

-- Location: LCFF_X37_Y22_N11
\inst7|cpu|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[2]~6_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(2));

-- Location: LCCOMB_X46_Y27_N20
\inst7|cpu|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~5_combout\ = (\inst7|cpu|D_iw\(5) & (!\inst7|cpu|D_iw\(2) & \inst7|cpu|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|Equal2~0_combout\,
	combout => \inst7|cpu|Equal2~5_combout\);

-- Location: LCCOMB_X42_Y26_N28
\inst7|cpu|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_logic_op[0]~1_combout\ = (\inst7|cpu|D_ctrl_alu_force_xor~8_combout\) # ((\inst7|cpu|Equal2~5_combout\ & ((\inst7|cpu|D_iw\(14)))) # (!\inst7|cpu|Equal2~5_combout\ & (\inst7|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_ctrl_alu_force_xor~8_combout\,
	datab => \inst7|cpu|Equal2~5_combout\,
	datac => \inst7|cpu|D_iw\(3),
	datad => \inst7|cpu|D_iw\(14),
	combout => \inst7|cpu|D_logic_op[0]~1_combout\);

-- Location: LCFF_X42_Y26_N29
\inst7|cpu|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_logic_op[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_logic_op\(0));

-- Location: LCCOMB_X36_Y27_N22
\inst7|cpu|E_logic_result[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[12]~4_combout\ = (\inst7|cpu|E_src2\(12) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(12)))))) # (!\inst7|cpu|E_src2\(12) & ((\inst7|cpu|E_src1\(12) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src1\(12) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_src2\(12),
	datab => \inst7|cpu|R_logic_op\(0),
	datac => \inst7|cpu|E_src1\(12),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[12]~4_combout\);

-- Location: LCCOMB_X34_Y27_N10
\inst7|cpu|W_alu_result[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[12]~14_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[12]~4_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_arith_result[12]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_result[12]~1_combout\,
	datab => \inst7|cpu|E_logic_result[12]~4_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[12]~14_combout\);

-- Location: LCFF_X34_Y27_N11
\inst7|cpu|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[12]~14_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(12),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(12));

-- Location: LCCOMB_X34_Y27_N0
\inst7|cpu|W_alu_result[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[13]~13_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[13]~3_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_arith_result[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_arith_result[13]~0_combout\,
	datab => \inst7|cpu|E_logic_result[13]~3_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[13]~13_combout\);

-- Location: LCFF_X34_Y27_N1
\inst7|cpu|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[13]~13_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(13),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(13));

-- Location: LCCOMB_X32_Y24_N20
\inst7|cmd_xbar_demux_001|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|src0_valid~0_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst7|addr_router_001|Equal1~2_combout\ & (\inst7|cpu|W_alu_result\(12) & !\inst7|cpu|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst7|addr_router_001|Equal1~2_combout\,
	datac => \inst7|cpu|W_alu_result\(12),
	datad => \inst7|cpu|W_alu_result\(13),
	combout => \inst7|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCFF_X30_Y25_N21
\inst7|cmd_xbar_mux|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux|arb|grant[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X30_Y25_N20
\inst7|cmd_xbar_mux|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\inst7|cmd_xbar_demux|src0_valid~0_combout\ & (((!\inst7|cmd_xbar_demux_001|src0_valid~0_combout\ & \inst7|cmd_xbar_mux|arb|top_priority_reg\(1))) # (!\inst7|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \inst7|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst7|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \inst7|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \inst7|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: LCFF_X31_Y25_N21
\inst7|cmd_xbar_mux|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cmd_xbar_mux|arb|grant[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X33_Y24_N12
\inst7|cmd_xbar_mux|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_data\(38) = (\inst7|cmd_xbar_mux|saved_grant\(1) & ((\inst7|cpu|W_alu_result\(2)) # ((\inst7|cmd_xbar_mux|saved_grant\(0) & \inst7|cpu|F_pc\(0))))) # (!\inst7|cmd_xbar_mux|saved_grant\(1) & (\inst7|cmd_xbar_mux|saved_grant\(0) & 
-- (\inst7|cpu|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux|saved_grant\(0),
	datac => \inst7|cpu|F_pc\(0),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|cmd_xbar_mux|src_data\(38));

-- Location: LCCOMB_X37_Y22_N2
\inst7|cpu|F_iw[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[0]~3_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(0) & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|cpu|F_iw[0]~3_combout\);

-- Location: LCCOMB_X37_Y25_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]~3_combout\ = !\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]~3_combout\);

-- Location: LCFF_X37_Y25_N15
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[0]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X37_Y25_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\ & (!\inst7|cpu|the_nios_CPU_nios2_oci|address\(0) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(0),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X40_Y25_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(25) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(25),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X37_Y25_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~0_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~regout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(1) & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(1),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|always1~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCFF_X37_Y25_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X37_Y25_N28
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~8_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~regout\))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(0),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|monitor_error~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~8_combout\);

-- Location: LCCOMB_X37_Y23_N24
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~9_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~8_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~8_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~9_combout\);

-- Location: LCFF_X37_Y23_N25
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(0));

-- Location: LCFF_X37_Y23_N17
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X37_Y22_N8
\inst7|cpu|F_iw[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[0]~4_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|F_iw[0]~3_combout\) # ((\inst7|rsp_xbar_demux_001|src0_valid~combout\ & \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst7|cpu|F_iw[0]~3_combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \inst7|cpu|F_iw[0]~4_combout\);

-- Location: LCFF_X37_Y22_N9
\inst7|cpu|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[0]~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(0));

-- Location: LCCOMB_X45_Y26_N4
\inst7|cpu|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_hi_imm16~0_combout\ = (!\inst7|cpu|D_iw\(1) & (!\inst7|cpu|D_iw\(0) & ((\inst7|cpu|D_iw\(3)) # (\inst7|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(1),
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X45_Y26_N18
\inst7|cpu|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_hi_imm16~1_combout\ = (\inst7|cpu|D_iw\(5) & (\inst7|cpu|D_ctrl_hi_imm16~0_combout\ & \inst7|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(5),
	datab => \inst7|cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \inst7|cpu|D_iw\(2),
	combout => \inst7|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X45_Y26_N19
\inst7|cpu|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_hi_imm16~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X43_Y26_N30
\inst7|cpu|R_src2_lo~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo~0_combout\ = (\inst7|cpu|R_ctrl_hi_imm16~regout\) # (\inst7|cpu|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	datad => \inst7|cpu|R_ctrl_force_src2_zero~regout\,
	combout => \inst7|cpu|R_src2_lo~0_combout\);

-- Location: LCCOMB_X43_Y25_N4
\inst7|cpu|R_src2_lo[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|R_src2_lo[8]~11_combout\ = (!\inst7|cpu|R_src2_lo~0_combout\ & ((\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|D_iw\(14))) # (!\inst7|cpu|R_src2_use_imm~regout\ & 
-- ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_src2_use_imm~regout\,
	datab => \inst7|cpu|R_src2_lo~0_combout\,
	datac => \inst7|cpu|D_iw\(14),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst7|cpu|R_src2_lo[8]~11_combout\);

-- Location: LCFF_X43_Y25_N5
\inst7|cpu|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|R_src2_lo[8]~11_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(8));

-- Location: LCCOMB_X41_Y28_N18
\inst7|cpu|F_pc[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_pc[6]~13_combout\ = (\inst7|cpu|E_alu_sub~regout\ & ((\inst7|cpu|Add1~16_combout\))) # (!\inst7|cpu|E_alu_sub~regout\ & (\inst7|cpu|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_alu_sub~regout\,
	datab => \inst7|cpu|Add2~16_combout\,
	datad => \inst7|cpu|Add1~16_combout\,
	combout => \inst7|cpu|F_pc[6]~13_combout\);

-- Location: LCFF_X41_Y28_N19
\inst7|cpu|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_pc[6]~13_combout\,
	sdata => \inst7|cpu|F_pc_plus_one[6]~12_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \inst7|cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \inst7|cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|F_pc\(6));

-- Location: LCCOMB_X34_Y27_N28
\inst7|cmd_xbar_mux_001|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(44) = (\inst7|cpu|W_alu_result\(8) & ((\inst7|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(0) & \inst7|cpu|F_pc\(6))))) # (!\inst7|cpu|W_alu_result\(8) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(0) & ((\inst7|cpu|F_pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(8),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|F_pc\(6),
	combout => \inst7|cmd_xbar_mux_001|src_data\(44));

-- Location: LCFF_X34_Y27_N29
\inst7|cpu|the_nios_CPU_nios2_oci|address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(6));

-- Location: LCCOMB_X37_Y25_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|address\(7) & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & (!\inst7|cpu|the_nios_CPU_nios2_oci|address\(6) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|address\(7),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(6),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|address\(5),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X38_Y25_N18
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(14) & \inst7|cpu|the_nios_CPU_nios2_oci|address\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(14),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X37_Y25_N30
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|address\(0) & \inst7|cpu|the_nios_CPU_nios2_oci|readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~1_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(0),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X38_Y24_N12
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~33_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~33_combout\);

-- Location: LCFF_X38_Y24_N13
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(21));

-- Location: LCFF_X38_Y21_N19
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(21),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X38_Y21_N8
\inst7|rsp_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~9_combout\ = (\inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0) & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(21) & 
-- \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(21),
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	combout => \inst7|rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X38_Y21_N28
\inst7|cpu|F_iw[21]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[21]~43_combout\ = ((\inst7|rsp_xbar_mux|src_payload~9_combout\) # ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst7|rsp_xbar_demux_001|src0_valid~combout\))) # (!\inst7|cpu|D_iw[24]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw[24]~1_combout\,
	datab => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datac => \inst7|rsp_xbar_mux|src_payload~9_combout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[21]~43_combout\);

-- Location: LCFF_X38_Y21_N29
\inst7|cpu|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[21]~43_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(21));

-- Location: LCCOMB_X43_Y26_N0
\inst7|cpu|E_src2[18]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_src2[18]~5_combout\ = (\inst7|cpu|R_src2_use_imm~regout\ & ((\inst7|cpu|D_iw\(21)))) # (!\inst7|cpu|R_src2_use_imm~regout\ & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst7|cpu|D_iw\(21),
	datad => \inst7|cpu|R_src2_use_imm~regout\,
	combout => \inst7|cpu|E_src2[18]~5_combout\);

-- Location: LCFF_X43_Y26_N1
\inst7|cpu|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_src2[18]~5_combout\,
	sdata => \inst7|cpu|D_iw\(8),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|R_src2_hi~0_combout\,
	sload => \inst7|cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_src2\(18));

-- Location: LCCOMB_X37_Y27_N0
\inst7|cpu|E_logic_result[18]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_logic_result[18]~10_combout\ = (\inst7|cpu|E_src2\(18) & (\inst7|cpu|R_logic_op\(1) $ (((\inst7|cpu|R_logic_op\(0) & \inst7|cpu|E_src1\(18)))))) # (!\inst7|cpu|E_src2\(18) & ((\inst7|cpu|E_src1\(18) & ((\inst7|cpu|R_logic_op\(1)))) # 
-- (!\inst7|cpu|E_src1\(18) & (!\inst7|cpu|R_logic_op\(0) & !\inst7|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|R_logic_op\(0),
	datab => \inst7|cpu|E_src2\(18),
	datac => \inst7|cpu|E_src1\(18),
	datad => \inst7|cpu|R_logic_op\(1),
	combout => \inst7|cpu|E_logic_result[18]~10_combout\);

-- Location: LCCOMB_X35_Y27_N16
\inst7|cpu|W_alu_result[18]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[18]~8_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[18]~10_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|F_pc[16]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc[16]~3_combout\,
	datab => \inst7|cpu|E_logic_result[18]~10_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[18]~8_combout\);

-- Location: LCFF_X35_Y27_N17
\inst7|cpu|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[18]~8_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(18),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(18));

-- Location: LCCOMB_X30_Y17_N6
\inst7|addr_router_001|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal1~1_combout\ = (!\inst7|cpu|W_alu_result\(19) & (!\inst7|cpu|W_alu_result\(18) & (!\inst7|cpu|W_alu_result\(17) & !\inst7|cpu|W_alu_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(19),
	datab => \inst7|cpu|W_alu_result\(18),
	datac => \inst7|cpu|W_alu_result\(17),
	datad => \inst7|cpu|W_alu_result\(16),
	combout => \inst7|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X35_Y27_N26
\inst7|addr_router_001|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal1~2_combout\ = (\inst7|addr_router_001|Equal1~0_combout\ & (\inst7|addr_router_001|Equal1~1_combout\ & (!\inst7|cpu|W_alu_result\(14) & !\inst7|cpu|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal1~0_combout\,
	datab => \inst7|addr_router_001|Equal1~1_combout\,
	datac => \inst7|cpu|W_alu_result\(14),
	datad => \inst7|cpu|W_alu_result\(15),
	combout => \inst7|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X32_Y24_N30
\inst7|addr_router_001|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal4~0_combout\ = (\inst7|addr_router_001|Equal2~1_combout\ & (\inst7|addr_router_001|Equal1~2_combout\ & (\inst7|cpu|W_alu_result\(12) & !\inst7|cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|addr_router_001|Equal2~1_combout\,
	datab => \inst7|addr_router_001|Equal1~2_combout\,
	datac => \inst7|cpu|W_alu_result\(12),
	datad => \inst7|cpu|W_alu_result\(7),
	combout => \inst7|addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X30_Y26_N22
\inst7|addr_router_001|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal6~0_combout\ = (\inst7|cpu|W_alu_result\(5) & (\inst7|addr_router_001|Equal4~0_combout\ & (\inst7|cpu|W_alu_result\(6) & !\inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(5),
	datab => \inst7|addr_router_001|Equal4~0_combout\,
	datac => \inst7|cpu|W_alu_result\(6),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|addr_router_001|Equal6~0_combout\);

-- Location: LCCOMB_X31_Y24_N12
\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ = (!\inst7|cpu_data_master_translator|read_accepted~regout\ & (\inst7|cpu|d_read~regout\ & 
-- \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datac => \inst7|cpu|d_read~regout\,
	datad => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\);

-- Location: LCCOMB_X30_Y26_N20
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\inst7|data_ch1_s1_translator|av_waitrequest_generated~1_combout\ & (\inst7|addr_router_001|Equal6~0_combout\ & 
-- (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ & !\inst7|data_ch1_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|av_waitrequest_generated~1_combout\,
	datab => \inst7|addr_router_001|Equal6~0_combout\,
	datac => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\,
	datad => \inst7|data_ch1_s1_translator|wait_latency_counter\(1),
	combout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X31_Y22_N6
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # ((!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: LCFF_X31_Y22_N7
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X31_Y22_N22
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst7|data_ch1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # (\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # 
-- (!\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg\(0),
	datab => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X31_Y22_N23
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X30_Y26_N28
\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|addr_router_001|Equal4~1_combout\ & \inst7|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|addr_router_001|Equal4~1_combout\,
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X30_Y26_N30
\inst7|data_ch1_s1_translator|wait_latency_counter[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|wait_latency_counter[1]~4_combout\ = (!\inst7|data_ch1_s1_translator|wait_latency_counter\(1) & (\inst7|data_ch1_s1_translator|wait_latency_counter\(0) $ (((\inst7|cpu_data_master_translator|uav_write~0_combout\ & 
-- \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|wait_latency_counter\(0),
	datab => \inst7|data_ch1_s1_translator|wait_latency_counter\(1),
	datac => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst7|data_ch1_s1_translator|wait_latency_counter[1]~4_combout\);

-- Location: LCCOMB_X30_Y26_N8
\inst7|data_ch1_s1_translator|wait_latency_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|wait_latency_counter~5_combout\ = (\inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\ & (!\inst7|data_ch1_s1_translator|wait_latency_counter[1]~4_combout\ & 
-- (!\inst7|data_ch1_s1_translator|wait_latency_counter\(0) & \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst7|data_ch1_s1_translator|wait_latency_counter[1]~4_combout\,
	datac => \inst7|data_ch1_s1_translator|wait_latency_counter\(0),
	datad => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst7|data_ch1_s1_translator|wait_latency_counter~5_combout\);

-- Location: LCFF_X30_Y26_N9
\inst7|data_ch1_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|wait_latency_counter~5_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X30_Y26_N14
\inst7|data_ch1_s1_translator|wait_latency_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|wait_latency_counter~6_combout\ = (\inst7|data_ch1_s1_translator|wait_latency_counter\(1) & (((!\inst7|data_ch1_s1_translator|wait_latency_counter\(0))))) # (!\inst7|data_ch1_s1_translator|wait_latency_counter\(1) & 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\ & (\inst7|data_ch1_s1_translator|wait_latency_counter\(0) & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datab => \inst7|data_ch1_s1_translator|wait_latency_counter\(1),
	datac => \inst7|data_ch1_s1_translator|wait_latency_counter\(0),
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_ch1_s1_translator|wait_latency_counter~6_combout\);

-- Location: LCCOMB_X30_Y26_N0
\inst7|data_ch1_s1_translator|wait_latency_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|wait_latency_counter~7_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst7|data_ch1_s1_translator|wait_latency_counter~6_combout\ & 
-- (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst7|data_ch1_s1_translator|wait_latency_counter~6_combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \inst7|data_ch1_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst7|data_ch1_s1_translator|wait_latency_counter~7_combout\);

-- Location: LCFF_X30_Y26_N1
\inst7|data_ch1_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_ch1_s1_translator|wait_latency_counter~7_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_ch1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X30_Y26_N12
\inst7|data_ch1_s1_translator|av_waitrequest_generated~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|av_waitrequest_generated~1_combout\ = \inst7|data_ch1_s1_translator|wait_latency_counter\(0) $ (((!\inst7|data_ch1_s1_translator|av_waitrequest_generated~0_combout\ & (\inst7|cpu_data_master_translator|uav_write~0_combout\ & 
-- \inst7|addr_router_001|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \inst7|data_ch1_s1_translator|wait_latency_counter\(0),
	datac => \inst7|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst7|addr_router_001|Equal4~0_combout\,
	combout => \inst7|data_ch1_s1_translator|av_waitrequest_generated~1_combout\);

-- Location: LCCOMB_X30_Y26_N26
\inst7|data_ch1_s1_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ch1_s1_translator|read_latency_shift_reg~1_combout\ = (\inst7|data_ch1_s1_translator|read_latency_shift_reg~0_combout\ & (!\inst7|data_ch1_s1_translator|wait_latency_counter\(1) & 
-- (\inst7|data_ch1_s1_translator|av_waitrequest_generated~1_combout\ & \inst7|addr_router_001|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch1_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \inst7|data_ch1_s1_translator|wait_latency_counter\(1),
	datac => \inst7|data_ch1_s1_translator|av_waitrequest_generated~1_combout\,
	datad => \inst7|addr_router_001|Equal6~0_combout\,
	combout => \inst7|data_ch1_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X33_Y23_N4
\inst7|data_ctr_s1_translator|read_latency_shift_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|read_latency_shift_reg~5_combout\ = \inst7|data_ctr_s1_translator|wait_latency_counter\(0) $ (((!\inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\ & \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|wait_latency_counter\(0),
	datab => \inst7|data_ctr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|data_ctr_s1_translator|read_latency_shift_reg~5_combout\);

-- Location: LCCOMB_X33_Y23_N22
\inst7|data_ctr_s1_translator|read_latency_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_ctr_s1_translator|read_latency_shift_reg~3_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg~2_combout\ & (\inst7|data_ctr_s1_translator|read_latency_shift_reg~5_combout\ & (\inst7|addr_router_001|Equal5~1_combout\ & 
-- !\inst7|data_ctr_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ctr_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst7|data_ctr_s1_translator|read_latency_shift_reg~5_combout\,
	datac => \inst7|addr_router_001|Equal5~1_combout\,
	datad => \inst7|data_ctr_s1_translator|wait_latency_counter\(1),
	combout => \inst7|data_ctr_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X32_Y18_N8
\inst7|cmd_xbar_demux_001|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|WideOr0~2_combout\ = (\inst7|data_ctr_s1_translator|read_latency_shift_reg~3_combout\) # ((\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\inst7|width_adapter|count\(0) & 
-- \inst7|addr_router_001|src_channel[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \inst7|width_adapter|count\(0),
	datac => \inst7|addr_router_001|src_channel[9]~0_combout\,
	datad => \inst7|data_ctr_s1_translator|read_latency_shift_reg~3_combout\,
	combout => \inst7|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X32_Y23_N12
\inst7|cmd_xbar_demux_001|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|WideOr0~0_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & !\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datac => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X32_Y23_N14
\inst7|cmd_xbar_demux_001|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|WideOr0~1_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & ((\inst7|cmd_xbar_demux_001|WideOr0~0_combout\) # 
-- ((\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & !\inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datac => \inst7|data_ch9_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|cmd_xbar_demux_001|WideOr0~0_combout\,
	combout => \inst7|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X34_Y26_N26
\inst7|cmd_xbar_demux_001|WideOr0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|WideOr0~5_combout\ = (\inst7|cmd_xbar_demux_001|WideOr0~4_combout\) # ((\inst7|data_ch1_s1_translator|read_latency_shift_reg~1_combout\) # ((\inst7|cmd_xbar_demux_001|WideOr0~2_combout\) # 
-- (\inst7|cmd_xbar_demux_001|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux_001|WideOr0~4_combout\,
	datab => \inst7|data_ch1_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \inst7|cmd_xbar_demux_001|WideOr0~2_combout\,
	datad => \inst7|cmd_xbar_demux_001|WideOr0~1_combout\,
	combout => \inst7|cmd_xbar_demux_001|WideOr0~5_combout\);

-- Location: LCCOMB_X34_Y26_N30
\inst7|cpu_data_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|read_accepted~1_combout\ = (!\inst7|cpu|av_ld_getting_data~6_combout\ & ((\inst7|cpu_data_master_translator|read_accepted~regout\) # ((\inst7|cpu_data_master_translator|read_accepted~0_combout\ & 
-- \inst7|cmd_xbar_demux_001|WideOr0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_getting_data~6_combout\,
	datab => \inst7|cpu_data_master_translator|read_accepted~0_combout\,
	datac => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datad => \inst7|cmd_xbar_demux_001|WideOr0~5_combout\,
	combout => \inst7|cpu_data_master_translator|read_accepted~1_combout\);

-- Location: LCFF_X34_Y26_N31
\inst7|cpu_data_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_data_master_translator|read_accepted~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_data_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X31_Y24_N2
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst7|jtag_uart|av_waitrequest~regout\ & (!\inst7|cpu_data_master_translator|read_accepted~regout\ & (\inst7|cpu|d_read~regout\ & 
-- \inst7|addr_router_001|Equal8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|av_waitrequest~regout\,
	datab => \inst7|cpu_data_master_translator|read_accepted~regout\,
	datac => \inst7|cpu|d_read~regout\,
	datad => \inst7|addr_router_001|Equal8~2_combout\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X31_Y24_N18
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\) # 
-- (\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datac => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCFF_X31_Y24_N19
\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y24_N16
\inst7|jtag_uart|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart|av_waitrequest~0_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (!\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst7|jtag_uart|av_waitrequest~regout\ & \inst7|addr_router_001|Equal8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|jtag_uart|av_waitrequest~regout\,
	datad => \inst7|addr_router_001|Equal8~2_combout\,
	combout => \inst7|jtag_uart|av_waitrequest~0_combout\);

-- Location: LCFF_X31_Y24_N17
\inst7|jtag_uart|av_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart|av_waitrequest~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart|av_waitrequest~regout\);

-- Location: LCCOMB_X31_Y24_N26
\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ = (\inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\ & 
-- (!\inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst7|jtag_uart|av_waitrequest~regout\ & \inst7|addr_router_001|Equal8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~5_combout\,
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|jtag_uart|av_waitrequest~regout\,
	datad => \inst7|addr_router_001|Equal8~2_combout\,
	combout => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: LCFF_X31_Y24_N27
\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X30_Y23_N28
\inst7|data_clk|read_mux_out~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|data_clk|read_mux_out~1_combout\ = (\inst7|data_clk|read_mux_out~0_combout\) # ((\inst7|cpu|W_alu_result\(2) & (\inst7|data_clk|edge_capture~regout\ & \inst7|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_clk|read_mux_out~0_combout\,
	datab => \inst7|cpu|W_alu_result\(2),
	datac => \inst7|data_clk|edge_capture~regout\,
	datad => \inst7|cpu|W_alu_result\(3),
	combout => \inst7|data_clk|read_mux_out~1_combout\);

-- Location: LCFF_X30_Y23_N29
\inst7|data_clk|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|data_clk|read_mux_out~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk|readdata\(0));

-- Location: LCFF_X31_Y22_N17
\inst7|data_clk_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|data_clk|readdata\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|data_clk_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X31_Y22_N16
\inst7|rsp_xbar_mux_001|src_data[0]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[0]~40_combout\ = (\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((\inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst7|data_clk_s1_translator|av_readdata_pre\(0) & 
-- \inst7|data_clk_s1_translator|read_latency_shift_reg\(0))))) # (!\inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & (((\inst7|data_clk_s1_translator|av_readdata_pre\(0) & \inst7|data_clk_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datab => \inst7|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst7|data_clk_s1_translator|av_readdata_pre\(0),
	datad => \inst7|data_clk_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[0]~40_combout\);

-- Location: LCCOMB_X34_Y19_N4
\inst7|spi|spi_slave_select_holding_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|spi_slave_select_holding_reg[0]~0_combout\ = !\inst7|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(0),
	combout => \inst7|spi|spi_slave_select_holding_reg[0]~0_combout\);

-- Location: LCCOMB_X33_Y19_N18
\inst7|spi|slaveselect_wr_strobe~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|slaveselect_wr_strobe~0_combout\ = (!\inst7|cpu|W_alu_result\(3) & (\inst7|spi|wr_strobe~regout\ & (\inst7|cpu|W_alu_result\(2) & \inst7|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(3),
	datab => \inst7|spi|wr_strobe~regout\,
	datac => \inst7|cpu|W_alu_result\(2),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|spi|slaveselect_wr_strobe~0_combout\);

-- Location: LCFF_X34_Y19_N5
\inst7|spi|spi_slave_select_holding_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|spi_slave_select_holding_reg[0]~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|slaveselect_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_holding_reg\(0));

-- Location: LCCOMB_X33_Y19_N26
\inst7|spi|write_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|write_shift_reg~0_combout\ = (!\inst7|spi|transmitting~regout\ & \inst7|spi|tx_holding_primed~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|transmitting~regout\,
	datad => \inst7|spi|tx_holding_primed~regout\,
	combout => \inst7|spi|write_shift_reg~0_combout\);

-- Location: LCFF_X32_Y19_N9
\inst7|spi|SSO_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(10),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|SSO_reg~regout\);

-- Location: LCCOMB_X32_Y19_N8
\inst7|spi|always6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|always6~0_combout\ = (\inst7|spi|write_shift_reg~0_combout\) # ((\inst7|cpu|d_writedata\(10) & (!\inst7|spi|SSO_reg~regout\ & \inst7|spi|control_wr_strobe~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|d_writedata\(10),
	datab => \inst7|spi|write_shift_reg~0_combout\,
	datac => \inst7|spi|SSO_reg~regout\,
	datad => \inst7|spi|control_wr_strobe~combout\,
	combout => \inst7|spi|always6~0_combout\);

-- Location: LCFF_X34_Y19_N11
\inst7|spi|spi_slave_select_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|spi_slave_select_holding_reg\(0),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|spi|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|spi_slave_select_reg\(0));

-- Location: LCCOMB_X34_Y19_N10
\inst7|spi|p1_data_to_cpu[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[0]~13_combout\ = (\inst7|cpu|W_alu_result\(2) & ((!\inst7|spi|spi_slave_select_reg\(0)))) # (!\inst7|cpu|W_alu_result\(2) & (\inst7|spi|endofpacketvalue_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|spi|endofpacketvalue_reg\(0),
	datac => \inst7|spi|spi_slave_select_reg\(0),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|spi|p1_data_to_cpu[0]~13_combout\);

-- Location: LCCOMB_X30_Y22_N24
\inst7|spi|p1_data_to_cpu[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|p1_data_to_cpu[0]~14_combout\ = (\inst7|spi|data_to_cpu[1]~0_combout\ & (\inst7|spi|p1_data_to_cpu[0]~13_combout\ & ((\inst7|cpu|W_alu_result\(4))))) # (!\inst7|spi|data_to_cpu[1]~0_combout\ & (((\inst7|spi|rx_holding_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|data_to_cpu[1]~0_combout\,
	datab => \inst7|spi|p1_data_to_cpu[0]~13_combout\,
	datac => \inst7|spi|rx_holding_reg\(0),
	datad => \inst7|cpu|W_alu_result\(4),
	combout => \inst7|spi|p1_data_to_cpu[0]~14_combout\);

-- Location: LCFF_X30_Y22_N25
\inst7|spi|data_to_cpu[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|p1_data_to_cpu[0]~14_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|data_to_cpu\(0));

-- Location: LCFF_X30_Y22_N15
\inst7|spi_spi_control_port_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|spi|data_to_cpu\(0),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi_spi_control_port_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X30_Y22_N14
\inst7|rsp_xbar_mux_001|src_data[0]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[0]~42_combout\ = (\inst7|data_ch9_s1_translator|av_readdata_pre\(0) & ((\inst7|data_ch9_s1_translator|read_latency_shift_reg\(0)) # ((\inst7|spi_spi_control_port_translator|av_readdata_pre\(0) & 
-- \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0))))) # (!\inst7|data_ch9_s1_translator|av_readdata_pre\(0) & (((\inst7|spi_spi_control_port_translator|av_readdata_pre\(0) & 
-- \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|data_ch9_s1_translator|av_readdata_pre\(0),
	datab => \inst7|data_ch9_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|spi_spi_control_port_translator|av_readdata_pre\(0),
	datad => \inst7|spi_spi_control_port_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[0]~42_combout\);

-- Location: LCCOMB_X37_Y22_N26
\inst7|rsp_xbar_mux_001|src_data[0]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[0]~99_combout\ = (\inst7|rsp_xbar_mux_001|src_data[0]~42_combout\) # ((!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & 
-- (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(0) & \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[0]~42_combout\,
	datac => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[0]~99_combout\);

-- Location: LCCOMB_X36_Y21_N30
\inst7|uart|the_nios_uart_rx|rx_data[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_rx|rx_data[0]~feeder_combout\ = \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|uart|the_nios_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \inst7|uart|the_nios_uart_rx|rx_data[0]~feeder_combout\);

-- Location: LCFF_X36_Y21_N31
\inst7|uart|the_nios_uart_rx|rx_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_rx|rx_data[0]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_rx|rx_data\(0));

-- Location: LCFF_X36_Y20_N13
\inst7|uart|the_nios_uart_regs|control_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|d_writedata\(0),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(0));

-- Location: LCCOMB_X36_Y20_N12
\inst7|uart|the_nios_uart_regs|selected_read_data[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[0]~10_combout\ = (\inst7|spi|Equal0~1_combout\ & ((\inst7|uart|the_nios_uart_regs|tx_data\(0)) # ((\inst7|spi|Equal0~0_combout\ & \inst7|uart|the_nios_uart_regs|control_reg\(0))))) # 
-- (!\inst7|spi|Equal0~1_combout\ & (\inst7|spi|Equal0~0_combout\ & (\inst7|uart|the_nios_uart_regs|control_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~1_combout\,
	datab => \inst7|spi|Equal0~0_combout\,
	datac => \inst7|uart|the_nios_uart_regs|control_reg\(0),
	datad => \inst7|uart|the_nios_uart_regs|tx_data\(0),
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[0]~10_combout\);

-- Location: LCCOMB_X36_Y21_N6
\inst7|uart|the_nios_uart_regs|selected_read_data[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|selected_read_data[0]~11_combout\ = (\inst7|uart|the_nios_uart_regs|selected_read_data[0]~10_combout\) # ((\inst7|spi|Equal0~2_combout\ & \inst7|uart|the_nios_uart_rx|rx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|Equal0~2_combout\,
	datab => \inst7|uart|the_nios_uart_rx|rx_data\(0),
	datad => \inst7|uart|the_nios_uart_regs|selected_read_data[0]~10_combout\,
	combout => \inst7|uart|the_nios_uart_regs|selected_read_data[0]~11_combout\);

-- Location: LCFF_X36_Y21_N7
\inst7|uart|the_nios_uart_regs|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|selected_read_data[0]~11_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|readdata\(0));

-- Location: LCFF_X31_Y22_N15
\inst7|uart_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|uart|the_nios_uart_regs|readdata\(0),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X31_Y22_N14
\inst7|rsp_xbar_mux_001|src_data[0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[0]~43_combout\ = (\inst7|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(0)) # ((\inst7|uart_s1_translator|read_latency_shift_reg\(0) & 
-- \inst7|uart_s1_translator|av_readdata_pre\(0))))) # (!\inst7|rsp_xbar_demux_001|src1_valid~combout\ & (\inst7|uart_s1_translator|read_latency_shift_reg\(0) & (\inst7|uart_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst7|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \inst7|uart_s1_translator|av_readdata_pre\(0),
	datad => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \inst7|rsp_xbar_mux_001|src_data[0]~43_combout\);

-- Location: LCCOMB_X31_Y22_N4
\inst7|rsp_xbar_mux_001|src_data[0]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux_001|src_data[0]~44_combout\ = (\inst7|rsp_xbar_mux_001|src_data[0]~41_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[0]~40_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[0]~99_combout\) # 
-- (\inst7|rsp_xbar_mux_001|src_data[0]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[0]~41_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[0]~40_combout\,
	datac => \inst7|rsp_xbar_mux_001|src_data[0]~99_combout\,
	datad => \inst7|rsp_xbar_mux_001|src_data[0]~43_combout\,
	combout => \inst7|rsp_xbar_mux_001|src_data[0]~44_combout\);

-- Location: LCCOMB_X40_Y22_N26
\inst7|cpu|av_ld_byte1_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte1_data[0]~7_combout\ = (\inst7|cpu|av_ld_aligning_data~regout\ & ((\inst7|cpu|av_fill_bit~1_combout\))) # (!\inst7|cpu|av_ld_aligning_data~regout\ & (\inst7|rsp_xbar_mux_001|src_data[8]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[8]~75_combout\,
	datab => \inst7|cpu|av_ld_aligning_data~regout\,
	datad => \inst7|cpu|av_fill_bit~1_combout\,
	combout => \inst7|cpu|av_ld_byte1_data[0]~7_combout\);

-- Location: LCFF_X40_Y22_N27
\inst7|cpu|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte1_data[0]~7_combout\,
	sdata => \inst7|cpu|av_ld_byte2_data\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst7|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X38_Y22_N10
\inst7|cpu|av_ld_byte0_data_nxt[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|av_ld_byte0_data_nxt[0]~3_combout\ = (\inst7|cpu|av_ld_rshift8~1_combout\ & ((\inst7|rsp_xbar_mux_001|src_data[0]~39_combout\) # ((\inst7|rsp_xbar_mux_001|src_data[0]~44_combout\)))) # (!\inst7|cpu|av_ld_rshift8~1_combout\ & 
-- (((\inst7|cpu|av_ld_byte1_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux_001|src_data[0]~39_combout\,
	datab => \inst7|rsp_xbar_mux_001|src_data[0]~44_combout\,
	datac => \inst7|cpu|av_ld_byte1_data\(0),
	datad => \inst7|cpu|av_ld_rshift8~1_combout\,
	combout => \inst7|cpu|av_ld_byte0_data_nxt[0]~3_combout\);

-- Location: LCFF_X38_Y22_N11
\inst7|cpu|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|av_ld_byte0_data_nxt[0]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X42_Y22_N10
\inst7|cpu|W_rf_wr_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[0]~7_combout\ = (\inst7|cpu|R_ctrl_br_cmp~regout\ & \inst7|cpu|W_cmp_result~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|R_ctrl_br_cmp~regout\,
	datad => \inst7|cpu|W_cmp_result~regout\,
	combout => \inst7|cpu|W_rf_wr_data[0]~7_combout\);

-- Location: LCCOMB_X42_Y22_N6
\inst7|cpu|W_rf_wr_data[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_rf_wr_data[0]~9_combout\ = (\inst7|cpu|R_ctrl_ld~regout\ & (((\inst7|cpu|av_ld_byte0_data\(0))))) # (!\inst7|cpu|R_ctrl_ld~regout\ & ((\inst7|cpu|W_rf_wr_data[0]~8_combout\) # ((\inst7|cpu|W_rf_wr_data[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_rf_wr_data[0]~8_combout\,
	datab => \inst7|cpu|R_ctrl_ld~regout\,
	datac => \inst7|cpu|av_ld_byte0_data\(0),
	datad => \inst7|cpu|W_rf_wr_data[0]~7_combout\,
	combout => \inst7|cpu|W_rf_wr_data[0]~9_combout\);

-- Location: LCFF_X30_Y20_N3
\inst7|cpu|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(0));

-- Location: LCCOMB_X30_Y25_N6
\inst7|cmd_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux|src_payload~3_combout\ = (\inst7|cpu|d_writedata\(0) & \inst7|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(0),
	datac => \inst7|cmd_xbar_mux|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X35_Y23_N30
\inst7|rsp_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rsp_xbar_mux|src_payload~2_combout\ = (\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\ & (\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(1) & 
-- \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~regout\,
	datab => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(1),
	datad => \inst7|onchip_memory_s1_translator|read_latency_shift_reg\(0),
	combout => \inst7|rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X35_Y23_N2
\inst7|cpu|F_iw[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[1]~2_combout\ = (\inst7|rsp_xbar_mux|src_payload~2_combout\) # (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & \inst7|rsp_xbar_demux_001|src0_valid~combout\)) # (!\inst7|cpu|D_iw[24]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \inst7|rsp_xbar_mux|src_payload~2_combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[1]~2_combout\);

-- Location: LCFF_X35_Y23_N3
\inst7|cpu|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[1]~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(1));

-- Location: LCCOMB_X35_Y27_N22
\inst7|cpu|D_ctrl_ld~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_ld~4_combout\ = (\inst7|cpu|D_iw\(1) & (\inst7|cpu|D_iw\(0) & ((\inst7|cpu|D_iw\(2)) # (!\inst7|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(2),
	datab => \inst7|cpu|D_iw\(1),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|D_ctrl_ld~4_combout\);

-- Location: LCFF_X35_Y27_N23
\inst7|cpu|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_ld~4_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_ld~regout\);

-- Location: LCCOMB_X34_Y26_N12
\inst7|cpu|d_read_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_read_nxt~2_combout\ = (\inst7|cpu|av_ld_getting_data~6_combout\ & (\inst7|cpu|E_new_inst~regout\ & ((\inst7|cpu|R_ctrl_ld~regout\)))) # (!\inst7|cpu|av_ld_getting_data~6_combout\ & ((\inst7|cpu|d_read~regout\) # 
-- ((\inst7|cpu|E_new_inst~regout\ & \inst7|cpu|R_ctrl_ld~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|av_ld_getting_data~6_combout\,
	datab => \inst7|cpu|E_new_inst~regout\,
	datac => \inst7|cpu|d_read~regout\,
	datad => \inst7|cpu|R_ctrl_ld~regout\,
	combout => \inst7|cpu|d_read_nxt~2_combout\);

-- Location: LCFF_X34_Y26_N13
\inst7|cpu|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_read_nxt~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_read~regout\);

-- Location: LCCOMB_X31_Y24_N10
\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & (((\inst7|cpu|d_read~regout\ & !\inst7|cpu_data_master_translator|read_accepted~regout\)) # 
-- (!\inst7|cpu_data_master_translator|write_accepted~regout\))) # (!\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & (((\inst7|cpu|d_read~regout\ & !\inst7|cpu_data_master_translator|read_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datab => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datac => \inst7|cpu|d_read~regout\,
	datad => \inst7|cpu_data_master_translator|read_accepted~regout\,
	combout => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X32_Y24_N6
\inst7|addr_router_001|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|addr_router_001|Equal1~3_combout\ = (\inst7|cpu|W_alu_result\(13) & (\inst7|cpu|W_alu_result\(11) & (!\inst7|cpu|W_alu_result\(12) & \inst7|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|W_alu_result\(13),
	datab => \inst7|cpu|W_alu_result\(11),
	datac => \inst7|cpu|W_alu_result\(12),
	datad => \inst7|addr_router_001|Equal1~2_combout\,
	combout => \inst7|addr_router_001|Equal1~3_combout\);

-- Location: LCCOMB_X31_Y27_N12
\inst7|cmd_xbar_demux_001|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux_001|src1_valid~0_combout\ = (\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & \inst7|addr_router_001|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \inst7|addr_router_001|Equal1~3_combout\,
	combout => \inst7|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X31_Y27_N18
\inst7|cmd_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|WideOr1~combout\ = (\inst7|cmd_xbar_demux|src1_valid~0_combout\ & ((\inst7|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cmd_xbar_demux_001|src1_valid~0_combout\)))) # 
-- (!\inst7|cmd_xbar_demux|src1_valid~0_combout\ & (\inst7|cmd_xbar_mux_001|saved_grant\(1) & ((\inst7|cmd_xbar_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst7|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst7|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X32_Y25_N26
\inst7|cmd_xbar_mux_001|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|update_grant~0_combout\ = (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\ & 
-- ((\inst7|cmd_xbar_mux_001|saved_grant\(0)) # (\inst7|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|waitrequest~regout\,
	datad => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X32_Y25_N22
\inst7|cmd_xbar_mux_001|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|update_grant~1_combout\ = (\inst7|cmd_xbar_mux_001|WideOr1~combout\ & ((\inst7|cmd_xbar_mux_001|update_grant~0_combout\))) # (!\inst7|cmd_xbar_mux_001|WideOr1~combout\ & (!\inst7|cmd_xbar_mux_001|packet_in_progress~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|packet_in_progress~regout\,
	datab => \inst7|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \inst7|cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \inst7|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCFF_X31_Y27_N25
\inst7|cmd_xbar_mux_001|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X43_Y25_N18
\inst7|cpu|E_st_data[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|E_st_data[16]~0_combout\ = (\inst7|cpu|D_iw\(4) & ((\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (!\inst7|cpu|D_iw\(4) & (\inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(4),
	datac => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst7|cpu|E_st_data[16]~0_combout\);

-- Location: LCFF_X43_Y25_N19
\inst7|cpu|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|E_st_data[16]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(16));

-- Location: LCCOMB_X43_Y25_N22
\inst7|cmd_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~11_combout\ = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & \inst7|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst7|cpu|d_writedata\(16),
	combout => \inst7|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCFF_X43_Y25_N23
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(16));

-- Location: LCCOMB_X43_Y25_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[16]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[16]~10_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(16))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(16),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(16),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[16]~10_combout\);

-- Location: LCCOMB_X37_Y24_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~3_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X36_Y24_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]~7_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|Equal0~3_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]~7_combout\);

-- Location: LCFF_X36_Y24_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[29]~7_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X40_Y23_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~17_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(29) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCFF_X40_Y23_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X40_Y24_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(29),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(29),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X40_Y24_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~56_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55_combout\ & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31)) 
-- # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55_combout\ & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~55_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(31),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCFF_X40_Y24_N7
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X40_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~54_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(30)) 
-- # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~53_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(30),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCFF_X40_Y24_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~54_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X41_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~15_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(27) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(27),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCFF_X41_Y23_N31
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X41_Y24_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(27),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(27),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X40_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~52_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51_combout\)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(29)) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(29),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~51_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCFF_X40_Y24_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~52_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X40_Y23_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~14_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(26) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(26),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCFF_X40_Y23_N15
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X34_Y24_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(26)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(26),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(26),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X40_Y24_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~50_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49_combout\)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(28)) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(28),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~49_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCFF_X40_Y24_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~50_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(27));

-- Location: LCFF_X40_Y24_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(27),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X36_Y24_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~14_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(27))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(27),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCFF_X36_Y24_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X40_Y23_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~7_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(24) & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCFF_X40_Y23_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X44_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(24)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(24),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(24),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X44_Y23_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~36_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(26)) 
-- # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~35_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(26),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCFF_X44_Y23_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~36_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(25));

-- Location: LCCOMB_X37_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~26_combout\ = (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3) & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4) $ 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(4),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(3),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCCOMB_X37_Y24_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~26_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]~2_combout\);

-- Location: LCFF_X37_Y24_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[23]~2_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(26),
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X41_Y23_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~22_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCFF_X41_Y23_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X44_Y24_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(23)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(23),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(23),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X44_Y23_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~63_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62_combout\)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(25)) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(25),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~62_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCFF_X44_Y23_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~63_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(24));

-- Location: LCFF_X43_Y23_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(24),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X36_Y25_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~regout\ & !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(24))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)) # 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~0_combout\);

-- Location: LCFF_X36_Y25_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~regout\);

-- Location: LCCOMB_X40_Y24_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~59_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~regout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetlatch~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(34),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCFF_X40_Y24_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~59_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X40_Y24_N26
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(33),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: LCFF_X40_Y24_N27
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X35_Y24_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(9) & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~13\)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(9) & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~13\) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X35_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~7_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(33))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(33),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~7_combout\);

-- Location: LCFF_X35_Y24_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg~7_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X35_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~15\ $ (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(10),
	cin => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X33_Y25_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0_combout\ & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: LCFF_X33_Y25_N23
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\);

-- Location: LCCOMB_X37_Y24_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[0]~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2)))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|address\(0),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonAReg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X36_Y24_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~19_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(18))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(18),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCFF_X36_Y24_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X44_Y23_N14
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(15))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(15),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCCOMB_X44_Y23_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~67_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(17)) 
-- # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~66_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(17),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCFF_X44_Y23_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~67_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X43_Y24_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(16),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: LCFF_X43_Y24_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X40_Y23_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~8_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(16) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(16),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCFF_X40_Y23_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X44_Y23_N22
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(16)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(16),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(16),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X44_Y23_N30
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~38_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37_combout\ & (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(18)) 
-- # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37_combout\ & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~37_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(18),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCFF_X44_Y23_N31
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~38_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(17));

-- Location: LCCOMB_X43_Y23_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(17),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

-- Location: LCFF_X43_Y23_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X33_Y25_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~1_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17) & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\) # 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: LCFF_X33_Y25_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~regout\);

-- Location: LCFF_X33_Y25_N11
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\);

-- Location: LCCOMB_X41_Y23_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~2_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(2),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCFF_X41_Y23_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X38_Y23_N20
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(2)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X38_Y23_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~17_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~16_combout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~16_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(4),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~17_combout\);

-- Location: LCFF_X38_Y23_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X38_Y23_N24
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: LCFF_X38_Y23_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X37_Y23_N8
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~8_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(3))))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~8_combout\);

-- Location: LCFF_X37_Y23_N9
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg~8_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X37_Y23_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(0))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(0),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(0),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|jtag_ram_access~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X37_Y20_N10
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~16_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|address\(8) & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~1_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~16_combout\);

-- Location: LCFF_X37_Y20_N11
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(14));

-- Location: LCFF_X36_Y22_N9
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(14),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X36_Y22_N8
\inst7|cpu|F_iw[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[14]~12_combout\ = (\inst7|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(14)) # ((\inst7|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(14))))) # (!\inst7|rsp_xbar_demux_001|src0_valid~combout\ & (\inst7|rsp_xbar_demux|src0_valid~combout\ & ((\inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst7|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst7|onchip_memory|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst7|cpu|F_iw[14]~12_combout\);

-- Location: LCCOMB_X35_Y25_N22
\inst7|cpu|F_iw[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[14]~13_combout\ = (\inst7|cpu|D_iw[24]~1_combout\ & (((\inst7|cpu|F_iw[14]~12_combout\)))) # (!\inst7|cpu|D_iw[24]~1_combout\ & ((\inst7|cpu|hbreak_enabled~regout\) # ((\inst7|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|hbreak_enabled~regout\,
	datab => \inst7|cpu|F_iw[14]~12_combout\,
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|cpu|hbreak_req~0_combout\,
	combout => \inst7|cpu|F_iw[14]~13_combout\);

-- Location: LCFF_X35_Y25_N23
\inst7|cpu|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[14]~13_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(14));

-- Location: LCCOMB_X44_Y25_N18
\inst7|cpu|hbreak_enabled~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|hbreak_enabled~0_combout\ = (\inst7|cpu|R_ctrl_break~regout\) # ((\inst7|cpu|hbreak_enabled~regout\ & ((!\inst7|cpu|D_iw\(14)) # (!\inst7|cpu|Equal101~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal101~5_combout\,
	datab => \inst7|cpu|D_iw\(14),
	datac => \inst7|cpu|hbreak_enabled~regout\,
	datad => \inst7|cpu|R_ctrl_break~regout\,
	combout => \inst7|cpu|hbreak_enabled~0_combout\);

-- Location: LCFF_X44_Y25_N19
\inst7|cpu|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|hbreak_enabled~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|hbreak_enabled~regout\);

-- Location: LCFF_X35_Y25_N21
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|cpu|hbreak_enabled~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X35_Y25_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X35_Y25_N16
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]~feeder_combout\ = 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCFF_X35_Y25_N17
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X25_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|ir_out\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LCFF_X25_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X24_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X23_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\);

-- Location: LCFF_X27_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X37_Y23_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(0))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(0),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X37_Y23_N6
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(1))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(1),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X38_Y23_N18
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~15_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~14_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~15_combout\);

-- Location: LCFF_X38_Y23_N19
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X38_Y23_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~12_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~11_combout\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\))) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(2),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCFF_X38_Y23_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X43_Y24_N0
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]~5_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~regout\ 
-- & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(1))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~regout\ & 
-- ((\altera_internal_jtag~TDIUTAP\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|DRsize.000~regout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(1),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X45_Y24_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~10_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(0))))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(0),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCFF_X43_Y24_N1
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[0]~5_combout\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X22_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X22_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X21_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: LCCOMB_X22_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\);

-- Location: LCFF_X21_Y25_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X21_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCFF_X21_Y25_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X21_Y25_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: LCFF_X21_Y25_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X21_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: LCFF_X21_Y25_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X21_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X22_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\);

-- Location: LCCOMB_X22_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCFF_X21_Y25_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X23_Y25_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X23_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: LCCOMB_X25_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\);

-- Location: LCFF_X23_Y25_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X23_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\);

-- Location: LCFF_X23_Y25_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X22_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\);

-- Location: LCCOMB_X23_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\);

-- Location: LCFF_X23_Y25_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X22_Y25_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\);

-- Location: LCFF_X23_Y25_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X23_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\);

-- Location: LCFF_X23_Y25_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X22_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\);

-- Location: LCCOMB_X22_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X22_Y25_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: LCCOMB_X22_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: LCCOMB_X22_Y25_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14_combout\);

-- Location: LCCOMB_X22_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout\);

-- Location: LCCOMB_X22_Y25_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X21_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCFF_X21_Y25_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X22_Y25_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X22_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X22_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X21_Y25_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCFF_X21_Y25_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X22_Y25_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X22_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X22_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X25_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X25_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCFF_X22_Y25_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCFF_X22_Y25_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCFF_X22_Y25_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X22_Y25_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X21_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X21_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X21_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X21_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCFF_X21_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X21_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCFF_X21_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X21_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCFF_X21_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X22_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X22_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X22_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: LCFF_X22_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X22_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCFF_X20_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X20_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X20_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X20_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X20_Y24_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X20_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: LCFF_X20_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X20_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCFF_X19_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCCOMB_X21_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X25_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X25_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\);

-- Location: LCFF_X25_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X25_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: LCCOMB_X25_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\);

-- Location: LCFF_X25_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X25_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\);

-- Location: LCCOMB_X25_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: LCCOMB_X25_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: LCFF_X25_Y24_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCFF_X25_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X22_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X24_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X23_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCFF_X23_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X27_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCFF_X27_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\);

-- Location: LCCOMB_X27_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCFF_X27_Y24_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X40_Y24_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ = ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\)) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X41_Y23_N4
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~20_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37)) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(22),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCFF_X41_Y23_N5
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X44_Y23_N10
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(22)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|MonDReg\(22),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_break|break_readreg\(22),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCCOMB_X44_Y23_N28
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~61_combout\ = 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60_combout\)))) 
-- # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(24)) # ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\ & 
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(24),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~60_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCFF_X44_Y23_N29
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~61_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X44_Y23_N12
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~44_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43_combout\ & 
-- (((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(23) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\))) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43_combout\ 
-- & (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(23) & 
-- (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~43_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(23),
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|nios_CPU_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCFF_X44_Y23_N13
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr~44_combout\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr[16]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(22));

-- Location: LCFF_X43_Y23_N25
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_tck|sr\(22),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCFF_X33_Y25_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_jtag_debug_module_wrapper|the_nios_CPU_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetrequest~regout\);

-- Location: LCCOMB_X33_Y25_N2
\inst7|rst_controller|merged_reset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|merged_reset~0_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetrequest~regout\) # (!\NIOS_RESET_N~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_oci_debug|resetrequest~regout\,
	datad => \NIOS_RESET_N~combout\,
	combout => \inst7|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G15
\inst7|rst_controller|merged_reset~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: LCFF_X29_Y26_N1
\inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \inst7|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X29_Y26_N6
\inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X29_Y26_N7
\inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \inst7|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X29_Y26_N12
\inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: LCFF_X29_Y26_N13
\inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	aclr => \inst7|rst_controller|merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: LCCOMB_X29_Y26_N2
\inst7|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \inst7|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X29_Y26_N3
\inst7|rst_controller|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X29_Y26_N24
\inst7|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \inst7|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \inst7|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCFF_X29_Y26_N25
\inst7|rst_controller|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCFF_X29_Y26_N31
\inst7|rst_controller|altera_reset_synchronizer_int_chain[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X29_Y26_N26
\inst7|rst_controller|r_sync_rst_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|r_sync_rst_chain[1]~feeder_combout\ = \inst7|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst7|rst_controller|r_sync_rst_chain[1]~feeder_combout\);

-- Location: LCFF_X29_Y26_N27
\inst7|rst_controller|r_sync_rst_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller|r_sync_rst_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X29_Y26_N16
\inst7|rst_controller|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|rst_controller|WideOr0~0_combout\ = (\inst7|rst_controller|r_sync_rst_dly~regout\ & ((\inst7|rst_controller|r_sync_rst_chain\(1)) # (\inst7|rst_controller|r_sync_rst~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|rst_controller|r_sync_rst_chain\(1),
	datac => \inst7|rst_controller|r_sync_rst~regout\,
	datad => \inst7|rst_controller|r_sync_rst_dly~regout\,
	combout => \inst7|rst_controller|WideOr0~0_combout\);

-- Location: LCFF_X29_Y26_N17
\inst7|rst_controller|r_sync_rst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|rst_controller|r_sync_rst~regout\);

-- Location: CLKCTRL_G4
\inst7|rst_controller|r_sync_rst~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: LCFF_X31_Y25_N11
\inst7|cpu|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_valid~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_valid~regout\);

-- Location: LCFF_X45_Y27_N25
\inst7|cpu|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|D_valid~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_valid~regout\);

-- Location: LCFF_X35_Y26_N19
\inst7|cpu|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|R_valid~regout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|E_new_inst~regout\);

-- Location: LCCOMB_X35_Y26_N0
\inst7|cpu|d_write_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|d_write_nxt~combout\ = (\inst7|cpu_data_master_translator|av_waitrequest~1_combout\ & ((\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\) # ((\inst7|cpu|E_new_inst~regout\ & \inst7|cpu|R_ctrl_st~regout\)))) # 
-- (!\inst7|cpu_data_master_translator|av_waitrequest~1_combout\ & (\inst7|cpu|E_new_inst~regout\ & ((\inst7|cpu|R_ctrl_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|av_waitrequest~1_combout\,
	datab => \inst7|cpu|E_new_inst~regout\,
	datac => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datad => \inst7|cpu|R_ctrl_st~regout\,
	combout => \inst7|cpu|d_write_nxt~combout\);

-- Location: LCFF_X35_Y26_N1
\inst7|cpu|the_nios_CPU_test_bench|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_write_nxt~combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\);

-- Location: LCCOMB_X34_Y26_N14
\inst7|cpu_data_master_translator|av_waitrequest~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|av_waitrequest~1_combout\ = (\inst7|cpu|d_read~regout\ & (((!\inst7|cpu|av_ld_getting_data~6_combout\)))) # (!\inst7|cpu|d_read~regout\ & (((!\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\)) # 
-- (!\inst7|cpu_data_master_translator|av_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|av_waitrequest~0_combout\,
	datab => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datac => \inst7|cpu|av_ld_getting_data~6_combout\,
	datad => \inst7|cpu|d_read~regout\,
	combout => \inst7|cpu_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X34_Y26_N0
\inst7|cpu_data_master_translator|write_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_data_master_translator|write_accepted~1_combout\ = (\inst7|cpu_data_master_translator|av_waitrequest~1_combout\ & ((\inst7|cpu_data_master_translator|write_accepted~regout\) # ((\inst7|cpu_data_master_translator|write_accepted~0_combout\ & 
-- \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_data_master_translator|write_accepted~0_combout\,
	datab => \inst7|cpu_data_master_translator|av_waitrequest~1_combout\,
	datac => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datad => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	combout => \inst7|cpu_data_master_translator|write_accepted~1_combout\);

-- Location: LCFF_X34_Y26_N1
\inst7|cpu_data_master_translator|write_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_data_master_translator|write_accepted~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_data_master_translator|write_accepted~regout\);

-- Location: LCCOMB_X32_Y20_N26
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst7|cpu_data_master_translator|write_accepted~regout\ & 
-- (\inst7|cpu|the_nios_CPU_test_bench|d_write~regout\ & \inst7|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst7|cpu_data_master_translator|write_accepted~regout\,
	datac => \inst7|cpu|the_nios_CPU_test_bench|d_write~regout\,
	datad => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X32_Y25_N9
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\);

-- Location: LCCOMB_X32_Y25_N8
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\) # 
-- ((\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\ & \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]~regout\,
	datad => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X32_Y25_N29
\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\);

-- Location: LCCOMB_X35_Y22_N6
\inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\inst7|rsp_xbar_demux|src0_valid~combout\ & (!\inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ & 
-- ((!\inst7|rsp_xbar_demux_001|src0_valid~combout\) # (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\)))) # (!\inst7|rsp_xbar_demux|src0_valid~combout\ & 
-- (!\inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\ & ((\inst7|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst7|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datac => \inst7|onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]~regout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X31_Y25_N16
\inst7|cpu|i_read_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|i_read_nxt~0_combout\ = (!\inst7|cpu|W_valid~regout\ & ((\inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # (\inst7|cpu|i_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst7|cpu|i_read~regout\,
	datad => \inst7|cpu|W_valid~regout\,
	combout => \inst7|cpu|i_read_nxt~0_combout\);

-- Location: LCFF_X31_Y25_N17
\inst7|cpu|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|i_read_nxt~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|i_read~regout\);

-- Location: LCCOMB_X31_Y25_N14
\inst7|cpu_instruction_master_translator|read_accepted~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_instruction_master_translator|read_accepted~2_combout\ = (!\inst7|cpu|i_read~regout\ & \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|i_read~regout\,
	datad => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \inst7|cpu_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X31_Y25_N22
\inst7|cpu_instruction_master_translator|read_accepted~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu_instruction_master_translator|read_accepted~3_combout\ = (!\inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & ((\inst7|cpu_instruction_master_translator|read_accepted~regout\) # 
-- ((\inst7|cpu_instruction_master_translator|read_accepted~1_combout\ & \inst7|cpu_instruction_master_translator|read_accepted~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu_instruction_master_translator|read_accepted~1_combout\,
	datab => \inst7|cpu_instruction_master_translator|read_accepted~2_combout\,
	datac => \inst7|cpu_instruction_master_translator|read_accepted~regout\,
	datad => \inst7|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \inst7|cpu_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCFF_X31_Y25_N23
\inst7|cpu_instruction_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu_instruction_master_translator|read_accepted~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_instruction_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X31_Y25_N6
\inst7|cmd_xbar_demux|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_demux|src1_valid~0_combout\ = (!\inst7|cpu_instruction_master_translator|read_accepted~regout\ & (!\inst7|cpu|i_read~regout\ & \inst7|addr_router|Equal1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu_instruction_master_translator|read_accepted~regout\,
	datac => \inst7|cpu|i_read~regout\,
	datad => \inst7|addr_router|Equal1~3_combout\,
	combout => \inst7|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X31_Y27_N26
\inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = (\inst7|cmd_xbar_mux_001|update_grant~1_combout\ & ((\inst7|cmd_xbar_demux|src1_valid~0_combout\) # ((\inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & 
-- \inst7|addr_router_001|Equal1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \inst7|cmd_xbar_mux_001|update_grant~1_combout\,
	datac => \inst7|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datad => \inst7|addr_router_001|Equal1~3_combout\,
	combout => \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: LCFF_X31_Y27_N15
\inst7|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X31_Y27_N24
\inst7|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\inst7|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\inst7|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\inst7|cmd_xbar_demux|src1_valid~0_combout\ & 
-- !\inst7|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst7|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst7|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \inst7|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \inst7|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X31_Y27_N8
\inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ = !\inst7|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\);

-- Location: LCFF_X31_Y27_N9
\inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X31_Y27_N14
\inst7|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\inst7|cmd_xbar_demux|src1_valid~0_combout\ & (((\inst7|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\inst7|cmd_xbar_demux_001|src1_valid~0_combout\)) # 
-- (!\inst7|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \inst7|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \inst7|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \inst7|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst7|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: LCFF_X31_Y27_N19
\inst7|cmd_xbar_mux_001|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X34_Y27_N26
\inst7|cmd_xbar_mux_001|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_data\(46) = (\inst7|cmd_xbar_mux_001|saved_grant\(1) & ((\inst7|cpu|W_alu_result\(10)) # ((\inst7|cmd_xbar_mux_001|saved_grant\(0) & \inst7|cpu|F_pc\(8))))) # (!\inst7|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst7|cmd_xbar_mux_001|saved_grant\(0) & (\inst7|cpu|F_pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst7|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst7|cpu|F_pc\(8),
	datad => \inst7|cpu|W_alu_result\(10),
	combout => \inst7|cmd_xbar_mux_001|src_data\(46));

-- Location: LCFF_X34_Y27_N27
\inst7|cpu|the_nios_CPU_nios2_oci|address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8));

-- Location: LCCOMB_X34_Y23_N12
\inst7|cmd_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cmd_xbar_mux_001|src_payload~2_combout\ = (\inst7|cpu|d_writedata\(3) & \inst7|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(3),
	datac => \inst7|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst7|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCFF_X34_Y23_N13
\inst7|cpu|the_nios_CPU_nios2_oci|writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cmd_xbar_mux_001|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(3));

-- Location: LCCOMB_X37_Y25_N2
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]~0_combout\ = !\inst7|cpu|the_nios_CPU_nios2_oci|writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|writedata\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]~0_combout\);

-- Location: LCFF_X37_Y25_N3
\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable[3]~0_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(3));

-- Location: LCCOMB_X37_Y25_N22
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~4_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\ & ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~regout\)) # (!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\ & 
-- ((!\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~3_combout\,
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_single_step_mode~regout\,
	datac => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|Equal0~2_combout\,
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_avalon_reg|oci_ienable\(3),
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~4_combout\);

-- Location: LCCOMB_X36_Y25_N20
\inst7|cpu|the_nios_CPU_nios2_oci|readdata~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|the_nios_CPU_nios2_oci|readdata~5_combout\ = (\inst7|cpu|the_nios_CPU_nios2_oci|readdata~4_combout\) # ((\inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) & 
-- !\inst7|cpu|the_nios_CPU_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|the_nios_CPU_nios2_oci|the_nios_CPU_nios2_ocimem|nios_CPU_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datab => \inst7|cpu|the_nios_CPU_nios2_oci|address\(8),
	datad => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~4_combout\,
	combout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~5_combout\);

-- Location: LCFF_X36_Y25_N21
\inst7|cpu|the_nios_CPU_nios2_oci|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|the_nios_CPU_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(3));

-- Location: LCFF_X35_Y23_N29
\inst7|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|the_nios_CPU_nios2_oci|readdata\(3),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X35_Y23_N0
\inst7|cpu|F_iw[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|F_iw[3]~1_combout\ = (\inst7|rsp_xbar_mux|src_payload~1_combout\) # (((\inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & \inst7|rsp_xbar_demux_001|src0_valid~combout\)) # (!\inst7|cpu|D_iw[24]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|rsp_xbar_mux|src_payload~1_combout\,
	datab => \inst7|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datac => \inst7|cpu|D_iw[24]~1_combout\,
	datad => \inst7|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst7|cpu|F_iw[3]~1_combout\);

-- Location: LCFF_X35_Y23_N1
\inst7|cpu|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|F_iw[3]~1_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst7|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|D_iw\(3));

-- Location: LCCOMB_X45_Y26_N26
\inst7|cpu|D_ctrl_logic~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_logic~9_combout\ = (\inst7|cpu|D_iw\(1)) # ((\inst7|cpu|D_iw\(0)) # (\inst7|cpu|D_iw\(3) $ (!\inst7|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(1),
	datab => \inst7|cpu|D_iw\(3),
	datac => \inst7|cpu|D_iw\(0),
	datad => \inst7|cpu|D_iw\(4),
	combout => \inst7|cpu|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X46_Y27_N8
\inst7|cpu|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|Equal2~8_combout\ = (!\inst7|cpu|D_iw\(11) & (!\inst7|cpu|D_iw\(16) & (\inst7|cpu|D_iw\(12) & \inst7|cpu|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|D_iw\(11),
	datab => \inst7|cpu|D_iw\(16),
	datac => \inst7|cpu|D_iw\(12),
	datad => \inst7|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst7|cpu|Equal2~8_combout\);

-- Location: LCCOMB_X45_Y26_N10
\inst7|cpu|D_ctrl_logic~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|D_ctrl_logic~8_combout\ = (\inst7|cpu|Equal2~8_combout\) # ((\inst7|cpu|D_iw\(2) & ((\inst7|cpu|Equal2~4_combout\) # (!\inst7|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|Equal2~4_combout\,
	datab => \inst7|cpu|D_ctrl_logic~9_combout\,
	datac => \inst7|cpu|D_iw\(2),
	datad => \inst7|cpu|Equal2~8_combout\,
	combout => \inst7|cpu|D_ctrl_logic~8_combout\);

-- Location: LCFF_X45_Y26_N11
\inst7|cpu|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|D_ctrl_logic~8_combout\,
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|R_ctrl_logic~regout\);

-- Location: LCCOMB_X37_Y28_N24
\inst7|cpu|W_alu_result[22]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[22]~4_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|E_logic_result[22]~6_combout\)) # (!\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_arith_result[22]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|E_logic_result[22]~6_combout\,
	datab => \inst7|cpu|R_ctrl_logic~regout\,
	datad => \inst7|cpu|E_arith_result[22]~3_combout\,
	combout => \inst7|cpu|W_alu_result[22]~4_combout\);

-- Location: LCFF_X37_Y28_N25
\inst7|cpu|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[22]~4_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(22),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(22));

-- Location: LCFF_X32_Y21_N23
\inst7|width_adapter|address_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(22),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(22));

-- Location: LCCOMB_X32_Y21_N0
\inst7|width_adapter|out_data[40]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[40]~2_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(22))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|address_reg\(22),
	datac => \inst7|cpu|W_alu_result\(22),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[40]~2_combout\);

-- Location: LCCOMB_X28_Y18_N24
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout\ = \inst7|width_adapter|out_data[40]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[40]~2_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout\);

-- Location: LCFF_X28_Y18_N25
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(39));

-- Location: LCFF_X32_Y21_N1
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[40]~2_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(39));

-- Location: LCCOMB_X28_Y18_N26
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(39)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(39),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(39),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\);

-- Location: LCCOMB_X29_Y20_N20
\inst7|width_adapter|address_reg[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[10]~feeder_combout\ = \inst7|cpu|W_alu_result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(10),
	combout => \inst7|width_adapter|address_reg[10]~feeder_combout\);

-- Location: LCFF_X29_Y20_N21
\inst7|width_adapter|address_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[10]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(10));

-- Location: LCCOMB_X29_Y20_N26
\inst7|width_adapter|out_data[28]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[28]~1_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(10))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|width_adapter|address_reg\(10),
	datad => \inst7|cpu|W_alu_result\(10),
	combout => \inst7|width_adapter|out_data[28]~1_combout\);

-- Location: LCFF_X28_Y18_N31
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[28]~1_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(27));

-- Location: LCFF_X29_Y20_N27
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[28]~1_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(27));

-- Location: LCCOMB_X28_Y18_N12
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(27)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(27),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(27),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2_combout\);

-- Location: LCFF_X28_Y18_N13
\inst7|sdram_controller|active_addr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(9));

-- Location: LCCOMB_X28_Y18_N2
\inst7|sdram_controller|pending~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~1_combout\ = (\inst7|sdram_controller|active_addr\(21) & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\ & (\inst7|sdram_controller|active_addr\(9) $ 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2_combout\)))) # (!\inst7|sdram_controller|active_addr\(21) & (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\ & 
-- (\inst7|sdram_controller|active_addr\(9) $ (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_addr\(21),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\,
	datac => \inst7|sdram_controller|active_addr\(9),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[27]~2_combout\,
	combout => \inst7|sdram_controller|pending~1_combout\);

-- Location: LCFF_X29_Y20_N11
\inst7|width_adapter|address_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(9),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(9));

-- Location: LCCOMB_X29_Y20_N0
\inst7|width_adapter|out_data[27]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[27]~0_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|address_reg\(9)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|W_alu_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|cpu|W_alu_result\(9),
	datad => \inst7|width_adapter|address_reg\(9),
	combout => \inst7|width_adapter|out_data[27]~0_combout\);

-- Location: LCFF_X29_Y20_N1
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[27]~0_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(26));

-- Location: LCFF_X28_Y18_N21
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[27]~0_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(26));

-- Location: LCCOMB_X28_Y18_N10
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(26))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(26),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(26),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\);

-- Location: LCFF_X28_Y18_N11
\inst7|sdram_controller|active_addr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(8));

-- Location: LCFF_X28_Y18_N1
\inst7|sdram_controller|active_rnw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_rnw~regout\);

-- Location: LCCOMB_X28_Y18_N8
\inst7|sdram_controller|pending~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~0_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\ & (\inst7|sdram_controller|active_addr\(8) & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\ $ (!\inst7|sdram_controller|active_rnw~regout\)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\ & 
-- (!\inst7|sdram_controller|active_addr\(8) & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\ $ (!\inst7|sdram_controller|active_rnw~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[40]~1_combout\,
	datac => \inst7|sdram_controller|active_addr\(8),
	datad => \inst7|sdram_controller|active_rnw~regout\,
	combout => \inst7|sdram_controller|pending~0_combout\);

-- Location: LCFF_X29_Y20_N31
\inst7|width_adapter|address_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(11),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(11));

-- Location: LCCOMB_X29_Y20_N12
\inst7|width_adapter|out_data[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[29]~4_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(11))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|address_reg\(11),
	datac => \inst7|cpu|W_alu_result\(11),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[29]~4_combout\);

-- Location: LCFF_X29_Y17_N31
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[29]~4_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(28));

-- Location: LCCOMB_X29_Y17_N24
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(28))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(28),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(28),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5_combout\);

-- Location: LCFF_X29_Y17_N25
\inst7|sdram_controller|active_addr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(10));

-- Location: LCCOMB_X30_Y17_N8
\inst7|width_adapter|address_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[12]~feeder_combout\ = \inst7|cpu|W_alu_result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(12),
	combout => \inst7|width_adapter|address_reg[12]~feeder_combout\);

-- Location: LCFF_X30_Y17_N9
\inst7|width_adapter|address_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[12]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(12));

-- Location: LCCOMB_X30_Y17_N24
\inst7|width_adapter|out_data[30]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[30]~3_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(12))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|width_adapter|address_reg\(12),
	datad => \inst7|cpu|W_alu_result\(12),
	combout => \inst7|width_adapter|out_data[30]~3_combout\);

-- Location: LCFF_X30_Y17_N25
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[30]~3_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(29));

-- Location: LCFF_X29_Y17_N21
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[30]~3_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(29));

-- Location: LCCOMB_X29_Y17_N10
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(29))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(29),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(29),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4_combout\);

-- Location: LCCOMB_X29_Y17_N0
\inst7|sdram_controller|pending~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~2_combout\ = (\inst7|sdram_controller|active_addr\(11) & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4_combout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5_combout\ $ (!\inst7|sdram_controller|active_addr\(10))))) # (!\inst7|sdram_controller|active_addr\(11) & 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5_combout\ $ (!\inst7|sdram_controller|active_addr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_addr\(11),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[28]~5_combout\,
	datac => \inst7|sdram_controller|active_addr\(10),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4_combout\,
	combout => \inst7|sdram_controller|pending~2_combout\);

-- Location: LCCOMB_X28_Y18_N22
\inst7|sdram_controller|pending~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~4_combout\ = (\inst7|sdram_controller|pending~3_combout\ & (\inst7|sdram_controller|pending~1_combout\ & (\inst7|sdram_controller|pending~0_combout\ & \inst7|sdram_controller|pending~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|pending~3_combout\,
	datab => \inst7|sdram_controller|pending~1_combout\,
	datac => \inst7|sdram_controller|pending~0_combout\,
	datad => \inst7|sdram_controller|pending~2_combout\,
	combout => \inst7|sdram_controller|pending~4_combout\);

-- Location: LCCOMB_X30_Y15_N18
\inst7|sdram_controller|pending~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|pending~9_combout\ = (\inst7|sdram_controller|pending~6_combout\ & (\inst7|sdram_controller|pending~4_combout\ & (\inst7|sdram_controller|pending~8_combout\ & \inst7|sdram_controller|pending~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|pending~6_combout\,
	datab => \inst7|sdram_controller|pending~4_combout\,
	datac => \inst7|sdram_controller|pending~8_combout\,
	datad => \inst7|sdram_controller|pending~5_combout\,
	combout => \inst7|sdram_controller|pending~9_combout\);

-- Location: LCCOMB_X30_Y15_N8
\inst7|sdram_controller|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector38~0_combout\ = (\inst7|sdram_controller|m_state.100000000~regout\ & (!\inst7|sdram_controller|refresh_request~regout\ & ((\inst7|sdram_controller|pending~9_combout\) # 
-- (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst7|sdram_controller|pending~9_combout\,
	datac => \inst7|sdram_controller|m_state.100000000~regout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|Selector38~0_combout\);

-- Location: LCCOMB_X29_Y16_N4
\inst7|sdram_controller|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector39~0_combout\ = (!\inst7|sdram_controller|Selector38~0_combout\ & (!\inst7|sdram_controller|m_state.000001000~regout\ & ((\inst7|sdram_controller|m_next~19_combout\) # (!\inst7|sdram_controller|m_state.000010000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000010000~regout\,
	datab => \inst7|sdram_controller|Selector38~0_combout\,
	datac => \inst7|sdram_controller|m_state.000001000~regout\,
	datad => \inst7|sdram_controller|m_next~19_combout\,
	combout => \inst7|sdram_controller|Selector39~0_combout\);

-- Location: LCCOMB_X29_Y16_N10
\inst7|sdram_controller|Selector38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector38~3_combout\ = (\inst7|sdram_controller|m_state.001000000~regout\) # ((!\inst7|sdram_controller|m_state.000000001~regout\ & ((!\inst7|sdram_controller|init_done~regout\) # 
-- (!\inst7|sdram_controller|refresh_request~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|m_state.001000000~regout\,
	datac => \inst7|sdram_controller|refresh_request~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector38~3_combout\);

-- Location: LCCOMB_X29_Y16_N12
\inst7|sdram_controller|Selector38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector38~4_combout\ = (\inst7|sdram_controller|Selector38~2_combout\) # ((\inst7|sdram_controller|m_count\(1) & ((\inst7|sdram_controller|Selector38~3_combout\) # (!\inst7|sdram_controller|Selector39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector38~2_combout\,
	datab => \inst7|sdram_controller|Selector39~0_combout\,
	datac => \inst7|sdram_controller|m_count\(1),
	datad => \inst7|sdram_controller|Selector38~3_combout\,
	combout => \inst7|sdram_controller|Selector38~4_combout\);

-- Location: LCFF_X29_Y16_N13
\inst7|sdram_controller|m_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector38~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_count\(1));

-- Location: LCCOMB_X31_Y15_N12
\inst7|sdram_controller|Selector41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector41~5_combout\ = (!\inst7|sdram_controller|refresh_request~regout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0)) # 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	datab => \inst7|sdram_controller|refresh_request~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst7|sdram_controller|Selector41~5_combout\);

-- Location: LCCOMB_X31_Y15_N18
\inst7|sdram_controller|Selector29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector29~1_combout\ = (\inst7|sdram_controller|Selector29~0_combout\ & ((\inst7|sdram_controller|Selector41~5_combout\) # ((\inst7|sdram_controller|m_count\(1) & \inst7|sdram_controller|m_state.000100000~regout\)))) # 
-- (!\inst7|sdram_controller|Selector29~0_combout\ & (\inst7|sdram_controller|m_count\(1) & (\inst7|sdram_controller|m_state.000100000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector29~0_combout\,
	datab => \inst7|sdram_controller|m_count\(1),
	datac => \inst7|sdram_controller|m_state.000100000~regout\,
	datad => \inst7|sdram_controller|Selector41~5_combout\,
	combout => \inst7|sdram_controller|Selector29~1_combout\);

-- Location: LCFF_X31_Y15_N19
\inst7|sdram_controller|m_state.000100000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector29~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.000100000~regout\);

-- Location: LCCOMB_X31_Y16_N10
\inst7|sdram_controller|Selector33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector33~3_combout\ = (\inst7|sdram_controller|m_state.001000000~regout\) # ((\inst7|sdram_controller|m_state.000100000~regout\) # ((\inst7|sdram_controller|m_state.100000000~regout\) # 
-- (\inst7|sdram_controller|m_state.000000100~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.001000000~regout\,
	datab => \inst7|sdram_controller|m_state.000100000~regout\,
	datac => \inst7|sdram_controller|m_state.100000000~regout\,
	datad => \inst7|sdram_controller|m_state.000000100~regout\,
	combout => \inst7|sdram_controller|Selector33~3_combout\);

-- Location: LCCOMB_X30_Y16_N26
\inst7|sdram_controller|Selector33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector33~4_combout\ = (\inst7|sdram_controller|Selector33~3_combout\) # (((!\inst7|sdram_controller|refresh_request~regout\ & !\inst7|sdram_controller|m_state.000000001~regout\)) # (!\inst7|sdram_controller|WideOr9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_request~regout\,
	datab => \inst7|sdram_controller|Selector33~3_combout\,
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	datad => \inst7|sdram_controller|WideOr9~0_combout\,
	combout => \inst7|sdram_controller|Selector33~4_combout\);

-- Location: LCCOMB_X30_Y16_N28
\inst7|sdram_controller|Selector33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector33~5_combout\ = (\inst7|sdram_controller|m_state.000000001~regout\ & (\inst7|sdram_controller|Selector33~4_combout\ & (!\inst7|sdram_controller|m_next.000000001~regout\))) # 
-- (!\inst7|sdram_controller|m_state.000000001~regout\ & (((\inst7|sdram_controller|Selector33~4_combout\ & !\inst7|sdram_controller|m_next.000000001~regout\)) # (!\inst7|sdram_controller|init_done~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000001~regout\,
	datab => \inst7|sdram_controller|Selector33~4_combout\,
	datac => \inst7|sdram_controller|m_next.000000001~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector33~5_combout\);

-- Location: LCCOMB_X30_Y16_N4
\inst7|sdram_controller|Selector33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector33~6_combout\ = (!\inst7|sdram_controller|Selector33~5_combout\ & (\inst7|sdram_controller|Selector33~2_combout\ & ((\inst7|sdram_controller|WideOr9~0_combout\) # (!\inst7|sdram_controller|m_next~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_next~19_combout\,
	datab => \inst7|sdram_controller|Selector33~5_combout\,
	datac => \inst7|sdram_controller|Selector33~2_combout\,
	datad => \inst7|sdram_controller|WideOr9~0_combout\,
	combout => \inst7|sdram_controller|Selector33~6_combout\);

-- Location: LCFF_X30_Y16_N5
\inst7|sdram_controller|m_next.000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector33~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_next.000000001~regout\);

-- Location: LCCOMB_X31_Y15_N20
\inst7|sdram_controller|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector24~0_combout\ = ((!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0) & (!\inst7|sdram_controller|refresh_request~regout\ & 
-- !\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1)))) # (!\inst7|sdram_controller|init_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(0),
	datab => \inst7|sdram_controller|refresh_request~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entries\(1),
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector24~0_combout\);

-- Location: LCCOMB_X30_Y16_N16
\inst7|sdram_controller|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector24~1_combout\ = (\inst7|sdram_controller|Selector31~0_combout\ & (\inst7|sdram_controller|m_next.000000001~regout\ & ((\inst7|sdram_controller|m_state.000000001~regout\) # (!\inst7|sdram_controller|Selector24~0_combout\)))) 
-- # (!\inst7|sdram_controller|Selector31~0_combout\ & (((\inst7|sdram_controller|m_state.000000001~regout\) # (!\inst7|sdram_controller|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector31~0_combout\,
	datab => \inst7|sdram_controller|m_next.000000001~regout\,
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	datad => \inst7|sdram_controller|Selector24~0_combout\,
	combout => \inst7|sdram_controller|Selector24~1_combout\);

-- Location: LCFF_X30_Y16_N17
\inst7|sdram_controller|m_state.000000001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector24~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.000000001~regout\);

-- Location: LCCOMB_X31_Y15_N24
\inst7|sdram_controller|Selector41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector41~8_combout\ = (\inst7|sdram_controller|Selector41~5_combout\ & (!\inst7|sdram_controller|m_state.000000001~regout\ & \inst7|sdram_controller|init_done~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector41~5_combout\,
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector41~8_combout\);

-- Location: LCFF_X31_Y15_N25
\inst7|sdram_controller|m_state.000000010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector41~8_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_state.000000010~regout\);

-- Location: LCFF_X35_Y17_N9
\inst7|sdram_controller|m_data[15]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector97~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[15]~_Duplicate_1_regout\);

-- Location: LCCOMB_X35_Y17_N20
\inst7|sdram_controller|Selector97~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector97~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|active_data\(15))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|m_state.000010000~regout\ & 
-- (\inst7|sdram_controller|active_data\(15))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|m_data[15]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_data\(15),
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|m_data[15]~_Duplicate_1_regout\,
	combout => \inst7|sdram_controller|Selector97~0_combout\);

-- Location: LCCOMB_X31_Y15_N22
\inst7|sdram_controller|m_data[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|m_data[15]~0_combout\ = (\inst7|sdram_controller|f_pop~regout\ & (\inst7|sdram_controller|pending~9_combout\ & (\inst7|sdram_controller|m_state.000010000~regout\ & 
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|f_pop~regout\,
	datab => \inst7|sdram_controller|pending~9_combout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|Equal1~0_combout\,
	combout => \inst7|sdram_controller|m_data[15]~0_combout\);

-- Location: LCFF_X42_Y25_N31
\inst7|cpu|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|d_writedata[31]~3_combout\,
	sdata => \inst7|cpu|nios_CPU_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst7|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|d_writedata\(31));

-- Location: LCCOMB_X33_Y24_N24
\inst7|width_adapter|data_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~1_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|cpu|d_writedata\(31),
	combout => \inst7|width_adapter|data_reg~1_combout\);

-- Location: LCFF_X33_Y24_N25
\inst7|width_adapter|data_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(15));

-- Location: LCCOMB_X32_Y17_N10
\inst7|width_adapter|out_data[15]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[15]~22_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(15))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|data_reg\(15),
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(15),
	combout => \inst7|width_adapter|out_data[15]~22_combout\);

-- Location: LCCOMB_X33_Y17_N24
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]~feeder_combout\ = \inst7|width_adapter|out_data[15]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[15]~22_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]~feeder_combout\);

-- Location: LCFF_X33_Y17_N25
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[15]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(15));

-- Location: LCCOMB_X32_Y17_N20
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(15)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(15),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(15),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25_combout\);

-- Location: LCCOMB_X35_Y17_N8
\inst7|sdram_controller|Selector97~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector97~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25_combout\))) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- (\inst7|sdram_controller|Selector97~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector97~0_combout\,
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[15]~25_combout\,
	combout => \inst7|sdram_controller|Selector97~1_combout\);

-- Location: LCFF_X31_Y16_N1
\inst7|sdram_controller|m_data[14]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector98~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[14]~_Duplicate_1_regout\);

-- Location: LCCOMB_X34_Y18_N12
\inst7|width_adapter|data_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~2_combout\ = (\inst7|cpu|d_writedata\(30) & !\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(30),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg~2_combout\);

-- Location: LCFF_X34_Y18_N13
\inst7|width_adapter|data_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(14));

-- Location: LCCOMB_X34_Y18_N8
\inst7|width_adapter|out_data[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[14]~23_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|data_reg\(14)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|d_writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|cpu|d_writedata\(14),
	datad => \inst7|width_adapter|data_reg\(14),
	combout => \inst7|width_adapter|out_data[14]~23_combout\);

-- Location: LCCOMB_X33_Y17_N10
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]~feeder_combout\ = \inst7|width_adapter|out_data[14]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[14]~23_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]~feeder_combout\);

-- Location: LCFF_X33_Y17_N11
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[14]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(14));

-- Location: LCFF_X34_Y18_N9
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[14]~23_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(14));

-- Location: LCCOMB_X32_Y17_N22
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(14))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(14),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(14),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26_combout\);

-- Location: LCFF_X32_Y17_N23
\inst7|sdram_controller|active_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(14));

-- Location: LCCOMB_X31_Y16_N12
\inst7|sdram_controller|Selector98~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector98~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_data\(14))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & 
-- ((\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|active_data\(14)))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|m_data[14]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|m_data[14]~_Duplicate_1_regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|active_data\(14),
	combout => \inst7|sdram_controller|Selector98~0_combout\);

-- Location: LCCOMB_X31_Y16_N0
\inst7|sdram_controller|Selector98~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector98~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26_combout\))) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- (\inst7|sdram_controller|Selector98~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector98~0_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[14]~26_combout\,
	datac => \inst7|sdram_controller|m_data[15]~0_combout\,
	combout => \inst7|sdram_controller|Selector98~1_combout\);

-- Location: LCCOMB_X34_Y18_N14
\inst7|width_adapter|data_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~3_combout\ = (\inst7|cpu|d_writedata\(29) & !\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(29),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg~3_combout\);

-- Location: LCFF_X34_Y18_N15
\inst7|width_adapter|data_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(13));

-- Location: LCCOMB_X34_Y18_N10
\inst7|width_adapter|out_data[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[13]~24_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(13))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|width_adapter|data_reg\(13),
	datad => \inst7|cpu|d_writedata\(13),
	combout => \inst7|width_adapter|out_data[13]~24_combout\);

-- Location: LCFF_X33_Y17_N21
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[13]~24_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(13));

-- Location: LCFF_X34_Y18_N11
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[13]~24_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(13));

-- Location: LCCOMB_X35_Y17_N22
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(13))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(13),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(13),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27_combout\);

-- Location: LCFF_X35_Y17_N23
\inst7|sdram_controller|active_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(13));

-- Location: LCCOMB_X35_Y17_N24
\inst7|sdram_controller|Selector99~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector99~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_data\(13))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & 
-- ((\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|active_data\(13)))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|m_data[13]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_data[13]~_Duplicate_1_regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|active_data\(13),
	combout => \inst7|sdram_controller|Selector99~0_combout\);

-- Location: LCCOMB_X35_Y17_N10
\inst7|sdram_controller|Selector99~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector99~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27_combout\))) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- (\inst7|sdram_controller|Selector99~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|Selector99~0_combout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[13]~27_combout\,
	combout => \inst7|sdram_controller|Selector99~1_combout\);

-- Location: LCCOMB_X34_Y18_N0
\inst7|width_adapter|data_reg~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~4_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(28),
	combout => \inst7|width_adapter|data_reg~4_combout\);

-- Location: LCFF_X34_Y18_N1
\inst7|width_adapter|data_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~4_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(12));

-- Location: LCCOMB_X34_Y18_N20
\inst7|width_adapter|out_data[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[12]~25_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(12))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|width_adapter|data_reg\(12),
	datad => \inst7|cpu|d_writedata\(12),
	combout => \inst7|width_adapter|out_data[12]~25_combout\);

-- Location: LCCOMB_X33_Y17_N30
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]~feeder_combout\ = \inst7|width_adapter|out_data[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[12]~25_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]~feeder_combout\);

-- Location: LCFF_X33_Y17_N31
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[12]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(12));

-- Location: LCFF_X34_Y18_N21
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[12]~25_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(12));

-- Location: LCCOMB_X32_Y17_N0
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(12))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(12),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(12),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28_combout\);

-- Location: LCFF_X35_Y17_N13
\inst7|sdram_controller|m_data[12]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector100~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[12]~_Duplicate_1_regout\);

-- Location: LCCOMB_X35_Y17_N2
\inst7|sdram_controller|Selector100~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector100~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|active_data\(12))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|m_state.000010000~regout\ & 
-- (\inst7|sdram_controller|active_data\(12))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|m_data[12]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_data\(12),
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|m_data[12]~_Duplicate_1_regout\,
	combout => \inst7|sdram_controller|Selector100~0_combout\);

-- Location: LCCOMB_X35_Y17_N12
\inst7|sdram_controller|Selector100~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector100~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28_combout\)) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- ((\inst7|sdram_controller|Selector100~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[12]~28_combout\,
	datad => \inst7|sdram_controller|Selector100~0_combout\,
	combout => \inst7|sdram_controller|Selector100~1_combout\);

-- Location: LCCOMB_X34_Y18_N26
\inst7|width_adapter|data_reg~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~5_combout\ = (\inst7|cpu|d_writedata\(27) & !\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(27),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg~5_combout\);

-- Location: LCFF_X34_Y18_N27
\inst7|width_adapter|data_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~5_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(11));

-- Location: LCCOMB_X34_Y18_N30
\inst7|width_adapter|out_data[11]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[11]~26_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(11))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|data_reg\(11),
	datac => \inst7|cpu|d_writedata\(11),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[11]~26_combout\);

-- Location: LCCOMB_X33_Y17_N0
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]~feeder_combout\ = \inst7|width_adapter|out_data[11]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[11]~26_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]~feeder_combout\);

-- Location: LCFF_X33_Y17_N1
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[11]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(11));

-- Location: LCFF_X34_Y18_N31
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[11]~26_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(11));

-- Location: LCCOMB_X33_Y18_N18
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(11))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(11),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(11),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29_combout\);

-- Location: LCFF_X33_Y18_N25
\inst7|sdram_controller|m_data[11]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector101~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[11]~_Duplicate_1_regout\);

-- Location: LCFF_X33_Y18_N19
\inst7|sdram_controller|active_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(11));

-- Location: LCCOMB_X33_Y18_N4
\inst7|sdram_controller|Selector101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector101~0_combout\ = (\inst7|sdram_controller|m_state.000010000~regout\ & (((\inst7|sdram_controller|active_data\(11))))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- ((\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|active_data\(11)))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|m_data[11]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000010000~regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_data[11]~_Duplicate_1_regout\,
	datad => \inst7|sdram_controller|active_data\(11),
	combout => \inst7|sdram_controller|Selector101~0_combout\);

-- Location: LCCOMB_X33_Y18_N24
\inst7|sdram_controller|Selector101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector101~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29_combout\)) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- ((\inst7|sdram_controller|Selector101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[11]~29_combout\,
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|Selector101~0_combout\,
	combout => \inst7|sdram_controller|Selector101~1_combout\);

-- Location: LCCOMB_X34_Y18_N4
\inst7|width_adapter|data_reg~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~6_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(26),
	combout => \inst7|width_adapter|data_reg~6_combout\);

-- Location: LCFF_X34_Y18_N5
\inst7|width_adapter|data_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~6_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(10));

-- Location: LCCOMB_X34_Y18_N16
\inst7|width_adapter|out_data[10]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[10]~27_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(10))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|width_adapter|data_reg\(10),
	datad => \inst7|cpu|d_writedata\(10),
	combout => \inst7|width_adapter|out_data[10]~27_combout\);

-- Location: LCFF_X33_Y17_N19
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[10]~27_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(10));

-- Location: LCCOMB_X35_Y17_N28
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(10)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(10),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(10),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30_combout\);

-- Location: LCFF_X35_Y17_N29
\inst7|sdram_controller|active_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(10));

-- Location: LCCOMB_X35_Y17_N30
\inst7|sdram_controller|Selector102~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector102~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_data\(10))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & 
-- ((\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|active_data\(10)))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|m_data[10]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_data[10]~_Duplicate_1_regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|active_data\(10),
	combout => \inst7|sdram_controller|Selector102~0_combout\);

-- Location: LCCOMB_X35_Y17_N6
\inst7|sdram_controller|Selector102~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector102~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30_combout\)) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- ((\inst7|sdram_controller|Selector102~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[10]~30_combout\,
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|Selector102~0_combout\,
	combout => \inst7|sdram_controller|Selector102~1_combout\);

-- Location: LCCOMB_X33_Y24_N18
\inst7|width_adapter|data_reg~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~7_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(25),
	combout => \inst7|width_adapter|data_reg~7_combout\);

-- Location: LCFF_X33_Y24_N19
\inst7|width_adapter|data_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~7_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(9));

-- Location: LCCOMB_X32_Y17_N26
\inst7|width_adapter|out_data[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[9]~28_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(9))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|data_reg\(9),
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(9),
	combout => \inst7|width_adapter|out_data[9]~28_combout\);

-- Location: LCFF_X32_Y17_N27
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[9]~28_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(9));

-- Location: LCCOMB_X33_Y17_N4
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]~feeder_combout\ = \inst7|width_adapter|out_data[9]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[9]~28_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]~feeder_combout\);

-- Location: LCFF_X33_Y17_N5
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[9]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(9));

-- Location: LCCOMB_X32_Y17_N28
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(9)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(9),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(9),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31_combout\);

-- Location: LCFF_X32_Y17_N29
\inst7|sdram_controller|active_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(9));

-- Location: LCCOMB_X32_Y17_N6
\inst7|sdram_controller|Selector103~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector103~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_data\(9))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & 
-- ((\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|active_data\(9)))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|m_data[9]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_data[9]~_Duplicate_1_regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|active_data\(9),
	combout => \inst7|sdram_controller|Selector103~0_combout\);

-- Location: LCCOMB_X35_Y17_N0
\inst7|sdram_controller|Selector103~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector103~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31_combout\)) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- ((\inst7|sdram_controller|Selector103~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[9]~31_combout\,
	datad => \inst7|sdram_controller|Selector103~0_combout\,
	combout => \inst7|sdram_controller|Selector103~1_combout\);

-- Location: LCFF_X33_Y18_N3
\inst7|sdram_controller|m_data[8]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector104~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[8]~_Duplicate_1_regout\);

-- Location: LCCOMB_X34_Y18_N22
\inst7|width_adapter|data_reg~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~8_combout\ = (\inst7|cpu|d_writedata\(24) & !\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|cpu|d_writedata\(24),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg~8_combout\);

-- Location: LCFF_X34_Y18_N23
\inst7|width_adapter|data_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~8_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(8));

-- Location: LCCOMB_X34_Y18_N18
\inst7|width_adapter|out_data[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[8]~29_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|data_reg\(8)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|d_writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|cpu|d_writedata\(8),
	datad => \inst7|width_adapter|data_reg\(8),
	combout => \inst7|width_adapter|out_data[8]~29_combout\);

-- Location: LCCOMB_X33_Y17_N6
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]~feeder_combout\ = \inst7|width_adapter|out_data[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[8]~29_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]~feeder_combout\);

-- Location: LCFF_X33_Y17_N7
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[8]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(8));

-- Location: LCFF_X34_Y18_N19
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[8]~29_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(8));

-- Location: LCCOMB_X33_Y18_N14
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(8))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(8),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(8),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32_combout\);

-- Location: LCFF_X33_Y18_N15
\inst7|sdram_controller|active_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(8));

-- Location: LCCOMB_X33_Y18_N16
\inst7|sdram_controller|Selector104~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector104~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_data\(8))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & 
-- ((\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|active_data\(8)))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|m_data[8]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|m_data[8]~_Duplicate_1_regout\,
	datac => \inst7|sdram_controller|active_data\(8),
	datad => \inst7|sdram_controller|m_state.000010000~regout\,
	combout => \inst7|sdram_controller|Selector104~0_combout\);

-- Location: LCCOMB_X33_Y18_N2
\inst7|sdram_controller|Selector104~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector104~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32_combout\))) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- (\inst7|sdram_controller|Selector104~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|Selector104~0_combout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[8]~32_combout\,
	combout => \inst7|sdram_controller|Selector104~1_combout\);

-- Location: LCCOMB_X29_Y20_N4
\inst7|width_adapter|data_reg~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~9_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(23),
	combout => \inst7|width_adapter|data_reg~9_combout\);

-- Location: LCFF_X29_Y20_N5
\inst7|width_adapter|data_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~9_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(7));

-- Location: LCCOMB_X30_Y18_N0
\inst7|width_adapter|out_data[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[7]~30_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(7))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|data_reg\(7),
	datac => \inst7|cpu|d_writedata\(7),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[7]~30_combout\);

-- Location: LCCOMB_X30_Y18_N22
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]~feeder_combout\ = \inst7|width_adapter|out_data[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[7]~30_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]~feeder_combout\);

-- Location: LCFF_X30_Y18_N23
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[7]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(7));

-- Location: LCFF_X30_Y18_N1
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[7]~30_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(7));

-- Location: LCCOMB_X33_Y18_N10
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(7))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(7),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(7),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33_combout\);

-- Location: LCFF_X33_Y18_N11
\inst7|sdram_controller|active_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(7));

-- Location: LCFF_X33_Y18_N29
\inst7|sdram_controller|m_data[7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector105~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[7]~_Duplicate_1_regout\);

-- Location: LCCOMB_X33_Y18_N20
\inst7|sdram_controller|Selector105~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector105~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|active_data\(7))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|m_state.000010000~regout\ & 
-- (\inst7|sdram_controller|active_data\(7))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|m_data[7]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|active_data\(7),
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|m_data[7]~_Duplicate_1_regout\,
	combout => \inst7|sdram_controller|Selector105~0_combout\);

-- Location: LCCOMB_X33_Y18_N28
\inst7|sdram_controller|Selector105~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector105~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33_combout\))) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- (\inst7|sdram_controller|Selector105~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|Selector105~0_combout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[7]~33_combout\,
	combout => \inst7|sdram_controller|Selector105~1_combout\);

-- Location: LCCOMB_X30_Y20_N14
\inst7|width_adapter|out_data[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[6]~31_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(6))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|data_reg\(6),
	datac => \inst7|cpu|d_writedata\(6),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[6]~31_combout\);

-- Location: LCFF_X30_Y20_N15
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[6]~31_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(6));

-- Location: LCCOMB_X33_Y18_N22
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(6))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(6),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(6),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34_combout\);

-- Location: LCFF_X33_Y18_N31
\inst7|sdram_controller|m_data[6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector106~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[6]~_Duplicate_1_regout\);

-- Location: LCFF_X33_Y18_N23
\inst7|sdram_controller|active_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(6));

-- Location: LCCOMB_X33_Y18_N0
\inst7|sdram_controller|Selector106~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector106~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_data\(6))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & 
-- ((\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|active_data\(6)))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|m_data[6]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|m_data[6]~_Duplicate_1_regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|active_data\(6),
	combout => \inst7|sdram_controller|Selector106~0_combout\);

-- Location: LCCOMB_X33_Y18_N30
\inst7|sdram_controller|Selector106~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector106~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34_combout\)) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- ((\inst7|sdram_controller|Selector106~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[6]~34_combout\,
	datad => \inst7|sdram_controller|Selector106~0_combout\,
	combout => \inst7|sdram_controller|Selector106~1_combout\);

-- Location: LCCOMB_X29_Y20_N16
\inst7|width_adapter|data_reg~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~11_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|cpu|d_writedata\(21),
	combout => \inst7|width_adapter|data_reg~11_combout\);

-- Location: LCFF_X29_Y20_N17
\inst7|width_adapter|data_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~11_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(5));

-- Location: LCCOMB_X34_Y23_N24
\inst7|width_adapter|out_data[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[5]~32_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(5))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|data_reg\(5),
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(5),
	combout => \inst7|width_adapter|out_data[5]~32_combout\);

-- Location: LCFF_X34_Y23_N25
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[5]~32_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(5));

-- Location: LCCOMB_X34_Y17_N10
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(5))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(5),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(5),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35_combout\);

-- Location: LCFF_X35_Y17_N19
\inst7|sdram_controller|m_data[5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector107~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[5]~_Duplicate_1_regout\);

-- Location: LCFF_X34_Y17_N11
\inst7|sdram_controller|active_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(5));

-- Location: LCCOMB_X34_Y17_N12
\inst7|sdram_controller|Selector107~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector107~0_combout\ = (\inst7|sdram_controller|m_state.000010000~regout\ & (((\inst7|sdram_controller|active_data\(5))))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- ((\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|active_data\(5)))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|m_data[5]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000010000~regout\,
	datab => \inst7|sdram_controller|m_data[5]~_Duplicate_1_regout\,
	datac => \inst7|sdram_controller|m_state.000000010~regout\,
	datad => \inst7|sdram_controller|active_data\(5),
	combout => \inst7|sdram_controller|Selector107~0_combout\);

-- Location: LCCOMB_X35_Y17_N18
\inst7|sdram_controller|Selector107~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector107~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35_combout\)) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- ((\inst7|sdram_controller|Selector107~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[5]~35_combout\,
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datad => \inst7|sdram_controller|Selector107~0_combout\,
	combout => \inst7|sdram_controller|Selector107~1_combout\);

-- Location: LCCOMB_X41_Y25_N26
\inst7|width_adapter|data_reg~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~12_combout\ = (\inst7|cpu|d_writedata\(20) & !\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(20),
	datac => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg~12_combout\);

-- Location: LCFF_X41_Y25_N27
\inst7|width_adapter|data_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~12_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(4));

-- Location: LCCOMB_X34_Y23_N18
\inst7|width_adapter|out_data[4]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[4]~33_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(4))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|data_reg\(4),
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(4),
	combout => \inst7|width_adapter|out_data[4]~33_combout\);

-- Location: LCFF_X34_Y23_N19
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[4]~33_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(4));

-- Location: LCCOMB_X34_Y17_N16
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(4))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(4),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(4),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36_combout\);

-- Location: LCFF_X34_Y17_N17
\inst7|sdram_controller|active_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(4));

-- Location: LCFF_X35_Y17_N5
\inst7|sdram_controller|m_data[4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector108~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[4]~_Duplicate_1_regout\);

-- Location: LCCOMB_X34_Y17_N18
\inst7|sdram_controller|Selector108~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector108~0_combout\ = (\inst7|sdram_controller|m_state.000010000~regout\ & (((\inst7|sdram_controller|active_data\(4))))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- ((\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|active_data\(4))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|m_data[4]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000010000~regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|active_data\(4),
	datad => \inst7|sdram_controller|m_data[4]~_Duplicate_1_regout\,
	combout => \inst7|sdram_controller|Selector108~0_combout\);

-- Location: LCCOMB_X35_Y17_N4
\inst7|sdram_controller|Selector108~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector108~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36_combout\))) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- (\inst7|sdram_controller|Selector108~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|Selector108~0_combout\,
	datac => \inst7|sdram_controller|m_data[15]~0_combout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[4]~36_combout\,
	combout => \inst7|sdram_controller|Selector108~1_combout\);

-- Location: LCCOMB_X34_Y23_N28
\inst7|width_adapter|out_data[3]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[3]~34_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(3))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|data_reg\(3),
	datab => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|cpu|d_writedata\(3),
	combout => \inst7|width_adapter|out_data[3]~34_combout\);

-- Location: LCFF_X34_Y23_N29
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[3]~34_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(3));

-- Location: LCCOMB_X34_Y17_N14
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(3))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(3),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(3),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37_combout\);

-- Location: LCFF_X34_Y17_N15
\inst7|sdram_controller|active_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(3));

-- Location: LCFF_X35_Y17_N15
\inst7|sdram_controller|m_data[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector109~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[3]~_Duplicate_1_regout\);

-- Location: LCCOMB_X34_Y17_N8
\inst7|sdram_controller|Selector109~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector109~0_combout\ = (\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|active_data\(3))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|m_state.000000010~regout\ & 
-- (\inst7|sdram_controller|active_data\(3))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|m_data[3]~_Duplicate_1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000010000~regout\,
	datab => \inst7|sdram_controller|active_data\(3),
	datac => \inst7|sdram_controller|m_state.000000010~regout\,
	datad => \inst7|sdram_controller|m_data[3]~_Duplicate_1_regout\,
	combout => \inst7|sdram_controller|Selector109~0_combout\);

-- Location: LCCOMB_X35_Y17_N14
\inst7|sdram_controller|Selector109~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector109~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37_combout\))) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- (\inst7|sdram_controller|Selector109~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector109~0_combout\,
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[3]~37_combout\,
	combout => \inst7|sdram_controller|Selector109~1_combout\);

-- Location: LCCOMB_X30_Y18_N12
\inst7|width_adapter|out_data[2]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[2]~35_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(2))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|data_reg\(2),
	datac => \inst7|cpu|d_writedata\(2),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[2]~35_combout\);

-- Location: LCFF_X30_Y18_N13
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[2]~35_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(2));

-- Location: LCCOMB_X34_Y17_N2
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(2))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(2),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(2),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38_combout\);

-- Location: LCFF_X35_Y17_N17
\inst7|sdram_controller|m_data[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector110~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[2]~_Duplicate_1_regout\);

-- Location: LCFF_X34_Y17_N3
\inst7|sdram_controller|active_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(2));

-- Location: LCCOMB_X34_Y17_N28
\inst7|sdram_controller|Selector110~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector110~0_combout\ = (\inst7|sdram_controller|m_state.000010000~regout\ & (((\inst7|sdram_controller|active_data\(2))))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- ((\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|active_data\(2)))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|m_data[2]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000010000~regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_data[2]~_Duplicate_1_regout\,
	datad => \inst7|sdram_controller|active_data\(2),
	combout => \inst7|sdram_controller|Selector110~0_combout\);

-- Location: LCCOMB_X35_Y17_N16
\inst7|sdram_controller|Selector110~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector110~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38_combout\)) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- ((\inst7|sdram_controller|Selector110~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[2]~38_combout\,
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datad => \inst7|sdram_controller|Selector110~0_combout\,
	combout => \inst7|sdram_controller|Selector110~1_combout\);

-- Location: LCCOMB_X30_Y17_N30
\inst7|width_adapter|data_reg~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~15_combout\ = (!\inst7|width_adapter|use_reg~regout\ & \inst7|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|cpu|d_writedata\(17),
	combout => \inst7|width_adapter|data_reg~15_combout\);

-- Location: LCFF_X30_Y17_N31
\inst7|width_adapter|data_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~15_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(1));

-- Location: LCCOMB_X30_Y20_N8
\inst7|width_adapter|out_data[1]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[1]~36_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|data_reg\(1)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|d_writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(1),
	datac => \inst7|width_adapter|data_reg\(1),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[1]~36_combout\);

-- Location: LCFF_X34_Y17_N31
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[1]~36_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(1));

-- Location: LCCOMB_X34_Y17_N0
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(1)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(1),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(1),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39_combout\);

-- Location: LCFF_X35_Y17_N27
\inst7|sdram_controller|m_data[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector111~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[1]~_Duplicate_1_regout\);

-- Location: LCFF_X34_Y17_N1
\inst7|sdram_controller|active_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(1));

-- Location: LCCOMB_X34_Y17_N26
\inst7|sdram_controller|Selector111~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector111~0_combout\ = (\inst7|sdram_controller|m_state.000010000~regout\ & (((\inst7|sdram_controller|active_data\(1))))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- ((\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|active_data\(1)))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|m_data[1]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000010000~regout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|m_data[1]~_Duplicate_1_regout\,
	datad => \inst7|sdram_controller|active_data\(1),
	combout => \inst7|sdram_controller|Selector111~0_combout\);

-- Location: LCCOMB_X35_Y17_N26
\inst7|sdram_controller|Selector111~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector111~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39_combout\)) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- ((\inst7|sdram_controller|Selector111~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[1]~39_combout\,
	datad => \inst7|sdram_controller|Selector111~0_combout\,
	combout => \inst7|sdram_controller|Selector111~1_combout\);

-- Location: LCFF_X33_Y18_N9
\inst7|sdram_controller|m_data[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector112~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|m_data[0]~_Duplicate_1_regout\);

-- Location: LCCOMB_X29_Y20_N28
\inst7|width_adapter|data_reg~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|data_reg~16_combout\ = (\inst7|cpu|d_writedata\(16) & !\inst7|width_adapter|use_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|d_writedata\(16),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|data_reg~16_combout\);

-- Location: LCFF_X29_Y20_N29
\inst7|width_adapter|data_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|data_reg~16_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|data_reg\(0));

-- Location: LCCOMB_X30_Y20_N18
\inst7|width_adapter|out_data[0]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[0]~37_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|data_reg\(0))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|d_writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|width_adapter|data_reg\(0),
	datac => \inst7|cpu|d_writedata\(0),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[0]~37_combout\);

-- Location: LCFF_X33_Y17_N3
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[0]~37_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(0));

-- Location: LCCOMB_X33_Y18_N26
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(0)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(0),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(0),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40_combout\);

-- Location: LCFF_X33_Y18_N27
\inst7|sdram_controller|active_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_data\(0));

-- Location: LCCOMB_X33_Y18_N12
\inst7|sdram_controller|Selector112~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector112~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_data\(0))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & 
-- ((\inst7|sdram_controller|m_state.000010000~regout\ & ((\inst7|sdram_controller|active_data\(0)))) # (!\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|m_data[0]~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|m_data[0]~_Duplicate_1_regout\,
	datac => \inst7|sdram_controller|active_data\(0),
	datad => \inst7|sdram_controller|m_state.000010000~regout\,
	combout => \inst7|sdram_controller|Selector112~0_combout\);

-- Location: LCCOMB_X33_Y18_N8
\inst7|sdram_controller|Selector112~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector112~1_combout\ = (\inst7|sdram_controller|m_data[15]~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40_combout\))) # (!\inst7|sdram_controller|m_data[15]~0_combout\ & 
-- (\inst7|sdram_controller|Selector112~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector112~0_combout\,
	datab => \inst7|sdram_controller|m_data[15]~0_combout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[0]~40_combout\,
	combout => \inst7|sdram_controller|Selector112~1_combout\);

-- Location: LCCOMB_X30_Y16_N20
\inst7|sdram_controller|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector19~2_combout\ = (\inst7|sdram_controller|m_next.010000000~regout\ & (((\inst7|sdram_controller|m_state.001000000~regout\ & !\inst7|sdram_controller|refresh_request~regout\)))) # 
-- (!\inst7|sdram_controller|m_next.010000000~regout\ & ((\inst7|sdram_controller|m_state.000000100~regout\) # ((\inst7|sdram_controller|m_state.001000000~regout\ & !\inst7|sdram_controller|refresh_request~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_next.010000000~regout\,
	datab => \inst7|sdram_controller|m_state.000000100~regout\,
	datac => \inst7|sdram_controller|m_state.001000000~regout\,
	datad => \inst7|sdram_controller|refresh_request~regout\,
	combout => \inst7|sdram_controller|Selector19~2_combout\);

-- Location: LCCOMB_X30_Y16_N0
\inst7|sdram_controller|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector19~1_combout\ = (!\inst7|sdram_controller|m_state.001000000~regout\ & (!\inst7|sdram_controller|m_state.010000000~regout\ & (!\inst7|sdram_controller|m_state.000000100~regout\ & 
-- \inst7|sdram_controller|m_state.000000001~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.001000000~regout\,
	datab => \inst7|sdram_controller|m_state.010000000~regout\,
	datac => \inst7|sdram_controller|m_state.000000100~regout\,
	datad => \inst7|sdram_controller|m_state.000000001~regout\,
	combout => \inst7|sdram_controller|Selector19~1_combout\);

-- Location: LCCOMB_X32_Y16_N12
\inst7|sdram_controller|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector0~0_combout\ = (\inst7|sdram_controller|i_state.000~regout\ & ((\inst7|sdram_controller|i_cmd\(3)) # (!\inst7|sdram_controller|i_state.101~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.000~regout\,
	datac => \inst7|sdram_controller|i_cmd\(3),
	datad => \inst7|sdram_controller|i_state.101~regout\,
	combout => \inst7|sdram_controller|Selector0~0_combout\);

-- Location: LCFF_X32_Y16_N13
\inst7|sdram_controller|i_cmd[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector0~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_cmd\(3));

-- Location: LCCOMB_X30_Y16_N6
\inst7|sdram_controller|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector19~0_combout\ = (!\inst7|sdram_controller|m_state.000000001~regout\ & ((\inst7|sdram_controller|init_done~regout\ & (!\inst7|sdram_controller|refresh_request~regout\)) # (!\inst7|sdram_controller|init_done~regout\ & 
-- ((!\inst7|sdram_controller|i_cmd\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|refresh_request~regout\,
	datab => \inst7|sdram_controller|i_cmd\(3),
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector19~0_combout\);

-- Location: LCCOMB_X30_Y16_N30
\inst7|sdram_controller|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector19~3_combout\ = (!\inst7|sdram_controller|Selector19~0_combout\ & (((!\inst7|sdram_controller|Selector19~2_combout\ & !\inst7|sdram_controller|Selector19~1_combout\)) # (!\inst7|sdram_controller|active_cs_n~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector19~2_combout\,
	datab => \inst7|sdram_controller|Selector19~1_combout\,
	datac => \inst7|sdram_controller|active_cs_n~regout\,
	datad => \inst7|sdram_controller|Selector19~0_combout\,
	combout => \inst7|sdram_controller|Selector19~3_combout\);

-- Location: LCCOMB_X34_Y20_N26
\inst7|uart|the_nios_uart_regs|control_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_regs|control_reg[9]~feeder_combout\ = \inst7|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|d_writedata\(9),
	combout => \inst7|uart|the_nios_uart_regs|control_reg[9]~feeder_combout\);

-- Location: LCFF_X34_Y20_N27
\inst7|uart|the_nios_uart_regs|control_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_regs|control_reg[9]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|uart|the_nios_uart_regs|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_regs|control_reg\(9));

-- Location: LCCOMB_X35_Y20_N0
\inst7|uart|the_nios_uart_tx|pre_txd~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|pre_txd~3_combout\ = (!\inst7|uart|the_nios_uart_tx|pre_txd~2_combout\ & !\inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|uart|the_nios_uart_tx|pre_txd~2_combout\,
	datad => \inst7|uart|the_nios_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \inst7|uart|the_nios_uart_tx|pre_txd~3_combout\);

-- Location: LCFF_X35_Y20_N1
\inst7|uart|the_nios_uart_tx|pre_txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|pre_txd~3_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|pre_txd~regout\);

-- Location: LCCOMB_X34_Y20_N8
\inst7|uart|the_nios_uart_tx|txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|uart|the_nios_uart_tx|txd~0_combout\ = (\inst7|uart|the_nios_uart_regs|control_reg\(9)) # (\inst7|uart|the_nios_uart_tx|pre_txd~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|uart|the_nios_uart_regs|control_reg\(9),
	datac => \inst7|uart|the_nios_uart_tx|pre_txd~regout\,
	combout => \inst7|uart|the_nios_uart_tx|txd~0_combout\);

-- Location: LCFF_X34_Y20_N9
\inst7|uart|the_nios_uart_tx|txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|uart|the_nios_uart_tx|txd~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|uart|the_nios_uart_tx|txd~regout\);

-- Location: LCFF_X27_Y19_N3
\inst7|spi|stateZero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|spi|Equal9~1_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|spi|always11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|spi|stateZero~regout\);

-- Location: LCCOMB_X34_Y19_N30
\inst7|spi|SS_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|spi|SS_n~0_combout\ = (\inst7|spi|spi_slave_select_reg\(0)) # ((!\inst7|spi|SSO_reg~regout\ & ((!\inst7|spi|stateZero~regout\) # (!\inst7|spi|transmitting~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|spi|transmitting~regout\,
	datab => \inst7|spi|stateZero~regout\,
	datac => \inst7|spi|SSO_reg~regout\,
	datad => \inst7|spi|spi_slave_select_reg\(0),
	combout => \inst7|spi|SS_n~0_combout\);

-- Location: CLKCTRL_X0_Y1_N1
\inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK_outclk\);

-- Location: LCCOMB_X33_Y16_N20
\inst7|sdram_controller|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector18~1_combout\ = (\inst7|sdram_controller|i_next.111~regout\ & ((\inst7|sdram_controller|i_state.101~regout\) # ((\inst7|sdram_controller|i_state.011~regout\) # (!\inst7|sdram_controller|i_state.000~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.101~regout\,
	datab => \inst7|sdram_controller|i_state.000~regout\,
	datac => \inst7|sdram_controller|i_next.111~regout\,
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|Selector18~1_combout\);

-- Location: LCCOMB_X34_Y16_N0
\inst7|sdram_controller|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector6~0_combout\ = (\inst7|sdram_controller|i_refs\(0) & (\inst7|sdram_controller|i_state.000~regout\ & !\inst7|sdram_controller|i_state.010~regout\)) # (!\inst7|sdram_controller|i_refs\(0) & 
-- ((\inst7|sdram_controller|i_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.000~regout\,
	datac => \inst7|sdram_controller|i_refs\(0),
	datad => \inst7|sdram_controller|i_state.010~regout\,
	combout => \inst7|sdram_controller|Selector6~0_combout\);

-- Location: LCFF_X34_Y16_N1
\inst7|sdram_controller|i_refs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector6~0_combout\,
	ena => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_refs\(0));

-- Location: LCCOMB_X34_Y16_N12
\inst7|sdram_controller|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector5~0_combout\ = (\inst7|sdram_controller|i_state.010~regout\ & ((\inst7|sdram_controller|i_refs\(0) $ (\inst7|sdram_controller|i_refs\(1))))) # (!\inst7|sdram_controller|i_state.010~regout\ & 
-- (\inst7|sdram_controller|i_state.000~regout\ & ((\inst7|sdram_controller|i_refs\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.000~regout\,
	datab => \inst7|sdram_controller|i_refs\(0),
	datac => \inst7|sdram_controller|i_refs\(1),
	datad => \inst7|sdram_controller|i_state.010~regout\,
	combout => \inst7|sdram_controller|Selector5~0_combout\);

-- Location: LCFF_X34_Y16_N13
\inst7|sdram_controller|i_refs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector5~0_combout\,
	ena => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_refs\(1));

-- Location: LCCOMB_X34_Y16_N8
\inst7|sdram_controller|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector4~0_combout\ = (\inst7|sdram_controller|i_state.010~regout\ & (\inst7|sdram_controller|i_refs\(2) $ (((\inst7|sdram_controller|i_refs\(0) & \inst7|sdram_controller|i_refs\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.010~regout\,
	datab => \inst7|sdram_controller|i_refs\(0),
	datac => \inst7|sdram_controller|i_refs\(2),
	datad => \inst7|sdram_controller|i_refs\(1),
	combout => \inst7|sdram_controller|Selector4~0_combout\);

-- Location: LCCOMB_X34_Y16_N2
\inst7|sdram_controller|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector4~1_combout\ = (\inst7|sdram_controller|Selector4~0_combout\) # ((\inst7|sdram_controller|i_state.000~regout\ & (\inst7|sdram_controller|i_refs\(2) & !\inst7|sdram_controller|i_state.010~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_state.000~regout\,
	datab => \inst7|sdram_controller|Selector4~0_combout\,
	datac => \inst7|sdram_controller|i_refs\(2),
	datad => \inst7|sdram_controller|i_state.010~regout\,
	combout => \inst7|sdram_controller|Selector4~1_combout\);

-- Location: LCFF_X34_Y16_N3
\inst7|sdram_controller|i_refs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector4~1_combout\,
	ena => \inst7|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_refs\(2));

-- Location: LCCOMB_X34_Y16_N30
\inst7|sdram_controller|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector18~0_combout\ = (!\inst7|sdram_controller|i_refs\(1) & (!\inst7|sdram_controller|i_refs\(2) & \inst7|sdram_controller|i_refs\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_refs\(1),
	datab => \inst7|sdram_controller|i_refs\(2),
	datad => \inst7|sdram_controller|i_refs\(0),
	combout => \inst7|sdram_controller|Selector18~0_combout\);

-- Location: LCCOMB_X33_Y16_N16
\inst7|sdram_controller|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector18~2_combout\ = (\inst7|sdram_controller|Selector18~1_combout\) # ((\inst7|sdram_controller|i_state.010~regout\ & \inst7|sdram_controller|Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|i_state.010~regout\,
	datac => \inst7|sdram_controller|Selector18~1_combout\,
	datad => \inst7|sdram_controller|Selector18~0_combout\,
	combout => \inst7|sdram_controller|Selector18~2_combout\);

-- Location: LCFF_X33_Y16_N17
\inst7|sdram_controller|i_next.111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector18~2_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_next.111~regout\);

-- Location: LCCOMB_X33_Y16_N12
\inst7|sdram_controller|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector12~0_combout\ = (!\inst7|sdram_controller|i_count\(1) & (!\inst7|sdram_controller|i_count\(2) & (\inst7|sdram_controller|i_next.111~regout\ & \inst7|sdram_controller|i_state.011~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|i_count\(1),
	datab => \inst7|sdram_controller|i_count\(2),
	datac => \inst7|sdram_controller|i_next.111~regout\,
	datad => \inst7|sdram_controller|i_state.011~regout\,
	combout => \inst7|sdram_controller|Selector12~0_combout\);

-- Location: LCFF_X33_Y16_N13
\inst7|sdram_controller|i_state.111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|Selector12~0_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_state.111~regout\);

-- Location: LCFF_X32_Y16_N5
\inst7|sdram_controller|i_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|i_state.111~regout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|i_addr\(11));

-- Location: LCCOMB_X31_Y17_N16
\inst7|sdram_controller|Selector83~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector83~2_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|active_addr\(20)))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & (!\inst7|sdram_controller|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|i_addr\(11),
	datad => \inst7|sdram_controller|active_addr\(20),
	combout => \inst7|sdram_controller|Selector83~2_combout\);

-- Location: LCCOMB_X31_Y16_N22
\inst7|sdram_controller|Selector83~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector83~3_combout\ = (\inst7|sdram_controller|m_state.001000000~regout\) # ((!\inst7|sdram_controller|m_state.000010000~regout\ & (\inst7|sdram_controller|Selector83~2_combout\ & 
-- !\inst7|sdram_controller|m_state.000001000~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.001000000~regout\,
	datab => \inst7|sdram_controller|m_state.000010000~regout\,
	datac => \inst7|sdram_controller|Selector83~2_combout\,
	datad => \inst7|sdram_controller|m_state.000001000~regout\,
	combout => \inst7|sdram_controller|Selector83~3_combout\);

-- Location: LCCOMB_X31_Y16_N6
\inst7|sdram_controller|m_addr[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|m_addr[8]~0_combout\ = (!\inst7|sdram_controller|m_state.000100000~regout\ & !\inst7|sdram_controller|m_state.000000100~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_state.000100000~regout\,
	datad => \inst7|sdram_controller|m_state.000000100~regout\,
	combout => \inst7|sdram_controller|m_addr[8]~0_combout\);

-- Location: LCCOMB_X30_Y16_N24
\inst7|sdram_controller|Selector41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector41~4_combout\ = (!\inst7|sdram_controller|m_state.000000001~regout\ & \inst7|sdram_controller|init_done~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|sdram_controller|m_state.000000001~regout\,
	datad => \inst7|sdram_controller|init_done~regout\,
	combout => \inst7|sdram_controller|Selector41~4_combout\);

-- Location: LCCOMB_X31_Y16_N24
\inst7|sdram_controller|m_addr[8]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|m_addr[8]~1_combout\ = (\inst7|sdram_controller|m_addr[8]~0_combout\ & (!\inst7|sdram_controller|m_state.010000000~regout\ & (!\inst7|sdram_controller|m_state.100000000~regout\ & !\inst7|sdram_controller|Selector41~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_addr[8]~0_combout\,
	datab => \inst7|sdram_controller|m_state.010000000~regout\,
	datac => \inst7|sdram_controller|m_state.100000000~regout\,
	datad => \inst7|sdram_controller|Selector41~4_combout\,
	combout => \inst7|sdram_controller|m_addr[8]~1_combout\);

-- Location: LCCOMB_X32_Y21_N28
\inst7|width_adapter|out_data[38]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[38]~11_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(20))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|address_reg\(20),
	datac => \inst7|cpu|W_alu_result\(20),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[38]~11_combout\);

-- Location: LCCOMB_X31_Y17_N4
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout\ = \inst7|width_adapter|out_data[38]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[38]~11_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout\);

-- Location: LCFF_X31_Y17_N5
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(37));

-- Location: LCFF_X32_Y21_N29
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[38]~11_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(37));

-- Location: LCCOMB_X31_Y17_N10
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(37)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(37),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(37),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12_combout\);

-- Location: LCFF_X31_Y17_N11
\inst7|sdram_controller|active_addr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[37]~12_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(19));

-- Location: LCCOMB_X31_Y17_N2
\inst7|sdram_controller|Selector84~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector84~2_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|active_addr\(19)))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & (!\inst7|sdram_controller|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|i_addr\(11),
	datad => \inst7|sdram_controller|active_addr\(19),
	combout => \inst7|sdram_controller|Selector84~2_combout\);

-- Location: LCCOMB_X31_Y16_N16
\inst7|sdram_controller|Selector84~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector84~3_combout\ = (\inst7|sdram_controller|m_state.001000000~regout\) # ((!\inst7|sdram_controller|m_state.000001000~regout\ & (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- \inst7|sdram_controller|Selector84~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.001000000~regout\,
	datab => \inst7|sdram_controller|m_state.000001000~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|Selector84~2_combout\,
	combout => \inst7|sdram_controller|Selector84~3_combout\);

-- Location: LCCOMB_X37_Y28_N22
\inst7|cpu|W_alu_result[19]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|cpu|W_alu_result[19]~7_combout\ = (\inst7|cpu|R_ctrl_logic~regout\ & ((\inst7|cpu|E_logic_result[19]~9_combout\))) # (!\inst7|cpu|R_ctrl_logic~regout\ & (\inst7|cpu|F_pc[17]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|cpu|F_pc[17]~2_combout\,
	datab => \inst7|cpu|E_logic_result[19]~9_combout\,
	datad => \inst7|cpu|R_ctrl_logic~regout\,
	combout => \inst7|cpu|W_alu_result[19]~7_combout\);

-- Location: LCFF_X37_Y28_N23
\inst7|cpu|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|cpu|W_alu_result[19]~7_combout\,
	sdata => \inst7|cpu|E_shift_rot_result\(19),
	aclr => \inst7|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst7|cpu|E_alu_result~16_combout\,
	sload => \inst7|cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|cpu|W_alu_result\(19));

-- Location: LCCOMB_X30_Y17_N0
\inst7|width_adapter|address_reg[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[19]~feeder_combout\ = \inst7|cpu|W_alu_result\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(19),
	combout => \inst7|width_adapter|address_reg[19]~feeder_combout\);

-- Location: LCFF_X30_Y17_N1
\inst7|width_adapter|address_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[19]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(19));

-- Location: LCCOMB_X30_Y17_N16
\inst7|width_adapter|out_data[37]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[37]~12_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|address_reg\(19)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|W_alu_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(19),
	datac => \inst7|width_adapter|use_reg~regout\,
	datad => \inst7|width_adapter|address_reg\(19),
	combout => \inst7|width_adapter|out_data[37]~12_combout\);

-- Location: LCFF_X30_Y17_N17
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[37]~12_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(36));

-- Location: LCCOMB_X31_Y17_N6
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]~feeder_combout\ = \inst7|width_adapter|out_data[37]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[37]~12_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]~feeder_combout\);

-- Location: LCFF_X31_Y17_N7
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[36]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(36));

-- Location: LCCOMB_X31_Y17_N8
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(36))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(36),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(36),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13_combout\);

-- Location: LCFF_X31_Y17_N9
\inst7|sdram_controller|active_addr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[36]~13_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(18));

-- Location: LCCOMB_X31_Y17_N20
\inst7|sdram_controller|Selector85~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector85~2_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|active_addr\(18)))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & (!\inst7|sdram_controller|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|i_addr\(11),
	datac => \inst7|sdram_controller|active_addr\(18),
	combout => \inst7|sdram_controller|Selector85~2_combout\);

-- Location: LCCOMB_X31_Y16_N18
\inst7|sdram_controller|Selector85~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector85~3_combout\ = (\inst7|sdram_controller|m_state.001000000~regout\) # ((!\inst7|sdram_controller|m_state.000001000~regout\ & (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- \inst7|sdram_controller|Selector85~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.001000000~regout\,
	datab => \inst7|sdram_controller|m_state.000001000~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|Selector85~2_combout\,
	combout => \inst7|sdram_controller|Selector85~3_combout\);

-- Location: LCCOMB_X31_Y17_N30
\inst7|sdram_controller|Selector86~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector86~2_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|active_addr\(17)))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & (!\inst7|sdram_controller|i_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|i_addr\(11),
	datad => \inst7|sdram_controller|active_addr\(17),
	combout => \inst7|sdram_controller|Selector86~2_combout\);

-- Location: LCCOMB_X31_Y16_N20
\inst7|sdram_controller|Selector86~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector86~3_combout\ = (\inst7|sdram_controller|m_state.001000000~regout\) # ((!\inst7|sdram_controller|m_state.000001000~regout\ & (!\inst7|sdram_controller|m_state.000010000~regout\ & 
-- \inst7|sdram_controller|Selector86~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.001000000~regout\,
	datab => \inst7|sdram_controller|m_state.000001000~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|Selector86~2_combout\,
	combout => \inst7|sdram_controller|Selector86~3_combout\);

-- Location: LCCOMB_X29_Y15_N28
\inst7|sdram_controller|m_addr[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|m_addr[7]~2_combout\ = (\inst7|sdram_controller|WideOr9~0_combout\ & (((\inst7|sdram_controller|m_state.000000010~regout\)))) # (!\inst7|sdram_controller|WideOr9~0_combout\ & (\inst7|sdram_controller|f_pop~regout\ & 
-- (!\inst7|sdram_controller|pending~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|f_pop~regout\,
	datab => \inst7|sdram_controller|pending~combout\,
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|m_state.000000010~regout\,
	combout => \inst7|sdram_controller|m_addr[7]~2_combout\);

-- Location: LCCOMB_X29_Y15_N6
\inst7|sdram_controller|Selector87~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector87~0_combout\ = (\inst7|sdram_controller|m_addr[7]~2_combout\ & (((!\inst7|sdram_controller|WideOr9~0_combout\)))) # (!\inst7|sdram_controller|m_addr[7]~2_combout\ & ((\inst7|sdram_controller|WideOr9~0_combout\ & 
-- ((!\inst7|sdram_controller|i_addr\(11)))) # (!\inst7|sdram_controller|WideOr9~0_combout\ & (\inst7|sdram_controller|active_addr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_addr\(7),
	datab => \inst7|sdram_controller|i_addr\(11),
	datac => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datad => \inst7|sdram_controller|WideOr9~0_combout\,
	combout => \inst7|sdram_controller|Selector87~0_combout\);

-- Location: LCFF_X32_Y21_N31
\inst7|width_adapter|address_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(8),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(8));

-- Location: LCCOMB_X32_Y21_N16
\inst7|width_adapter|out_data[26]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[26]~14_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(8))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|width_adapter|address_reg\(8),
	datac => \inst7|cpu|W_alu_result\(8),
	combout => \inst7|width_adapter|out_data[26]~14_combout\);

-- Location: LCCOMB_X32_Y17_N2
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout\ = \inst7|width_adapter|out_data[26]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[26]~14_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout\);

-- Location: LCFF_X32_Y17_N3
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(25));

-- Location: LCCOMB_X32_Y17_N24
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(25))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(25),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(25),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15_combout\);

-- Location: LCCOMB_X29_Y15_N0
\inst7|sdram_controller|Selector87~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector87~1_combout\ = (\inst7|sdram_controller|Selector87~0_combout\ & (((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15_combout\)) # (!\inst7|sdram_controller|m_addr[7]~2_combout\))) # 
-- (!\inst7|sdram_controller|Selector87~0_combout\ & (\inst7|sdram_controller|m_addr[7]~2_combout\ & (\inst7|sdram_controller|active_addr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector87~0_combout\,
	datab => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datac => \inst7|sdram_controller|active_addr\(16),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[25]~15_combout\,
	combout => \inst7|sdram_controller|Selector87~1_combout\);

-- Location: LCCOMB_X37_Y26_N28
\inst7|width_adapter|address_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[7]~feeder_combout\ = \inst7|cpu|W_alu_result\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(7),
	combout => \inst7|width_adapter|address_reg[7]~feeder_combout\);

-- Location: LCFF_X37_Y26_N29
\inst7|width_adapter|address_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[7]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(7));

-- Location: LCCOMB_X32_Y24_N26
\inst7|width_adapter|out_data[25]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[25]~15_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|address_reg\(7)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|W_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(7),
	datac => \inst7|width_adapter|address_reg\(7),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[25]~15_combout\);

-- Location: LCFF_X32_Y24_N27
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[25]~15_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(24));

-- Location: LCCOMB_X29_Y17_N28
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(24)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(24),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(24),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16_combout\);

-- Location: LCFF_X29_Y17_N29
\inst7|sdram_controller|active_addr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(6));

-- Location: LCCOMB_X29_Y15_N2
\inst7|sdram_controller|Selector88~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector88~0_combout\ = (\inst7|sdram_controller|m_addr[7]~2_combout\ & (((!\inst7|sdram_controller|WideOr9~0_combout\)))) # (!\inst7|sdram_controller|m_addr[7]~2_combout\ & ((\inst7|sdram_controller|WideOr9~0_combout\ & 
-- (!\inst7|sdram_controller|i_addr\(11))) # (!\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|active_addr\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datab => \inst7|sdram_controller|i_addr\(11),
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|active_addr\(6),
	combout => \inst7|sdram_controller|Selector88~0_combout\);

-- Location: LCCOMB_X29_Y17_N8
\inst7|sdram_controller|Selector88~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector88~1_combout\ = (\inst7|sdram_controller|m_addr[7]~2_combout\ & ((\inst7|sdram_controller|Selector88~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16_combout\))) # 
-- (!\inst7|sdram_controller|Selector88~0_combout\ & (\inst7|sdram_controller|active_addr\(15))))) # (!\inst7|sdram_controller|m_addr[7]~2_combout\ & (\inst7|sdram_controller|Selector88~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datab => \inst7|sdram_controller|Selector88~0_combout\,
	datac => \inst7|sdram_controller|active_addr\(15),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[24]~16_combout\,
	combout => \inst7|sdram_controller|Selector88~1_combout\);

-- Location: LCCOMB_X32_Y21_N24
\inst7|width_adapter|address_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[6]~feeder_combout\ = \inst7|cpu|W_alu_result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(6),
	combout => \inst7|width_adapter|address_reg[6]~feeder_combout\);

-- Location: LCFF_X32_Y21_N25
\inst7|width_adapter|address_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[6]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(6));

-- Location: LCCOMB_X32_Y21_N26
\inst7|width_adapter|out_data[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[24]~16_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(6))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|width_adapter|address_reg\(6),
	datad => \inst7|cpu|W_alu_result\(6),
	combout => \inst7|width_adapter|out_data[24]~16_combout\);

-- Location: LCFF_X32_Y21_N27
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[24]~16_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(23));

-- Location: LCCOMB_X32_Y17_N30
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(23)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(23),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(23),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17_combout\);

-- Location: LCFF_X32_Y17_N31
\inst7|sdram_controller|active_addr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(5));

-- Location: LCCOMB_X32_Y17_N16
\inst7|sdram_controller|Selector89~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector89~0_combout\ = (!\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|f_select~combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17_combout\)) # 
-- (!\inst7|sdram_controller|f_select~combout\ & ((\inst7|sdram_controller|active_addr\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|f_select~combout\,
	datab => \inst7|sdram_controller|WideOr9~0_combout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[23]~17_combout\,
	datad => \inst7|sdram_controller|active_addr\(5),
	combout => \inst7|sdram_controller|Selector89~0_combout\);

-- Location: LCCOMB_X32_Y17_N18
\inst7|sdram_controller|Selector89~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector89~1_combout\ = (\inst7|sdram_controller|Selector89~0_combout\) # ((\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|active_addr\(14)) # (!\inst7|sdram_controller|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector89~0_combout\,
	datab => \inst7|sdram_controller|m_state.000000010~regout\,
	datac => \inst7|sdram_controller|active_addr\(14),
	datad => \inst7|sdram_controller|WideOr9~0_combout\,
	combout => \inst7|sdram_controller|Selector89~1_combout\);

-- Location: LCCOMB_X37_Y26_N30
\inst7|width_adapter|address_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[5]~feeder_combout\ = \inst7|cpu|W_alu_result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|width_adapter|address_reg[5]~feeder_combout\);

-- Location: LCFF_X37_Y26_N31
\inst7|width_adapter|address_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[5]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(5));

-- Location: LCCOMB_X30_Y18_N4
\inst7|width_adapter|out_data[23]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[23]~17_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(5))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|width_adapter|address_reg\(5),
	datad => \inst7|cpu|W_alu_result\(5),
	combout => \inst7|width_adapter|out_data[23]~17_combout\);

-- Location: LCFF_X30_Y18_N31
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[23]~17_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(22));

-- Location: LCCOMB_X29_Y18_N22
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(22))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(22),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(22),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18_combout\);

-- Location: LCFF_X29_Y18_N23
\inst7|sdram_controller|active_addr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(4));

-- Location: LCCOMB_X29_Y18_N8
\inst7|sdram_controller|Selector90~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector90~0_combout\ = (!\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|f_select~combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18_combout\)) # 
-- (!\inst7|sdram_controller|f_select~combout\ & ((\inst7|sdram_controller|active_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[22]~18_combout\,
	datab => \inst7|sdram_controller|WideOr9~0_combout\,
	datac => \inst7|sdram_controller|active_addr\(4),
	datad => \inst7|sdram_controller|f_select~combout\,
	combout => \inst7|sdram_controller|Selector90~0_combout\);

-- Location: LCCOMB_X32_Y21_N8
\inst7|width_adapter|address_reg[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[14]~feeder_combout\ = \inst7|cpu|W_alu_result\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(14),
	combout => \inst7|width_adapter|address_reg[14]~feeder_combout\);

-- Location: LCFF_X32_Y21_N9
\inst7|width_adapter|address_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[14]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(14));

-- Location: LCCOMB_X32_Y21_N18
\inst7|width_adapter|out_data[32]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[32]~5_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|address_reg\(14)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|W_alu_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|cpu|W_alu_result\(14),
	datac => \inst7|width_adapter|address_reg\(14),
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|width_adapter|out_data[32]~5_combout\);

-- Location: LCCOMB_X30_Y18_N16
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout\ = \inst7|width_adapter|out_data[32]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[32]~5_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout\);

-- Location: LCFF_X30_Y18_N17
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(31));

-- Location: LCFF_X32_Y21_N19
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[32]~5_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(31));

-- Location: LCCOMB_X29_Y18_N2
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(31)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(31),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(31),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6_combout\);

-- Location: LCFF_X29_Y18_N3
\inst7|sdram_controller|active_addr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[31]~6_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(13));

-- Location: LCCOMB_X29_Y18_N26
\inst7|sdram_controller|Selector90~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector90~1_combout\ = (\inst7|sdram_controller|Selector90~0_combout\) # ((\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|active_addr\(13)) # (!\inst7|sdram_controller|m_state.000000010~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|Selector90~0_combout\,
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|active_addr\(13),
	combout => \inst7|sdram_controller|Selector90~1_combout\);

-- Location: LCCOMB_X29_Y18_N14
\inst7|sdram_controller|Selector91~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector91~0_combout\ = (\inst7|sdram_controller|WideOr9~0_combout\ & (((!\inst7|sdram_controller|m_addr[7]~2_combout\ & !\inst7|sdram_controller|i_addr\(11))))) # (!\inst7|sdram_controller|WideOr9~0_combout\ & 
-- ((\inst7|sdram_controller|active_addr\(3)) # ((\inst7|sdram_controller|m_addr[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_addr\(3),
	datab => \inst7|sdram_controller|WideOr9~0_combout\,
	datac => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datad => \inst7|sdram_controller|i_addr\(11),
	combout => \inst7|sdram_controller|Selector91~0_combout\);

-- Location: LCFF_X30_Y17_N19
\inst7|width_adapter|address_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(4),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(4));

-- Location: LCCOMB_X30_Y17_N2
\inst7|width_adapter|out_data[22]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[22]~18_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|address_reg\(4)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|cpu|W_alu_result\(4),
	datad => \inst7|width_adapter|address_reg\(4),
	combout => \inst7|width_adapter|out_data[22]~18_combout\);

-- Location: LCFF_X30_Y17_N3
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[22]~18_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(21));

-- Location: LCFF_X30_Y18_N9
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[22]~18_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(21));

-- Location: LCCOMB_X29_Y18_N20
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(21))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(21),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(21),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19_combout\);

-- Location: LCCOMB_X32_Y24_N2
\inst7|width_adapter|address_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[13]~feeder_combout\ = \inst7|cpu|W_alu_result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(13),
	combout => \inst7|width_adapter|address_reg[13]~feeder_combout\);

-- Location: LCFF_X32_Y24_N3
\inst7|width_adapter|address_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[13]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(13));

-- Location: LCCOMB_X32_Y24_N8
\inst7|width_adapter|out_data[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[31]~6_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(13))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|width_adapter|address_reg\(13),
	datad => \inst7|cpu|W_alu_result\(13),
	combout => \inst7|width_adapter|out_data[31]~6_combout\);

-- Location: LCFF_X28_Y18_N29
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|width_adapter|out_data[31]~6_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(30));

-- Location: LCCOMB_X29_Y18_N24
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(30))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(30),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(30),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7_combout\);

-- Location: LCFF_X29_Y18_N25
\inst7|sdram_controller|active_addr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[30]~7_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(12));

-- Location: LCCOMB_X29_Y18_N16
\inst7|sdram_controller|Selector91~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector91~1_combout\ = (\inst7|sdram_controller|Selector91~0_combout\ & ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19_combout\) # ((!\inst7|sdram_controller|m_addr[7]~2_combout\)))) # 
-- (!\inst7|sdram_controller|Selector91~0_combout\ & (((\inst7|sdram_controller|m_addr[7]~2_combout\ & \inst7|sdram_controller|active_addr\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector91~0_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[21]~19_combout\,
	datac => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datad => \inst7|sdram_controller|active_addr\(12),
	combout => \inst7|sdram_controller|Selector91~1_combout\);

-- Location: LCFF_X29_Y20_N3
\inst7|width_adapter|address_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|cpu|W_alu_result\(3),
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(3));

-- Location: LCCOMB_X29_Y20_N24
\inst7|width_adapter|out_data[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[21]~19_combout\ = (\inst7|width_adapter|use_reg~regout\ & ((\inst7|width_adapter|address_reg\(3)))) # (!\inst7|width_adapter|use_reg~regout\ & (\inst7|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|cpu|W_alu_result\(3),
	datad => \inst7|width_adapter|address_reg\(3),
	combout => \inst7|width_adapter|out_data[21]~19_combout\);

-- Location: LCFF_X29_Y20_N25
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[21]~19_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(20));

-- Location: LCCOMB_X29_Y17_N26
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(20)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(20),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(20),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20_combout\);

-- Location: LCFF_X29_Y17_N27
\inst7|sdram_controller|active_addr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(2));

-- Location: LCCOMB_X29_Y15_N4
\inst7|sdram_controller|Selector92~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector92~0_combout\ = (\inst7|sdram_controller|m_addr[7]~2_combout\ & (((!\inst7|sdram_controller|WideOr9~0_combout\)))) # (!\inst7|sdram_controller|m_addr[7]~2_combout\ & ((\inst7|sdram_controller|WideOr9~0_combout\ & 
-- (!\inst7|sdram_controller|i_addr\(11))) # (!\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|active_addr\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datab => \inst7|sdram_controller|i_addr\(11),
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|active_addr\(2),
	combout => \inst7|sdram_controller|Selector92~0_combout\);

-- Location: LCFF_X29_Y17_N11
\inst7|sdram_controller|active_addr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[29]~4_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(11));

-- Location: LCCOMB_X29_Y17_N14
\inst7|sdram_controller|Selector92~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector92~1_combout\ = (\inst7|sdram_controller|m_addr[7]~2_combout\ & ((\inst7|sdram_controller|Selector92~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20_combout\)) # 
-- (!\inst7|sdram_controller|Selector92~0_combout\ & ((\inst7|sdram_controller|active_addr\(11)))))) # (!\inst7|sdram_controller|m_addr[7]~2_combout\ & (((\inst7|sdram_controller|Selector92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[20]~20_combout\,
	datac => \inst7|sdram_controller|Selector92~0_combout\,
	datad => \inst7|sdram_controller|active_addr\(11),
	combout => \inst7|sdram_controller|Selector92~1_combout\);

-- Location: LCCOMB_X30_Y17_N20
\inst7|width_adapter|address_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|address_reg[2]~feeder_combout\ = \inst7|cpu|W_alu_result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|width_adapter|address_reg[2]~feeder_combout\);

-- Location: LCFF_X30_Y17_N21
\inst7|width_adapter|address_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|address_reg[2]~feeder_combout\,
	aclr => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst7|width_adapter|data_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|width_adapter|address_reg\(2));

-- Location: LCCOMB_X30_Y17_N12
\inst7|width_adapter|out_data[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[20]~20_combout\ = (\inst7|width_adapter|use_reg~regout\ & (\inst7|width_adapter|address_reg\(2))) # (!\inst7|width_adapter|use_reg~regout\ & ((\inst7|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|width_adapter|address_reg\(2),
	datad => \inst7|cpu|W_alu_result\(2),
	combout => \inst7|width_adapter|out_data[20]~20_combout\);

-- Location: LCFF_X30_Y17_N13
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[20]~20_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(19));

-- Location: LCCOMB_X29_Y18_N18
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(19)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(19),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(19),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21_combout\);

-- Location: LCFF_X29_Y18_N19
\inst7|sdram_controller|active_addr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(1));

-- Location: LCCOMB_X29_Y15_N30
\inst7|sdram_controller|Selector93~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector93~0_combout\ = (\inst7|sdram_controller|m_addr[7]~2_combout\ & (((!\inst7|sdram_controller|WideOr9~0_combout\)))) # (!\inst7|sdram_controller|m_addr[7]~2_combout\ & ((\inst7|sdram_controller|WideOr9~0_combout\ & 
-- (!\inst7|sdram_controller|i_addr\(11))) # (!\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|active_addr\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datab => \inst7|sdram_controller|i_addr\(11),
	datac => \inst7|sdram_controller|WideOr9~0_combout\,
	datad => \inst7|sdram_controller|active_addr\(1),
	combout => \inst7|sdram_controller|Selector93~0_combout\);

-- Location: LCCOMB_X29_Y15_N8
\inst7|sdram_controller|Selector93~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector93~1_combout\ = (\inst7|sdram_controller|m_addr[7]~2_combout\ & ((\inst7|sdram_controller|Selector93~0_combout\ & (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21_combout\)) # 
-- (!\inst7|sdram_controller|Selector93~0_combout\ & ((\inst7|sdram_controller|active_addr\(10)))))) # (!\inst7|sdram_controller|m_addr[7]~2_combout\ & (((\inst7|sdram_controller|Selector93~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[19]~21_combout\,
	datab => \inst7|sdram_controller|m_addr[7]~2_combout\,
	datac => \inst7|sdram_controller|active_addr\(10),
	datad => \inst7|sdram_controller|Selector93~0_combout\,
	combout => \inst7|sdram_controller|Selector93~1_combout\);

-- Location: LCCOMB_X32_Y16_N4
\inst7|sdram_controller|Selector94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector94~0_combout\ = (\inst7|sdram_controller|WideOr9~0_combout\ & ((\inst7|sdram_controller|m_addr[7]~2_combout\ & (\inst7|sdram_controller|active_addr\(9))) # (!\inst7|sdram_controller|m_addr[7]~2_combout\ & 
-- ((!\inst7|sdram_controller|i_addr\(11)))))) # (!\inst7|sdram_controller|WideOr9~0_combout\ & (((\inst7|sdram_controller|m_addr[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|active_addr\(9),
	datab => \inst7|sdram_controller|WideOr9~0_combout\,
	datac => \inst7|sdram_controller|i_addr\(11),
	datad => \inst7|sdram_controller|m_addr[7]~2_combout\,
	combout => \inst7|sdram_controller|Selector94~0_combout\);

-- Location: LCCOMB_X32_Y18_N10
\inst7|width_adapter|out_data[19]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|width_adapter|out_data[19]~21_combout\ = (\inst7|width_adapter|use_reg~regout\ & \inst7|width_adapter|address_reg\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datac => \inst7|width_adapter|address_reg\(1),
	combout => \inst7|width_adapter|out_data[19]~21_combout\);

-- Location: LCCOMB_X32_Y17_N14
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]~feeder_combout\ = \inst7|width_adapter|out_data[19]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst7|width_adapter|out_data[19]~21_combout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]~feeder_combout\);

-- Location: LCFF_X32_Y17_N15
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[18]~feeder_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(18));

-- Location: LCFF_X32_Y18_N11
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|width_adapter|out_data[19]~21_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(18));

-- Location: LCCOMB_X32_Y17_N4
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(18)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(18),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(18),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22_combout\);

-- Location: LCFF_X32_Y17_N5
\inst7|sdram_controller|active_addr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(0));

-- Location: LCCOMB_X32_Y17_N8
\inst7|sdram_controller|Selector94~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector94~1_combout\ = (\inst7|sdram_controller|Selector94~0_combout\ & (((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22_combout\) # (\inst7|sdram_controller|WideOr9~0_combout\)))) # 
-- (!\inst7|sdram_controller|Selector94~0_combout\ & (\inst7|sdram_controller|active_addr\(0) & ((!\inst7|sdram_controller|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|Selector94~0_combout\,
	datab => \inst7|sdram_controller|active_addr\(0),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[18]~22_combout\,
	datad => \inst7|sdram_controller|WideOr9~0_combout\,
	combout => \inst7|sdram_controller|Selector94~1_combout\);

-- Location: LCFF_X28_Y18_N27
\inst7|sdram_controller|active_addr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_addr\(21));

-- Location: LCCOMB_X28_Y18_N16
\inst7|sdram_controller|Selector95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector95~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_addr\(21))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|f_select~combout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\)) # (!\inst7|sdram_controller|f_select~combout\ & ((\inst7|sdram_controller|active_addr\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[39]~3_combout\,
	datac => \inst7|sdram_controller|active_addr\(21),
	datad => \inst7|sdram_controller|f_select~combout\,
	combout => \inst7|sdram_controller|Selector95~0_combout\);

-- Location: LCCOMB_X31_Y16_N2
\inst7|sdram_controller|WideOr16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|WideOr16~0_combout\ = (\inst7|sdram_controller|m_state.000001000~regout\) # ((\inst7|sdram_controller|m_state.000010000~regout\) # (\inst7|sdram_controller|m_state.000000010~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|sdram_controller|m_state.000001000~regout\,
	datac => \inst7|sdram_controller|m_state.000010000~regout\,
	datad => \inst7|sdram_controller|m_state.000000010~regout\,
	combout => \inst7|sdram_controller|WideOr16~0_combout\);

-- Location: LCCOMB_X28_Y18_N18
\inst7|sdram_controller|Selector96~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector96~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_addr\(8))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|f_select~combout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\)) # (!\inst7|sdram_controller|f_select~combout\ & ((\inst7|sdram_controller|active_addr\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[26]~0_combout\,
	datab => \inst7|sdram_controller|active_addr\(8),
	datac => \inst7|sdram_controller|m_state.000000010~regout\,
	datad => \inst7|sdram_controller|f_select~combout\,
	combout => \inst7|sdram_controller|Selector96~0_combout\);

-- Location: LCCOMB_X31_Y21_N22
\inst7|sdram_controller|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|comb~0_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & ((\inst7|width_adapter|use_reg~regout\ & (!\inst7|width_adapter|byteen_reg\(1))) # (!\inst7|width_adapter|use_reg~regout\ 
-- & ((!\inst7|cpu|d_byteenable\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|use_reg~regout\,
	datab => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datac => \inst7|width_adapter|byteen_reg\(1),
	datad => \inst7|cpu|d_byteenable\(1),
	combout => \inst7|sdram_controller|comb~0_combout\);

-- Location: LCFF_X31_Y21_N23
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|comb~0_combout\,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(17));

-- Location: LCCOMB_X29_Y18_N30
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(17)))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(17),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(17),
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23_combout\);

-- Location: LCFF_X29_Y18_N31
\inst7|sdram_controller|active_dqm[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_dqm\(1));

-- Location: LCCOMB_X29_Y18_N0
\inst7|sdram_controller|Selector113~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector113~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (\inst7|sdram_controller|active_dqm\(1))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|f_select~combout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23_combout\))) # (!\inst7|sdram_controller|f_select~combout\ & (\inst7|sdram_controller|active_dqm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|m_state.000000010~regout\,
	datab => \inst7|sdram_controller|active_dqm\(1),
	datac => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[17]~23_combout\,
	datad => \inst7|sdram_controller|f_select~combout\,
	combout => \inst7|sdram_controller|Selector113~0_combout\);

-- Location: LCCOMB_X31_Y21_N0
\inst7|sdram_controller|comb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|comb~1_combout\ = (!\inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & ((\inst7|width_adapter|use_reg~regout\ & (!\inst7|width_adapter|byteen_reg\(0))) # (!\inst7|width_adapter|use_reg~regout\ 
-- & ((!\inst7|cpu|d_byteenable\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|width_adapter|byteen_reg\(0),
	datab => \inst7|cpu|d_byteenable\(0),
	datac => \inst7|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datad => \inst7|width_adapter|use_reg~regout\,
	combout => \inst7|sdram_controller|comb~1_combout\);

-- Location: LCFF_X30_Y18_N29
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	sdata => \inst7|sdram_controller|comb~1_combout\,
	sload => VCC,
	ena => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0[40]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(16));

-- Location: LCCOMB_X29_Y18_N10
\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24_combout\ = (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(16))) # (!\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\ & 
-- ((\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_1\(16),
	datab => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|entry_0\(16),
	datad => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_address~regout\,
	combout => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24_combout\);

-- Location: LCFF_X29_Y18_N11
\inst7|sdram_controller|active_dqm[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	datain => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24_combout\,
	ena => \inst7|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst7|sdram_controller|active_dqm\(0));

-- Location: LCCOMB_X29_Y18_N28
\inst7|sdram_controller|Selector114~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|sdram_controller|Selector114~0_combout\ = (\inst7|sdram_controller|m_state.000000010~regout\ & (((\inst7|sdram_controller|active_dqm\(0))))) # (!\inst7|sdram_controller|m_state.000000010~regout\ & ((\inst7|sdram_controller|f_select~combout\ & 
-- (\inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24_combout\)) # (!\inst7|sdram_controller|f_select~combout\ & ((\inst7|sdram_controller|active_dqm\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|sdram_controller|the_nios_sdram_controller_input_efifo_module|rd_data[16]~24_combout\,
	datab => \inst7|sdram_controller|active_dqm\(0),
	datac => \inst7|sdram_controller|m_state.000000010~regout\,
	datad => \inst7|sdram_controller|f_select~combout\,
	combout => \inst7|sdram_controller|Selector114~0_combout\);

-- Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: LCCOMB_X57_Y4_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X21_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X19_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_CAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|ALT_INV_Selector21~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_CAS_N);

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(15));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(14));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(13));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(12));

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(11));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(10));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(9));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(7));

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(6));

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(5));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(4));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(3));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(2));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCH[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCH(1));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_CKE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_CKE);

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|ALT_INV_Selector19~3_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_CS_N);

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_RAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|ALT_INV_Selector20~0_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_RAS_N);

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "preset",
	output_power_up => "high",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|ALT_INV_Selector22~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_WE_N);

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|uart|the_nios_uart_tx|ALT_INV_txd~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX);

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SPI_MOSI~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|spi|shift_reg\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SPI_MOSI);

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SPI_SCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|spi|SCLK_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SPI_SCLK);

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SPI_SS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|spi|SS_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SPI_SS_N);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst1|altpll_component|_clk1~clkctrl_e_SDRAM_CLK_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_CLK);

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector83~3_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(11));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector84~3_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(10));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector85~3_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(9));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector86~3_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(8));

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector87~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(7));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector88~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(6));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector89~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(5));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector90~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(4));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector91~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(3));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector92~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(2));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector93~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(1));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "preset")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector94~1_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|m_addr[8]~1_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sreset => \inst7|sdram_controller|m_state.001000000~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_ADDR(0));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_BA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector95~0_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|WideOr16~0_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_BA(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_BA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector96~0_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|WideOr16~0_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_BA(0));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector113~0_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|WideOr16~0_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_DQM(1));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDRAM_DQM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "clear",
	output_power_up => "low",
	output_register_mode => "register",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst7|sdram_controller|Selector114~0_combout\,
	outclk => \inst1|altpll_component|_clk0~clkctrl_outclk\,
	outclkena => \inst7|sdram_controller|WideOr16~0_combout\,
	areset => \inst7|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SDRAM_DQM(0));

-- Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


