Analysis & Synthesis report for edfc-fpga
Thu Aug 03 15:11:26 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component|altsyncram_3ua1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |main
 17. Parameter Settings for User Entity Instance: map_255:m255_inst
 18. Parameter Settings for User Entity Instance: map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: map_5:m5_inst|lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: map_5:m5_inst|lpm_mult:Mult1
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "mmc5_snd:snd_inst|pulse:pulse_2"
 24. Port Connectivity Checks: "mmc5_snd:snd_inst|pulse:pulse_1"
 25. Port Connectivity Checks: "map_5:m5_inst"
 26. Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg4"
 27. Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg3"
 28. Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2"
 29. Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg1"
 30. Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0"
 31. Port Connectivity Checks: "map_255:m255_inst"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 03 15:11:26 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; edfc-fpga                                       ;
; Top-level Entity Name              ; main                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,360                                           ;
;     Total combinational functions  ; 914                                             ;
;     Dedicated logic registers      ; 646                                             ;
; Total registers                    ; 646                                             ;
; Total pins                         ; 88                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192                                           ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; main               ; edfc-fpga          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; map_255.v                        ; yes             ; User Verilog HDL File        ; D:/005/map_255.v                                                        ;         ;
; main.v                           ; yes             ; User Verilog HDL File        ; D:/005/main.v                                                           ;         ;
; map_5.v                          ; yes             ; User Verilog HDL File        ; D:/005/map_5.v                                                          ;         ;
; exram.v                          ; yes             ; User Wizard-Generated File   ; D:/005/exram.v                                                          ;         ;
; mmc5_snd.v                       ; yes             ; User Verilog HDL File        ; D:/005/mmc5_snd.v                                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3ua1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/005/db/altsyncram_3ua1.tdf                                           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_o5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/005/db/mult_o5t.tdf                                                  ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,360 ;
;                                             ;       ;
; Total combinational functions               ; 914   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 502   ;
;     -- 3 input functions                    ; 216   ;
;     -- <=2 input functions                  ; 196   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 796   ;
;     -- arithmetic mode                      ; 118   ;
;                                             ;       ;
; Total registers                             ; 646   ;
;     -- Dedicated logic registers            ; 646   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 88    ;
; Total memory bits                           ; 8192  ;
; Embedded Multiplier 9-bit elements          ; 2     ;
; Maximum fan-out node                        ; mclk  ;
; Maximum fan-out                             ; 575   ;
; Total fan-out                               ; 5104  ;
; Average fan-out                             ; 3.07  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |main                                        ; 914 (161)         ; 646 (1)      ; 8192        ; 2            ; 2       ; 0         ; 88   ; 0            ; |main                                                                                               ; work         ;
;    |map_255:m255_inst|                       ; 250 (107)         ; 262 (82)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_255:m255_inst                                                                             ; work         ;
;       |gg_cnt:gg_control|                    ; 143 (27)          ; 180 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_255:m255_inst|gg_cnt:gg_control                                                           ; work         ;
;          |gg_code:gg0|                       ; 35 (35)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0                                               ; work         ;
;          |gg_code:gg1|                       ; 20 (20)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_255:m255_inst|gg_cnt:gg_control|gg_code:gg1                                               ; work         ;
;          |gg_code:gg2|                       ; 21 (21)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2                                               ; work         ;
;          |gg_code:gg3|                       ; 20 (20)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_255:m255_inst|gg_cnt:gg_control|gg_code:gg3                                               ; work         ;
;          |gg_code:gg4|                       ; 20 (20)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_255:m255_inst|gg_cnt:gg_control|gg_code:gg4                                               ; work         ;
;    |map_5:m5_inst|                           ; 273 (273)         ; 247 (247)    ; 8192        ; 2            ; 2       ; 0         ; 0    ; 0            ; |main|map_5:m5_inst                                                                                 ; work         ;
;       |exram:exram_inst|                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_5:m5_inst|exram:exram_inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_3ua1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component|altsyncram_3ua1:auto_generated ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|map_5:m5_inst|lpm_mult:Mult0                                                                  ; work         ;
;          |mult_o5t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|map_5:m5_inst|lpm_mult:Mult0|mult_o5t:auto_generated                                          ; work         ;
;       |lpm_mult:Mult1|                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|map_5:m5_inst|lpm_mult:Mult1                                                                  ; work         ;
;          |mult_o5t:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|map_5:m5_inst|lpm_mult:Mult1|mult_o5t:auto_generated                                          ; work         ;
;    |mmc5_snd:snd_inst|                       ; 230 (78)          ; 136 (34)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mmc5_snd:snd_inst                                                                             ; work         ;
;       |pulse:pulse_1|                        ; 67 (67)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mmc5_snd:snd_inst|pulse:pulse_1                                                               ; work         ;
;       |pulse:pulse_2|                        ; 85 (85)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|mmc5_snd:snd_inst|pulse:pulse_2                                                               ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component|altsyncram_3ua1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192 ; None ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 12.0    ; N/A          ; N/A          ; |main|map_5:m5_inst|exram:exram_inst ; D:/005/exram.v  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+
; mmc5_snd:snd_inst|pulse:pulse_2|swp_over                     ; Stuck at GND due to stuck port data_in                                   ;
; mmc5_snd:snd_inst|pulse:pulse_1|swp_over                     ; Stuck at GND due to stuck port data_in                                   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg1|gg_cmp_latch ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|gg_cmp_latch ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2|gg_cmp_latch ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|gg_cmp_latch ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg3|gg_cmp_latch ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|gg_cmp_latch ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg4|gg_cmp_latch ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|gg_cmp_latch ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg1|cmp_ctr[0]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[0]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2|cmp_ctr[0]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[0]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg3|cmp_ctr[0]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[0]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg4|cmp_ctr[0]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[0]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg1|cmp_ctr[1]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[1]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2|cmp_ctr[1]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[1]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg3|cmp_ctr[1]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[1]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg4|cmp_ctr[1]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[1]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg1|cmp_ctr[2]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[2]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2|cmp_ctr[2]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[2]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg3|cmp_ctr[2]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[2]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg4|cmp_ctr[2]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[2]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg1|cmp_ctr[3]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[3]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2|cmp_ctr[3]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[3]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg3|cmp_ctr[3]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[3]   ;
; map_255:m255_inst|gg_cnt:gg_control|gg_code:gg4|cmp_ctr[3]   ; Merged with map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[3]   ;
; mmc5_snd:snd_inst|pwm_strobe                                 ; Merged with mmc5_snd:snd_inst|pwm_ctr_puls[0]                            ;
; mmc5_snd:snd_inst|pwm_ctr_pcm[0]                             ; Merged with mmc5_snd:snd_inst|pwm_ctr_puls[0]                            ;
; mmc5_snd:snd_inst|pwm_ctr_pcm[1]                             ; Merged with mmc5_snd:snd_inst|pwm_ctr_puls[1]                            ;
; mmc5_snd:snd_inst|pwm_ctr_pcm[2]                             ; Merged with mmc5_snd:snd_inst|pwm_ctr_puls[2]                            ;
; mmc5_snd:snd_inst|frame_ctr[0]                               ; Merged with map_255:m255_inst|m2_strobe                                  ;
; mmc5_snd:snd_inst|pwm_ctr_pcm[3]                             ; Merged with mmc5_snd:snd_inst|pwm_ctr_puls[3]                            ;
; mmc5_snd:snd_inst|pwm_ctr_pcm[4]                             ; Merged with mmc5_snd:snd_inst|pwm_ctr_puls[4]                            ;
; Total Number of Removed Registers = 29                       ;                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 646   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 519   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; map_255:m255_inst|map_idx[0]           ; 1       ;
; map_255:m255_inst|map_idx[2]           ; 1       ;
; map_255:m255_inst|map_idx[1]           ; 2       ;
; map_255:m255_inst|map_idx[3]           ; 2       ;
; map_255:m255_inst|map_idx[4]           ; 2       ;
; map_255:m255_inst|map_idx[5]           ; 2       ;
; map_255:m255_inst|map_idx[6]           ; 2       ;
; map_255:m255_inst|map_idx[7]           ; 2       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|map_5:m5_inst|irq_ctr[3]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|mmc5_snd:snd_inst|cfg[1]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0|cmp_ctr[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|map_5:m5_inst|prg_mode[0]                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|map_5:m5_inst|prg_bank[3][5]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|map_255:m255_inst|gg_cnt:gg_control|idx_sub_ctr[0]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2|gg_cmp_ok  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|mmc5_snd:snd_inst|pulse:pulse_2|env_pctr[2]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|mmc5_snd:snd_inst|pulse:pulse_1|env_pctr[1]                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |main|map_255:m255_inst|cpu_rst_ctr[8]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|map_255:m255_inst|gg_cnt:gg_control|gg_idx[2]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mmc5_snd:snd_inst|pulse:pulse_2|envelope[3]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|mmc5_snd:snd_inst|pulse:pulse_1|envelope[2]                ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |main|map_255:m255_inst|cpu_rst_ctr[6]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |main|mmc5_snd:snd_inst|pulse:pulse_2|len_ctr[7]                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |main|mmc5_snd:snd_inst|pulse:pulse_1|len_ctr[7]                 ;
; 256:1              ; 16 bits   ; 2720 LEs      ; 16 LEs               ; 2704 LEs               ; Yes        ; |main|map_5:m5_inst|mul_rez[1]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|map_255:m255_inst|map_idx[6]                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |main|map_5:m5_inst|Mux25                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|map_5:m5_inst|ntb_ctrl[1]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |main|comb                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|map_5:m5_inst|mmc_ppu_do[3]                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |main|mmc5_snd:snd_inst|comb                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |main|cpu_dat[0]                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |main|cpu_dat[6]                                                 ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; No         ; |main|map_out[18]                                                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |main|map_out[35]                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component|altsyncram_3ua1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |main ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; BMOD_REGS      ; 11    ; Unsigned Binary                             ;
; BMOD_GAME      ; 01    ; Unsigned Binary                             ;
; BMOD_LED       ; 00    ; Unsigned Binary                             ;
; BMOD_OE        ; 10    ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: map_255:m255_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; REG_PRG_MAPA   ; 128   ; Signed Integer                        ;
; REG_SRM_MAPA   ; 129   ; Signed Integer                        ;
; REG_CHR_MAPA   ; 130   ; Signed Integer                        ;
; REG_MAPPER     ; 131   ; Signed Integer                        ;
; REG_PRG_SIZE   ; 132   ; Signed Integer                        ;
; REG_CHR_SIZE   ; 133   ; Signed Integer                        ;
; REG_MAP_CFG    ; 134   ; Signed Integer                        ;
; REG_GG         ; 135   ; Signed Integer                        ;
; REG_CART_CFG   ; 136   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_3ua1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: map_5:m5_inst|lpm_mult:Mult0     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 16         ; Untyped             ;
; LPM_WIDTHR                                     ; 16         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_o5t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: map_5:m5_inst|lpm_mult:Mult1     ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 16         ; Untyped             ;
; LPM_WIDTHR                                     ; 16         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_o5t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 2                            ;
; Entity Instance                       ; map_5:m5_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                            ;
;     -- LPM_WIDTHB                     ; 8                            ;
;     -- LPM_WIDTHP                     ; 16                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; map_5:m5_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                            ;
;     -- LPM_WIDTHB                     ; 8                            ;
;     -- LPM_WIDTHP                     ; 16                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc5_snd:snd_inst|pulse:pulse_2"                                                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sube     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sube[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mmc5_snd:snd_inst|pulse:pulse_1"                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; l_ctr_nz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sube     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sube[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "map_5:m5_inst"                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; map_out[29..19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; map_out[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; map_out[48]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; map_out[39]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg4"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gg_idx       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gg_idx[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gg_idx[3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gg_idx[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gg_cur_idx   ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "gg_cur_idx[3..3]" will be connected to GND.                                 ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg3"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gg_idx       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gg_idx[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gg_idx[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gg_cur_idx   ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "gg_cur_idx[3..3]" will be connected to GND.                                 ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg2"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gg_idx       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gg_idx[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gg_idx[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gg_idx[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gg_cur_idx   ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "gg_cur_idx[3..3]" will be connected to GND.                                 ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg1"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gg_idx       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gg_idx[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gg_idx[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gg_cur_idx   ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "gg_cur_idx[3..3]" will be connected to GND.                                 ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0"                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gg_idx       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gg_idx[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gg_cur_idx   ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "gg_cur_idx[3..3]" will be connected to GND.                                 ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "map_255:m255_inst"                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; map_out[29..19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; map_out[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; map_out[48]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; map_out[39]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; chr_mask[5]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Aug 03 15:11:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off edfc-fpga -c edfc-fpga
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 3 design units, including 3 entities, in source file map_255.v
    Info (12023): Found entity 1: map_255
    Info (12023): Found entity 2: gg_cnt
    Info (12023): Found entity 3: gg_code
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main
Warning (10229): Verilog HDL Expression warning at map_5.v(34): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file map_5.v
    Info (12023): Found entity 1: map_5
Info (12021): Found 1 design units, including 1 entities, in source file exram.v
    Info (12023): Found entity 1: exram
Info (12021): Found 2 design units, including 2 entities, in source file mmc5_snd.v
    Info (12023): Found entity 1: mmc5_snd
    Info (12023): Found entity 2: pulse
Warning (10236): Verilog HDL Implicit Net warning at mmc5_snd.v(42): created implicit net for "l_ctr_nz"
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at main.v(49): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(67): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(68): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at main.v(75): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "map_255" for hierarchy "map_255:m255_inst"
Warning (10858): Verilog HDL warning at map_255.v(31): object irq used but never assigned
Warning (10858): Verilog HDL warning at map_255.v(39): object snd used but never assigned
Warning (10230): Verilog HDL assignment warning at map_255.v(72): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at map_255.v(75): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at map_255.v(185): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at map_255.v(190): truncated value with size 32 to match size of target (8)
Warning (10030): Net "prg_addr[19]" at map_255.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "chr_addr[19]" at map_255.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "irq" at map_255.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "snd" at map_255.v(39) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "gg_cnt" for hierarchy "map_255:m255_inst|gg_cnt:gg_control"
Warning (10230): Verilog HDL assignment warning at map_255.v(230): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at map_255.v(231): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at map_255.v(244): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "gg_code" for hierarchy "map_255:m255_inst|gg_cnt:gg_control|gg_code:gg0"
Warning (10230): Verilog HDL assignment warning at map_255.v(287): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at map_255.v(310): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "map_5" for hierarchy "map_5:m5_inst"
Warning (10858): Verilog HDL warning at map_5.v(104): object ram_mank_ce used but never assigned
Warning (10036): Verilog HDL or VHDL warning at map_5.v(134): object "tile_at" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at map_5.v(65): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at map_5.v(73): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at map_5.v(116): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at map_5.v(117): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at map_5.v(220): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at map_5.v(237): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at map_5.v(274): truncated value with size 32 to match size of target (9)
Warning (10030): Net "prg_addr[19]" at map_5.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "chr_addr[19]" at map_5.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram_mank_ce" at map_5.v(104) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "exram" for hierarchy "map_5:m5_inst|exram:exram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ua1.tdf
    Info (12023): Found entity 1: altsyncram_3ua1
Info (12128): Elaborating entity "altsyncram_3ua1" for hierarchy "map_5:m5_inst|exram:exram_inst|altsyncram:altsyncram_component|altsyncram_3ua1:auto_generated"
Info (12128): Elaborating entity "mmc5_snd" for hierarchy "mmc5_snd:snd_inst"
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(26): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(55): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(56): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(62): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(63): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "pulse" for hierarchy "mmc5_snd:snd_inst|pulse:pulse_1"
Warning (10036): Verilog HDL or VHDL warning at mmc5_snd.v(97): object "swp_cfg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmc5_snd.v(114): object "regs_we0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmc5_snd.v(116): object "regs_we2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mmc5_snd.v(120): object "swp_reload" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(104): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(130): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(154): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(181): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(185): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(201): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mmc5_snd.v(207): truncated value with size 32 to match size of target (8)
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "map_5:m5_inst|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "map_5:m5_inst|Mult1"
Info (12130): Elaborated megafunction instantiation "map_5:m5_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "map_5:m5_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf
    Info (12023): Found entity 1: mult_o5t
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "cpu_exp" and its non-tri-state driver.
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "cpu_exp" to the node "cpu_exp"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "cpu_m2"
Info (21057): Implemented 1460 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1362 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Thu Aug 03 15:11:26 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


