
platooning_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000982c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  080099d0  080099d0  000199d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f04  08009f04  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009f04  08009f04  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009f04  08009f04  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f04  08009f04  00019f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f08  08009f08  00019f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009f0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000002c0  200001e0  200001e0  000201e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200004a0  200004a0  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000d0aa  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000022fe  00000000  00000000  0002d2fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000978  00000000  00000000  0002f600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000721  00000000  00000000  0002ff78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021c78  00000000  00000000  00030699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000ed3b  00000000  00000000  00052311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c2d30  00000000  00000000  0006104c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000039ac  00000000  00000000  00123d7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00127728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080099b4 	.word	0x080099b4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080099b4 	.word	0x080099b4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff23 	bl	8000aec <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fc99 	bl	8000608 <__aeabi_dmul>
 8000cd6:	f7ff ff6f 	bl	8000bb8 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc1a 	bl	8000514 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fc90 	bl	8000608 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fad2 	bl	8000298 <__aeabi_dsub>
 8000cf4:	f7ff ff60 	bl	8000bb8 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000
 8000d04:	00000000 	.word	0x00000000

08000d08 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d0e:	f001 fa2b 	bl	8002168 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d12:	f000 f9f5 	bl	8001100 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d16:	f000 fa7f 	bl	8001218 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000d1a:	f000 fa4d 	bl	80011b8 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	configure_UART();
 8000d1e:	f000 fe11 	bl	8001944 <configure_UART>
	configure_extern_UART();
 8000d22:	f000 fe69 	bl	80019f8 <configure_extern_UART>

	Timer2_Init();
 8000d26:	f000 fd0b 	bl	8001740 <Timer2_Init>
	Timer3_Init();
 8000d2a:	f000 fd5f 	bl	80017ec <Timer3_Init>
	Timer4_Init();
 8000d2e:	f000 fdd3 	bl	80018d8 <Timer4_Init>

	EnableGPIOA();
 8000d32:	f000 fbdf 	bl	80014f4 <EnableGPIOA>
	EnableGPIOB();
 8000d36:	f000 fbed 	bl	8001514 <EnableGPIOB>

	Ultrasonic_Trigger_Config();
 8000d3a:	f000 fc35 	bl	80015a8 <Ultrasonic_Trigger_Config>
	Ultrasonic_Echo_Config();
 8000d3e:	f000 fc6d 	bl	800161c <Ultrasonic_Echo_Config>

	Servo_PWM_Config();
 8000d42:	f000 fbf7 	bl	8001534 <Servo_PWM_Config>
	Infrared_Config();
 8000d46:	f000 fca3 	bl	8001690 <Infrared_Config>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		/* USER CODE BEGIN 3 */
		uint32_t currentMillis = millis;
 8000d4a:	4b9d      	ldr	r3, [pc, #628]	; (8000fc0 <main+0x2b8>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	60fb      	str	r3, [r7, #12]
		DistanceType distance = measure_distance();
 8000d50:	f000 fa7a 	bl	8001248 <measure_distance>
 8000d54:	4603      	mov	r3, r0
 8000d56:	817b      	strh	r3, [r7, #10]

		if (distance != DEFAULT_DISTANCE) {
 8000d58:	897b      	ldrh	r3, [r7, #10]
 8000d5a:	2b0b      	cmp	r3, #11
 8000d5c:	d007      	beq.n	8000d6e <main+0x66>
			filtered_distance = distance;
 8000d5e:	4a99      	ldr	r2, [pc, #612]	; (8000fc4 <main+0x2bc>)
 8000d60:	897b      	ldrh	r3, [r7, #10]
 8000d62:	8013      	strh	r3, [r2, #0]
			UART_send_distance_to_extern(filtered_distance);
 8000d64:	4b97      	ldr	r3, [pc, #604]	; (8000fc4 <main+0x2bc>)
 8000d66:	881b      	ldrh	r3, [r3, #0]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f000 fea1 	bl	8001ab0 <UART_send_distance_to_extern>
		}

		if (currentMillis - robot_loop_millis >= loop_interval) {
 8000d6e:	4b96      	ldr	r3, [pc, #600]	; (8000fc8 <main+0x2c0>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	1ad2      	subs	r2, r2, r3
 8000d76:	4b95      	ldr	r3, [pc, #596]	; (8000fcc <main+0x2c4>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	d3e5      	bcc.n	8000d4a <main+0x42>

			robot_loop_millis = currentMillis;
 8000d7e:	4a92      	ldr	r2, [pc, #584]	; (8000fc8 <main+0x2c0>)
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	6013      	str	r3, [r2, #0]

			uint16_t sensor_leftmost = (GPIOA->IDR & GPIO_IDR_0) ? 1 : 0;
 8000d84:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d88:	691b      	ldr	r3, [r3, #16]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	bf14      	ite	ne
 8000d92:	2301      	movne	r3, #1
 8000d94:	2300      	moveq	r3, #0
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	813b      	strh	r3, [r7, #8]
			uint16_t sensor_left = (GPIOA->IDR & GPIO_IDR_1) ? 1 : 0;
 8000d9a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d9e:	691b      	ldr	r3, [r3, #16]
 8000da0:	f003 0302 	and.w	r3, r3, #2
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	bf14      	ite	ne
 8000da8:	2301      	movne	r3, #1
 8000daa:	2300      	moveq	r3, #0
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	80fb      	strh	r3, [r7, #6]
			uint16_t sensor_center = (GPIOA->IDR & GPIO_IDR_4) ? 1 : 0;
 8000db0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000db4:	691b      	ldr	r3, [r3, #16]
 8000db6:	f003 0310 	and.w	r3, r3, #16
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	bf14      	ite	ne
 8000dbe:	2301      	movne	r3, #1
 8000dc0:	2300      	moveq	r3, #0
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	80bb      	strh	r3, [r7, #4]
			uint16_t sensor_right = (GPIOA->IDR & GPIO_IDR_6) ? 1 : 0;
 8000dc6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000dca:	691b      	ldr	r3, [r3, #16]
 8000dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	bf14      	ite	ne
 8000dd4:	2301      	movne	r3, #1
 8000dd6:	2300      	moveq	r3, #0
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	807b      	strh	r3, [r7, #2]
			uint16_t sensor_rightmost = (GPIOA->IDR & GPIO_IDR_7) ? 1 : 0;
 8000ddc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000de0:	691b      	ldr	r3, [r3, #16]
 8000de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	bf14      	ite	ne
 8000dea:	2301      	movne	r3, #1
 8000dec:	2300      	moveq	r3, #0
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	803b      	strh	r3, [r7, #0]

			switch (robot_state) {
 8000df2:	4b77      	ldr	r3, [pc, #476]	; (8000fd0 <main+0x2c8>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	2b07      	cmp	r3, #7
 8000dfa:	f200 8132 	bhi.w	8001062 <main+0x35a>
 8000dfe:	a201      	add	r2, pc, #4	; (adr r2, 8000e04 <main+0xfc>)
 8000e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e04:	08000e25 	.word	0x08000e25
 8000e08:	08000e2d 	.word	0x08000e2d
 8000e0c:	08000f77 	.word	0x08000f77
 8000e10:	08000f35 	.word	0x08000f35
 8000e14:	08000f4b 	.word	0x08000f4b
 8000e18:	08000f61 	.word	0x08000f61
 8000e1c:	08000fe1 	.word	0x08000fe1
 8000e20:	0800102b 	.word	0x0800102b
			case INIT:
				// Initialization code here
				robot_state = MOVE;
 8000e24:	4b6a      	ldr	r3, [pc, #424]	; (8000fd0 <main+0x2c8>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
				break;
 8000e2a:	e11a      	b.n	8001062 <main+0x35a>

			case MOVE:
				// Call my_pid to control the servo based on distance
				double my_pid_output = my_pid(DANGER_DISTANCE,
 8000e2c:	4b65      	ldr	r3, [pc, #404]	; (8000fc4 <main+0x2bc>)
 8000e2e:	881b      	ldrh	r3, [r3, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff fb6f 	bl	8000514 <__aeabi_ui2d>
 8000e36:	4602      	mov	r2, r0
 8000e38:	460b      	mov	r3, r1
 8000e3a:	ec43 2b11 	vmov	d1, r2, r3
 8000e3e:	ed9f 0b5e 	vldr	d0, [pc, #376]	; 8000fb8 <main+0x2b0>
 8000e42:	f000 fa59 	bl	80012f8 <my_pid>
 8000e46:	ed87 0b04 	vstr	d0, [r7, #16]
						filtered_distance);
				UART_send_speed_to_extern(my_pid_output);
 8000e4a:	ed97 0b04 	vldr	d0, [r7, #16]
 8000e4e:	f000 fe51 	bl	8001af4 <UART_send_speed_to_extern>

				if (filtered_distance <= DANGER_DISTANCE) {
 8000e52:	4b5c      	ldr	r3, [pc, #368]	; (8000fc4 <main+0x2bc>)
 8000e54:	881b      	ldrh	r3, [r3, #0]
 8000e56:	2b0a      	cmp	r3, #10
 8000e58:	d806      	bhi.n	8000e68 <main+0x160>
					state_change_millis = currentMillis;
 8000e5a:	4a5e      	ldr	r2, [pc, #376]	; (8000fd4 <main+0x2cc>)
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	6013      	str	r3, [r2, #0]
					robot_state = STOP;
 8000e60:	4b5b      	ldr	r3, [pc, #364]	; (8000fd0 <main+0x2c8>)
 8000e62:	2202      	movs	r2, #2
 8000e64:	701a      	strb	r2, [r3, #0]
						robot_state = REVERSE;
					} else {
						robot_state = ROTATE;
					}
				}
				break;
 8000e66:	e0fb      	b.n	8001060 <main+0x358>
				} else if ((sensor_center == 0) && sensor_left && sensor_right
 8000e68:	88bb      	ldrh	r3, [r7, #4]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d112      	bne.n	8000e94 <main+0x18c>
 8000e6e:	88fb      	ldrh	r3, [r7, #6]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d00f      	beq.n	8000e94 <main+0x18c>
 8000e74:	887b      	ldrh	r3, [r7, #2]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d00c      	beq.n	8000e94 <main+0x18c>
						&& sensor_leftmost && sensor_rightmost) {
 8000e7a:	893b      	ldrh	r3, [r7, #8]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d009      	beq.n	8000e94 <main+0x18c>
 8000e80:	883b      	ldrh	r3, [r7, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d006      	beq.n	8000e94 <main+0x18c>
					robot_state = FORWARD;
 8000e86:	4b52      	ldr	r3, [pc, #328]	; (8000fd0 <main+0x2c8>)
 8000e88:	2203      	movs	r2, #3
 8000e8a:	701a      	strb	r2, [r3, #0]
					state_change_millis = currentMillis;
 8000e8c:	4a51      	ldr	r2, [pc, #324]	; (8000fd4 <main+0x2cc>)
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	6013      	str	r3, [r2, #0]
 8000e92:	e04e      	b.n	8000f32 <main+0x22a>
				} else if ((sensor_right == 0 || sensor_rightmost == 0)
 8000e94:	887b      	ldrh	r3, [r7, #2]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d002      	beq.n	8000ea0 <main+0x198>
 8000e9a:	883b      	ldrh	r3, [r7, #0]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d10f      	bne.n	8000ec0 <main+0x1b8>
						&& sensor_center && sensor_left && sensor_leftmost) {
 8000ea0:	88bb      	ldrh	r3, [r7, #4]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d00c      	beq.n	8000ec0 <main+0x1b8>
 8000ea6:	88fb      	ldrh	r3, [r7, #6]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d009      	beq.n	8000ec0 <main+0x1b8>
 8000eac:	893b      	ldrh	r3, [r7, #8]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d006      	beq.n	8000ec0 <main+0x1b8>
					robot_state = TURN_RIGHT;
 8000eb2:	4b47      	ldr	r3, [pc, #284]	; (8000fd0 <main+0x2c8>)
 8000eb4:	2205      	movs	r2, #5
 8000eb6:	701a      	strb	r2, [r3, #0]
					state_change_millis = currentMillis;
 8000eb8:	4a46      	ldr	r2, [pc, #280]	; (8000fd4 <main+0x2cc>)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	6013      	str	r3, [r2, #0]
 8000ebe:	e038      	b.n	8000f32 <main+0x22a>
				} else if ((sensor_left == 0 || sensor_leftmost == 0)
 8000ec0:	88fb      	ldrh	r3, [r7, #6]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d002      	beq.n	8000ecc <main+0x1c4>
 8000ec6:	893b      	ldrh	r3, [r7, #8]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d10f      	bne.n	8000eec <main+0x1e4>
						&& sensor_center && sensor_right && sensor_rightmost) {
 8000ecc:	88bb      	ldrh	r3, [r7, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00c      	beq.n	8000eec <main+0x1e4>
 8000ed2:	887b      	ldrh	r3, [r7, #2]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d009      	beq.n	8000eec <main+0x1e4>
 8000ed8:	883b      	ldrh	r3, [r7, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d006      	beq.n	8000eec <main+0x1e4>
					robot_state = TURN_LEFT;
 8000ede:	4b3c      	ldr	r3, [pc, #240]	; (8000fd0 <main+0x2c8>)
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	701a      	strb	r2, [r3, #0]
					state_change_millis = currentMillis;
 8000ee4:	4a3b      	ldr	r2, [pc, #236]	; (8000fd4 <main+0x2cc>)
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	6013      	str	r3, [r2, #0]
 8000eea:	e022      	b.n	8000f32 <main+0x22a>
				} else if (sensor_leftmost && sensor_left && sensor_center
 8000eec:	893b      	ldrh	r3, [r7, #8]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f000 80b6 	beq.w	8001060 <main+0x358>
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	f000 80b2 	beq.w	8001060 <main+0x358>
 8000efc:	88bb      	ldrh	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	f000 80ae 	beq.w	8001060 <main+0x358>
						&& sensor_right && sensor_rightmost) {
 8000f04:	887b      	ldrh	r3, [r7, #2]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	f000 80aa 	beq.w	8001060 <main+0x358>
 8000f0c:	883b      	ldrh	r3, [r7, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	f000 80a6 	beq.w	8001060 <main+0x358>
					state_change_millis = currentMillis;
 8000f14:	4a2f      	ldr	r2, [pc, #188]	; (8000fd4 <main+0x2cc>)
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	6013      	str	r3, [r2, #0]
					if (reverse_count < MAX_REVERSE_COUNT) {
 8000f1a:	4b2f      	ldr	r3, [pc, #188]	; (8000fd8 <main+0x2d0>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d103      	bne.n	8000f2a <main+0x222>
						robot_state = REVERSE;
 8000f22:	4b2b      	ldr	r3, [pc, #172]	; (8000fd0 <main+0x2c8>)
 8000f24:	2206      	movs	r2, #6
 8000f26:	701a      	strb	r2, [r3, #0]
				break;
 8000f28:	e09a      	b.n	8001060 <main+0x358>
						robot_state = ROTATE;
 8000f2a:	4b29      	ldr	r3, [pc, #164]	; (8000fd0 <main+0x2c8>)
 8000f2c:	2207      	movs	r2, #7
 8000f2e:	701a      	strb	r2, [r3, #0]
				break;
 8000f30:	e096      	b.n	8001060 <main+0x358>
 8000f32:	e095      	b.n	8001060 <main+0x358>

			case FORWARD:
				move_forward(my_pid_output);
 8000f34:	ed97 0b04 	vldr	d0, [r7, #16]
 8000f38:	f000 fe72 	bl	8001c20 <move_forward>
				current_direction = DIR_FORWARD;
 8000f3c:	4b27      	ldr	r3, [pc, #156]	; (8000fdc <main+0x2d4>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	701a      	strb	r2, [r3, #0]
				robot_state = MOVE;
 8000f42:	4b23      	ldr	r3, [pc, #140]	; (8000fd0 <main+0x2c8>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	701a      	strb	r2, [r3, #0]
				break;
 8000f48:	e08b      	b.n	8001062 <main+0x35a>

			case TURN_LEFT:
				turn_left(my_pid_output);
 8000f4a:	ed97 0b04 	vldr	d0, [r7, #16]
 8000f4e:	f000 feef 	bl	8001d30 <turn_left>
				current_direction = DIR_LEFT;
 8000f52:	4b22      	ldr	r3, [pc, #136]	; (8000fdc <main+0x2d4>)
 8000f54:	2202      	movs	r2, #2
 8000f56:	701a      	strb	r2, [r3, #0]
				robot_state = MOVE;
 8000f58:	4b1d      	ldr	r3, [pc, #116]	; (8000fd0 <main+0x2c8>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
				break;
 8000f5e:	e080      	b.n	8001062 <main+0x35a>

			case TURN_RIGHT:
				turn_right(my_pid_output);
 8000f60:	ed97 0b04 	vldr	d0, [r7, #16]
 8000f64:	f000 feb0 	bl	8001cc8 <turn_right>
				current_direction = DIR_RIGHT;
 8000f68:	4b1c      	ldr	r3, [pc, #112]	; (8000fdc <main+0x2d4>)
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	701a      	strb	r2, [r3, #0]
				robot_state = MOVE;
 8000f6e:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <main+0x2c8>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	701a      	strb	r2, [r3, #0]
				break;
 8000f74:	e075      	b.n	8001062 <main+0x35a>

			case STOP:
				if (filtered_distance > DANGER_DISTANCE
 8000f76:	4b13      	ldr	r3, [pc, #76]	; (8000fc4 <main+0x2bc>)
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	2b0a      	cmp	r3, #10
 8000f7c:	d915      	bls.n	8000faa <main+0x2a2>
						&& !(sensor_center && sensor_left && sensor_leftmost
 8000f7e:	88bb      	ldrh	r3, [r7, #4]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d00b      	beq.n	8000f9c <main+0x294>
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d008      	beq.n	8000f9c <main+0x294>
 8000f8a:	893b      	ldrh	r3, [r7, #8]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d005      	beq.n	8000f9c <main+0x294>
								&& sensor_right && sensor_rightmost)) {
 8000f90:	887b      	ldrh	r3, [r7, #2]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d002      	beq.n	8000f9c <main+0x294>
						&& !(sensor_center && sensor_left && sensor_leftmost
 8000f96:	883b      	ldrh	r3, [r7, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d106      	bne.n	8000faa <main+0x2a2>
					state_change_millis = currentMillis;
 8000f9c:	4a0d      	ldr	r2, [pc, #52]	; (8000fd4 <main+0x2cc>)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	6013      	str	r3, [r2, #0]
					robot_state = MOVE;
 8000fa2:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <main+0x2c8>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	701a      	strb	r2, [r3, #0]
				} else {
					stop();
					current_direction = DIR_STOP;
				}
				break;
 8000fa8:	e05b      	b.n	8001062 <main+0x35a>
					stop();
 8000faa:	f000 fe6f 	bl	8001c8c <stop>
					current_direction = DIR_STOP;
 8000fae:	4b0b      	ldr	r3, [pc, #44]	; (8000fdc <main+0x2d4>)
 8000fb0:	2204      	movs	r2, #4
 8000fb2:	701a      	strb	r2, [r3, #0]
				break;
 8000fb4:	e055      	b.n	8001062 <main+0x35a>
 8000fb6:	bf00      	nop
 8000fb8:	00000000 	.word	0x00000000
 8000fbc:	40240000 	.word	0x40240000
 8000fc0:	20000348 	.word	0x20000348
 8000fc4:	20000214 	.word	0x20000214
 8000fc8:	20000220 	.word	0x20000220
 8000fcc:	20000000 	.word	0x20000000
 8000fd0:	20000216 	.word	0x20000216
 8000fd4:	2000021c 	.word	0x2000021c
 8000fd8:	20000224 	.word	0x20000224
 8000fdc:	20000217 	.word	0x20000217

			case REVERSE:
				if (currentMillis - state_change_millis
 8000fe0:	4b3f      	ldr	r3, [pc, #252]	; (80010e0 <main+0x3d8>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	68fa      	ldr	r2, [r7, #12]
 8000fe6:	1ad2      	subs	r2, r2, r3
						>= move_backward_interval) {
 8000fe8:	4b3e      	ldr	r3, [pc, #248]	; (80010e4 <main+0x3dc>)
 8000fea:	681b      	ldr	r3, [r3, #0]
				if (currentMillis - state_change_millis
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d316      	bcc.n	800101e <main+0x316>
					state_change_millis = currentMillis;
 8000ff0:	4a3b      	ldr	r2, [pc, #236]	; (80010e0 <main+0x3d8>)
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	6013      	str	r3, [r2, #0]
					reverse_count++;
 8000ff6:	4b3c      	ldr	r3, [pc, #240]	; (80010e8 <main+0x3e0>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	b2da      	uxtb	r2, r3
 8000ffe:	4b3a      	ldr	r3, [pc, #232]	; (80010e8 <main+0x3e0>)
 8001000:	701a      	strb	r2, [r3, #0]
					turning_direction = (rand() % RANDOM_FACTOR);
 8001002:	f004 f8c5 	bl	8005190 <rand>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	bfb8      	it	lt
 8001010:	425b      	neglt	r3, r3
 8001012:	4a36      	ldr	r2, [pc, #216]	; (80010ec <main+0x3e4>)
 8001014:	6013      	str	r3, [r2, #0]
					robot_state = MOVE;
 8001016:	4b36      	ldr	r3, [pc, #216]	; (80010f0 <main+0x3e8>)
 8001018:	2201      	movs	r2, #1
 800101a:	701a      	strb	r2, [r3, #0]
				} else {
					move_backward(); // Move backward for the duration
					current_direction = DIR_REVERSE;
				}
				break;
 800101c:	e021      	b.n	8001062 <main+0x35a>
					move_backward(); // Move backward for the duration
 800101e:	f000 feb9 	bl	8001d94 <move_backward>
					current_direction = DIR_REVERSE;
 8001022:	4b34      	ldr	r3, [pc, #208]	; (80010f4 <main+0x3ec>)
 8001024:	2205      	movs	r2, #5
 8001026:	701a      	strb	r2, [r3, #0]
				break;
 8001028:	e01b      	b.n	8001062 <main+0x35a>

			case ROTATE:
				if (currentMillis - state_change_millis >= rotate_interval) {
 800102a:	4b2d      	ldr	r3, [pc, #180]	; (80010e0 <main+0x3d8>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	68fa      	ldr	r2, [r7, #12]
 8001030:	1ad2      	subs	r2, r2, r3
 8001032:	4b31      	ldr	r3, [pc, #196]	; (80010f8 <main+0x3f0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	429a      	cmp	r2, r3
 8001038:	d309      	bcc.n	800104e <main+0x346>
					state_change_millis = currentMillis;
 800103a:	4a29      	ldr	r2, [pc, #164]	; (80010e0 <main+0x3d8>)
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6013      	str	r3, [r2, #0]
					reverse_count = 0; // Reset reverse count after rotation
 8001040:	4b29      	ldr	r3, [pc, #164]	; (80010e8 <main+0x3e0>)
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
					robot_state = MOVE;
 8001046:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <main+0x3e8>)
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
				} else {
					rotating(turning_direction); // Rotate 180 degrees (implement this function to rotate)
					current_direction = DIR_ROTATE;
				}
				break;
 800104c:	e009      	b.n	8001062 <main+0x35a>
					rotating(turning_direction); // Rotate 180 degrees (implement this function to rotate)
 800104e:	4b27      	ldr	r3, [pc, #156]	; (80010ec <main+0x3e4>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4618      	mov	r0, r3
 8001054:	f000 febc 	bl	8001dd0 <rotating>
					current_direction = DIR_ROTATE;
 8001058:	4b26      	ldr	r3, [pc, #152]	; (80010f4 <main+0x3ec>)
 800105a:	2206      	movs	r2, #6
 800105c:	701a      	strb	r2, [r3, #0]
				break;
 800105e:	e000      	b.n	8001062 <main+0x35a>
				break;
 8001060:	bf00      	nop
			}
			if (current_direction != last_direction) {
 8001062:	4b24      	ldr	r3, [pc, #144]	; (80010f4 <main+0x3ec>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	b2da      	uxtb	r2, r3
 8001068:	4b24      	ldr	r3, [pc, #144]	; (80010fc <main+0x3f4>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	b2db      	uxtb	r3, r3
 800106e:	429a      	cmp	r2, r3
 8001070:	f43f ae6b 	beq.w	8000d4a <main+0x42>
				switch (current_direction) {
 8001074:	4b1f      	ldr	r3, [pc, #124]	; (80010f4 <main+0x3ec>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	b2db      	uxtb	r3, r3
 800107a:	3b01      	subs	r3, #1
 800107c:	2b05      	cmp	r3, #5
 800107e:	d827      	bhi.n	80010d0 <main+0x3c8>
 8001080:	a201      	add	r2, pc, #4	; (adr r2, 8001088 <main+0x380>)
 8001082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001086:	bf00      	nop
 8001088:	080010a1 	.word	0x080010a1
 800108c:	080010b1 	.word	0x080010b1
 8001090:	080010b9 	.word	0x080010b9
 8001094:	080010a9 	.word	0x080010a9
 8001098:	080010c1 	.word	0x080010c1
 800109c:	080010c9 	.word	0x080010c9
				case DIR_FORWARD:
					UART_send_direction_to_extern(0); // Send "forward"
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 fd49 	bl	8001b38 <UART_send_direction_to_extern>
					break;
 80010a6:	e014      	b.n	80010d2 <main+0x3ca>
				case DIR_STOP:
					UART_send_direction_to_extern(1); // Send "stop"
 80010a8:	2001      	movs	r0, #1
 80010aa:	f000 fd45 	bl	8001b38 <UART_send_direction_to_extern>
					break;
 80010ae:	e010      	b.n	80010d2 <main+0x3ca>
				case DIR_LEFT:
					UART_send_direction_to_extern(3); // Send "left"
 80010b0:	2003      	movs	r0, #3
 80010b2:	f000 fd41 	bl	8001b38 <UART_send_direction_to_extern>
					break;
 80010b6:	e00c      	b.n	80010d2 <main+0x3ca>
				case DIR_RIGHT:
					UART_send_direction_to_extern(4); // Send "right"
 80010b8:	2004      	movs	r0, #4
 80010ba:	f000 fd3d 	bl	8001b38 <UART_send_direction_to_extern>
					break;
 80010be:	e008      	b.n	80010d2 <main+0x3ca>
				case DIR_REVERSE:
					UART_send_direction_to_extern(2); // Send "reverse"
 80010c0:	2002      	movs	r0, #2
 80010c2:	f000 fd39 	bl	8001b38 <UART_send_direction_to_extern>
					break;
 80010c6:	e004      	b.n	80010d2 <main+0x3ca>
				case DIR_ROTATE:
					UART_send_direction_to_extern(5); // Send "rotate"
 80010c8:	2005      	movs	r0, #5
 80010ca:	f000 fd35 	bl	8001b38 <UART_send_direction_to_extern>
					break;
 80010ce:	e000      	b.n	80010d2 <main+0x3ca>
				default:
					break;
 80010d0:	bf00      	nop
				}
				last_direction = current_direction;
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <main+0x3ec>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	4b08      	ldr	r3, [pc, #32]	; (80010fc <main+0x3f4>)
 80010da:	701a      	strb	r2, [r3, #0]
	while (1) {
 80010dc:	e635      	b.n	8000d4a <main+0x42>
 80010de:	bf00      	nop
 80010e0:	2000021c 	.word	0x2000021c
 80010e4:	20000004 	.word	0x20000004
 80010e8:	20000224 	.word	0x20000224
 80010ec:	20000210 	.word	0x20000210
 80010f0:	20000216 	.word	0x20000216
 80010f4:	20000217 	.word	0x20000217
 80010f8:	20000008 	.word	0x20000008
 80010fc:	20000218 	.word	0x20000218

08001100 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b0a6      	sub	sp, #152	; 0x98
 8001104:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001106:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800110a:	2228      	movs	r2, #40	; 0x28
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f005 f817 	bl	8006142 <memset>
RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001114:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]
RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001124:	1d3b      	adds	r3, r7, #4
 8001126:	2258      	movs	r2, #88	; 0x58
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f005 f809 	bl	8006142 <memset>

/** Initializes the RCC Oscillators according to the specified parameters
 * in the RCC_OscInitTypeDef structure.
 */
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001130:	2302      	movs	r3, #2
 8001132:	673b      	str	r3, [r7, #112]	; 0x70
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001134:	2301      	movs	r3, #1
 8001136:	67fb      	str	r3, [r7, #124]	; 0x7c
RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001138:	2310      	movs	r3, #16
 800113a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800113e:	2302      	movs	r3, #2
 8001140:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001144:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001148:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800114c:	2300      	movs	r3, #0
 800114e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001152:	2300      	movs	r3, #0
 8001154:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001158:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800115c:	4618      	mov	r0, r3
 800115e:	f001 fb6d 	bl	800283c <HAL_RCC_OscConfig>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <SystemClock_Config+0x6c>
	Error_Handler();
 8001168:	f000 f9be 	bl	80014e8 <Error_Handler>
}

/** Initializes the CPU, AHB and APB buses clocks
 */
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800116c:	230f      	movs	r3, #15
 800116e:	65fb      	str	r3, [r7, #92]	; 0x5c
		| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001170:	2302      	movs	r3, #2
 8001172:	663b      	str	r3, [r7, #96]	; 0x60
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001174:	2300      	movs	r3, #0
 8001176:	667b      	str	r3, [r7, #100]	; 0x64
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001178:	2300      	movs	r3, #0
 800117a:	66bb      	str	r3, [r7, #104]	; 0x68
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800117c:	2300      	movs	r3, #0
 800117e:	66fb      	str	r3, [r7, #108]	; 0x6c

if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001180:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f002 fbac 	bl	80038e4 <HAL_RCC_ClockConfig>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <SystemClock_Config+0x96>
	Error_Handler();
 8001192:	f000 f9a9 	bl	80014e8 <Error_Handler>
}
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001196:	2302      	movs	r3, #2
 8001198:	607b      	str	r3, [r7, #4]
PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800119a:	2300      	movs	r3, #0
 800119c:	613b      	str	r3, [r7, #16]
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	4618      	mov	r0, r3
 80011a2:	f002 fdbf 	bl	8003d24 <HAL_RCCEx_PeriphCLKConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0xb0>
	Error_Handler();
 80011ac:	f000 f99c 	bl	80014e8 <Error_Handler>
}
}
 80011b0:	bf00      	nop
 80011b2:	3798      	adds	r7, #152	; 0x98
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
/* USER CODE END USART2_Init 0 */

/* USER CODE BEGIN USART2_Init 1 */

/* USER CODE END USART2_Init 1 */
huart2.Instance = USART2;
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011be:	4a15      	ldr	r2, [pc, #84]	; (8001214 <MX_USART2_UART_Init+0x5c>)
 80011c0:	601a      	str	r2, [r3, #0]
huart2.Init.BaudRate = 9600;
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011c4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011c8:	605a      	str	r2, [r3, #4]
huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ca:	4b11      	ldr	r3, [pc, #68]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
huart2.Init.StopBits = UART_STOPBITS_1;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
huart2.Init.Parity = UART_PARITY_NONE;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
huart2.Init.Mode = UART_MODE_TX_RX;
 80011dc:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011de:	220c      	movs	r2, #12
 80011e0:	615a      	str	r2, [r3, #20]
huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011e2:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e8:	4b09      	ldr	r3, [pc, #36]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ee:	4b08      	ldr	r3, [pc, #32]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	621a      	str	r2, [r3, #32]
huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011f4:	4b06      	ldr	r3, [pc, #24]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	625a      	str	r2, [r3, #36]	; 0x24
if (HAL_UART_Init(&huart2) != HAL_OK) {
 80011fa:	4805      	ldr	r0, [pc, #20]	; (8001210 <MX_USART2_UART_Init+0x58>)
 80011fc:	f002 ffb0 	bl	8004160 <HAL_UART_Init>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_USART2_UART_Init+0x52>
	Error_Handler();
 8001206:	f000 f96f 	bl	80014e8 <Error_Handler>
}
/* USER CODE BEGIN USART2_Init 2 */

/* USER CODE END USART2_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	200002c0 	.word	0x200002c0
 8001214:	40004400 	.word	0x40004400

08001218 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

/* GPIO Ports Clock Enable */
__HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <MX_GPIO_Init+0x2c>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	4a08      	ldr	r2, [pc, #32]	; (8001244 <MX_GPIO_Init+0x2c>)
 8001224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001228:	6153      	str	r3, [r2, #20]
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <MX_GPIO_Init+0x2c>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000

08001248 <measure_distance>:

/* USER CODE BEGIN 4 */
DistanceType measure_distance() {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
if (capture_done) {
 800124e:	4b25      	ldr	r3, [pc, #148]	; (80012e4 <measure_distance+0x9c>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	2b00      	cmp	r3, #0
 8001256:	d03e      	beq.n	80012d6 <measure_distance+0x8e>
	capture_done = 0;
 8001258:	4b22      	ldr	r3, [pc, #136]	; (80012e4 <measure_distance+0x9c>)
 800125a:	2200      	movs	r2, #0
 800125c:	701a      	strb	r2, [r3, #0]
	DistanceType distance = pulse_width / SCALING_FACTOR;
 800125e:	4b22      	ldr	r3, [pc, #136]	; (80012e8 <measure_distance+0xa0>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a22      	ldr	r2, [pc, #136]	; (80012ec <measure_distance+0xa4>)
 8001264:	fba2 2303 	umull	r2, r3, r2, r3
 8001268:	095b      	lsrs	r3, r3, #5
 800126a:	80fb      	strh	r3, [r7, #6]

	// make macros 200, default 11 value
	if (distance > MAX_DISTANCE) {
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	2bc8      	cmp	r3, #200	; 0xc8
 8001270:	d901      	bls.n	8001276 <measure_distance+0x2e>
		// Return a default value
		return DEFAULT_DISTANCE;
 8001272:	230b      	movs	r3, #11
 8001274:	e030      	b.n	80012d8 <measure_distance+0x90>
	}

	if (distance >= MIN_DISTANCE && distance <= MAX_DISTANCE) {
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	2bc8      	cmp	r3, #200	; 0xc8
 800127a:	d811      	bhi.n	80012a0 <measure_distance+0x58>
		totalDistance += distance;
 800127c:	88fb      	ldrh	r3, [r7, #6]
 800127e:	ee07 3a90 	vmov	s15, r3
 8001282:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001286:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <measure_distance+0xa8>)
 8001288:	edd3 7a00 	vldr	s15, [r3]
 800128c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <measure_distance+0xa8>)
 8001292:	edc3 7a00 	vstr	s15, [r3]
		count++;
 8001296:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <measure_distance+0xac>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	3301      	adds	r3, #1
 800129c:	4a15      	ldr	r2, [pc, #84]	; (80012f4 <measure_distance+0xac>)
 800129e:	6013      	str	r3, [r2, #0]

	}

	// implement better filtering mechanism
	if (count % 2 == 0) {
 80012a0:	4b14      	ldr	r3, [pc, #80]	; (80012f4 <measure_distance+0xac>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0301 	and.w	r3, r3, #1
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d114      	bne.n	80012d6 <measure_distance+0x8e>
		distance = totalDistance / 2;
 80012ac:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <measure_distance+0xa8>)
 80012ae:	ed93 7a00 	vldr	s14, [r3]
 80012b2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80012b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012be:	ee17 3a90 	vmov	r3, s15
 80012c2:	80fb      	strh	r3, [r7, #6]
		totalDistance = 0;
 80012c4:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <measure_distance+0xa8>)
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
		count = 0;
 80012cc:	4b09      	ldr	r3, [pc, #36]	; (80012f4 <measure_distance+0xac>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
		return distance;
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	e000      	b.n	80012d8 <measure_distance+0x90>

	}
}
// Return a default value if conditions are not met
return DEFAULT_DISTANCE;
 80012d6:	230b      	movs	r3, #11
}
 80012d8:	4618      	mov	r0, r3
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	20000204 	.word	0x20000204
 80012e8:	20000200 	.word	0x20000200
 80012ec:	8d3dcb09 	.word	0x8d3dcb09
 80012f0:	20000208 	.word	0x20000208
 80012f4:	2000020c 	.word	0x2000020c

080012f8 <my_pid>:

double my_pid(double obstacle_distance, double measured_distance) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08c      	sub	sp, #48	; 0x30
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	ed87 0b02 	vstr	d0, [r7, #8]
 8001302:	ed87 1b00 	vstr	d1, [r7]
static double integral_val = 0;
static double prev_error = 0;

// Calculate error as the difference between the obstacle distance and the measured distance
double error_val = measured_distance - obstacle_distance;
 8001306:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800130a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800130e:	f7fe ffc3 	bl	8000298 <__aeabi_dsub>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	e9c7 2308 	strd	r2, r3, [r7, #32]

if (error_val == 0 || error_val > obstacle_distance) {
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	f04f 0300 	mov.w	r3, #0
 8001322:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001326:	f7ff fbd7 	bl	8000ad8 <__aeabi_dcmpeq>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d108      	bne.n	8001342 <my_pid+0x4a>
 8001330:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001334:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001338:	f7ff fbf6 	bl	8000b28 <__aeabi_dcmpgt>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d006      	beq.n	8001350 <my_pid+0x58>
	integral_val = 0;
 8001342:	493f      	ldr	r1, [pc, #252]	; (8001440 <my_pid+0x148>)
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	f04f 0300 	mov.w	r3, #0
 800134c:	e9c1 2300 	strd	r2, r3, [r1]
}
// Proportional term
double proportional = error_val * kP;
 8001350:	a335      	add	r3, pc, #212	; (adr r3, 8001428 <my_pid+0x130>)
 8001352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001356:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800135a:	f7ff f955 	bl	8000608 <__aeabi_dmul>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	e9c7 2306 	strd	r2, r3, [r7, #24]

// Integral term
integral_val += error_val;
 8001366:	4b36      	ldr	r3, [pc, #216]	; (8001440 <my_pid+0x148>)
 8001368:	e9d3 0100 	ldrd	r0, r1, [r3]
 800136c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001370:	f7fe ff94 	bl	800029c <__adddf3>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	4931      	ldr	r1, [pc, #196]	; (8001440 <my_pid+0x148>)
 800137a:	e9c1 2300 	strd	r2, r3, [r1]
integral_val = integral_val * kI;
 800137e:	4b30      	ldr	r3, [pc, #192]	; (8001440 <my_pid+0x148>)
 8001380:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001384:	a32a      	add	r3, pc, #168	; (adr r3, 8001430 <my_pid+0x138>)
 8001386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138a:	f7ff f93d 	bl	8000608 <__aeabi_dmul>
 800138e:	4602      	mov	r2, r0
 8001390:	460b      	mov	r3, r1
 8001392:	492b      	ldr	r1, [pc, #172]	; (8001440 <my_pid+0x148>)
 8001394:	e9c1 2300 	strd	r2, r3, [r1]

// Derivative term
double derivative = error_val - prev_error;
 8001398:	4b2a      	ldr	r3, [pc, #168]	; (8001444 <my_pid+0x14c>)
 800139a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800139e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013a2:	f7fe ff79 	bl	8000298 <__aeabi_dsub>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	e9c7 2304 	strd	r2, r3, [r7, #16]
derivative = derivative * kD;
 80013ae:	a322      	add	r3, pc, #136	; (adr r3, 8001438 <my_pid+0x140>)
 80013b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013b8:	f7ff f926 	bl	8000608 <__aeabi_dmul>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	e9c7 2304 	strd	r2, r3, [r7, #16]

prev_error = error_val;
 80013c4:	491f      	ldr	r1, [pc, #124]	; (8001444 <my_pid+0x14c>)
 80013c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013ca:	e9c1 2300 	strd	r2, r3, [r1]

// Total PID output
double pid_output = proportional + derivative + integral_val;
 80013ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013d2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80013d6:	f7fe ff61 	bl	800029c <__adddf3>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	4610      	mov	r0, r2
 80013e0:	4619      	mov	r1, r3
 80013e2:	4b17      	ldr	r3, [pc, #92]	; (8001440 <my_pid+0x148>)
 80013e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e8:	f7fe ff58 	bl	800029c <__adddf3>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
//	UART_send_double(pid_output);
//UART_send_speed_to_extern(pid_output);

if (pid_output > MAX_OUTPUT_POWER) {
 80013f4:	f04f 0200 	mov.w	r2, #0
 80013f8:	4b13      	ldr	r3, [pc, #76]	; (8001448 <my_pid+0x150>)
 80013fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80013fe:	f7ff fb93 	bl	8000b28 <__aeabi_dcmpgt>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d004      	beq.n	8001412 <my_pid+0x11a>
	pid_output = MAX_OUTPUT_POWER;
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <my_pid+0x150>)
 800140e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
}

return pid_output;
 8001412:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001416:	ec43 2b17 	vmov	d7, r2, r3
}
 800141a:	eeb0 0a47 	vmov.f32	s0, s14
 800141e:	eef0 0a67 	vmov.f32	s1, s15
 8001422:	3730      	adds	r7, #48	; 0x30
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	2922f218 	.word	0x2922f218
 800142c:	3fc41092 	.word	0x3fc41092
 8001430:	d222e244 	.word	0xd222e244
 8001434:	3fe19481 	.word	0x3fe19481
 8001438:	71e90d6d 	.word	0x71e90d6d
 800143c:	3fb72800 	.word	0x3fb72800
 8001440:	20000228 	.word	0x20000228
 8001444:	20000230 	.word	0x20000230
 8001448:	40690000 	.word	0x40690000

0800144c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
if (TIM4->SR & TIM_SR_CC1IF) {
 8001452:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 8001454:	691b      	ldr	r3, [r3, #16]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d035      	beq.n	80014ca <TIM4_IRQHandler+0x7e>
	uint32_t captureValue = TIM4->CCR1;
 800145e:	4b1e      	ldr	r3, [pc, #120]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 8001460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001462:	607b      	str	r3, [r7, #4]
	if ((TIM4->CCER & TIM_CCER_CC1P) == 0) {
 8001464:	4b1c      	ldr	r3, [pc, #112]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	f003 0302 	and.w	r3, r3, #2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d109      	bne.n	8001484 <TIM4_IRQHandler+0x38>
		last_capture = captureValue;
 8001470:	4a1a      	ldr	r2, [pc, #104]	; (80014dc <TIM4_IRQHandler+0x90>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6013      	str	r3, [r2, #0]
		TIM4->CCER |= TIM_CCER_CC1P;
 8001476:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 8001478:	6a1b      	ldr	r3, [r3, #32]
 800147a:	4a17      	ldr	r2, [pc, #92]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	6213      	str	r3, [r2, #32]
 8001482:	e01c      	b.n	80014be <TIM4_IRQHandler+0x72>
	} else {
		if (captureValue < last_capture) {
 8001484:	4b15      	ldr	r3, [pc, #84]	; (80014dc <TIM4_IRQHandler+0x90>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d208      	bcs.n	80014a0 <TIM4_IRQHandler+0x54>
			pulse_width = (0xFFFF - last_capture) + captureValue + 1;
 800148e:	4b13      	ldr	r3, [pc, #76]	; (80014dc <TIM4_IRQHandler+0x90>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800149a:	4a11      	ldr	r2, [pc, #68]	; (80014e0 <TIM4_IRQHandler+0x94>)
 800149c:	6013      	str	r3, [r2, #0]
 800149e:	e005      	b.n	80014ac <TIM4_IRQHandler+0x60>
		} else {
			pulse_width = captureValue - last_capture;
 80014a0:	4b0e      	ldr	r3, [pc, #56]	; (80014dc <TIM4_IRQHandler+0x90>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	4a0d      	ldr	r2, [pc, #52]	; (80014e0 <TIM4_IRQHandler+0x94>)
 80014aa:	6013      	str	r3, [r2, #0]
		}
		capture_done = 1;
 80014ac:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <TIM4_IRQHandler+0x98>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]
		TIM4->CCER &= ~TIM_CCER_CC1P;
 80014b2:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	4a08      	ldr	r2, [pc, #32]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 80014b8:	f023 0302 	bic.w	r3, r3, #2
 80014bc:	6213      	str	r3, [r2, #32]
	}
	TIM4->SR &= ~TIM_SR_CC1IF;
 80014be:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	4a05      	ldr	r2, [pc, #20]	; (80014d8 <TIM4_IRQHandler+0x8c>)
 80014c4:	f023 0302 	bic.w	r3, r3, #2
 80014c8:	6113      	str	r3, [r2, #16]
}
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	40000800 	.word	0x40000800
 80014dc:	200001fc 	.word	0x200001fc
 80014e0:	20000200 	.word	0x20000200
 80014e4:	20000204 	.word	0x20000204

080014e8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
}
 80014ee:	bf00      	nop
/* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1) {
 80014f0:	e7fe      	b.n	80014f0 <Error_Handler+0x8>
	...

080014f4 <EnableGPIOA>:
 *      Author: farros ramzy
 */

#include "robot_gpio.h"

void EnableGPIOA() {
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
	//enable GPIOA in RCC register.
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80014f8:	4b05      	ldr	r3, [pc, #20]	; (8001510 <EnableGPIOA+0x1c>)
 80014fa:	695b      	ldr	r3, [r3, #20]
 80014fc:	4a04      	ldr	r2, [pc, #16]	; (8001510 <EnableGPIOA+0x1c>)
 80014fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001502:	6153      	str	r3, [r2, #20]
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000

08001514 <EnableGPIOB>:

void EnableGPIOB() {
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
	//enable GPIOB in RCC register.
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8001518:	4b05      	ldr	r3, [pc, #20]	; (8001530 <EnableGPIOB+0x1c>)
 800151a:	695b      	ldr	r3, [r3, #20]
 800151c:	4a04      	ldr	r2, [pc, #16]	; (8001530 <EnableGPIOB+0x1c>)
 800151e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001522:	6153      	str	r3, [r2, #20]
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40021000 	.word	0x40021000

08001534 <Servo_PWM_Config>:

void Servo_PWM_Config() {
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
	//resets the Servos' pin MODE. (PB0 & PB1)
	GPIOB->MODER &= ~(GPIO_MODER_MODER0 | GPIO_MODER_MODER1);
 8001538:	4b1a      	ldr	r3, [pc, #104]	; (80015a4 <Servo_PWM_Config+0x70>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a19      	ldr	r2, [pc, #100]	; (80015a4 <Servo_PWM_Config+0x70>)
 800153e:	f023 030f 	bic.w	r3, r3, #15
 8001542:	6013      	str	r3, [r2, #0]
	//resets the Servos' pin OTYPE to 0 as push-pull.
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT_0 | GPIO_OTYPER_OT_1);
 8001544:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <Servo_PWM_Config+0x70>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	4a16      	ldr	r2, [pc, #88]	; (80015a4 <Servo_PWM_Config+0x70>)
 800154a:	f023 0303 	bic.w	r3, r3, #3
 800154e:	6053      	str	r3, [r2, #4]
	//resets the Servos' pin SPEED.
	GPIOB->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR1);
 8001550:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <Servo_PWM_Config+0x70>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	4a13      	ldr	r2, [pc, #76]	; (80015a4 <Servo_PWM_Config+0x70>)
 8001556:	f023 030f 	bic.w	r3, r3, #15
 800155a:	6093      	str	r3, [r2, #8]

	//sets the Servos' pin MODE to 0b10 as an alternated output.
	GPIOB->MODER |= (GPIO_MODER_MODER0_1 | GPIO_MODER_MODER1_1);
 800155c:	4b11      	ldr	r3, [pc, #68]	; (80015a4 <Servo_PWM_Config+0x70>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a10      	ldr	r2, [pc, #64]	; (80015a4 <Servo_PWM_Config+0x70>)
 8001562:	f043 030a 	orr.w	r3, r3, #10
 8001566:	6013      	str	r3, [r2, #0]
	//sets the Servos' pin SPEED to medium.
	GPIOB->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR0_0 | GPIO_OSPEEDER_OSPEEDR1_0);
 8001568:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <Servo_PWM_Config+0x70>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	4a0d      	ldr	r2, [pc, #52]	; (80015a4 <Servo_PWM_Config+0x70>)
 800156e:	f043 0305 	orr.w	r3, r3, #5
 8001572:	6093      	str	r3, [r2, #8]
	//resets the Servos' PUPD register.
	GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR0 | GPIO_PUPDR_PUPDR1);
 8001574:	4b0b      	ldr	r3, [pc, #44]	; (80015a4 <Servo_PWM_Config+0x70>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <Servo_PWM_Config+0x70>)
 800157a:	f023 030f 	bic.w	r3, r3, #15
 800157e:	60d3      	str	r3, [r2, #12]

	//resets the high alternate function for pin PB0 & PB1.
	GPIOB->AFR[0] &= ~(GPIO_AFRL_AFRL0 | GPIO_AFRL_AFRL1);
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <Servo_PWM_Config+0x70>)
 8001582:	6a1b      	ldr	r3, [r3, #32]
 8001584:	4a07      	ldr	r2, [pc, #28]	; (80015a4 <Servo_PWM_Config+0x70>)
 8001586:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800158a:	6213      	str	r3, [r2, #32]
	/*activate alternate function 2 (AF2) to use timer 3 on channel 3 & 4 for PB0
	 & PB1 in AFRL0 & AFRL1.*/
	GPIOB->AFR[0] |= ((0b0010 << GPIO_AFRL_AFRL1_Pos)
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <Servo_PWM_Config+0x70>)
 800158e:	6a1b      	ldr	r3, [r3, #32]
 8001590:	4a04      	ldr	r2, [pc, #16]	; (80015a4 <Servo_PWM_Config+0x70>)
 8001592:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 8001596:	6213      	str	r3, [r2, #32]
			| (0b0010 << GPIO_AFRL_AFRL0_Pos));
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	48000400 	.word	0x48000400

080015a8 <Ultrasonic_Trigger_Config>:

void Ultrasonic_Trigger_Config() {
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
	//resets the Servos' pin MODE. (PB3)
	GPIOB->MODER &= ~GPIO_MODER_MODER3;
 80015ac:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a19      	ldr	r2, [pc, #100]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015b2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80015b6:	6013      	str	r3, [r2, #0]
	//resets the Servos' pin OTYPE to 0 as push-pull.
	GPIOB->OTYPER &= ~GPIO_OTYPER_OT_3;
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	4a16      	ldr	r2, [pc, #88]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015be:	f023 0308 	bic.w	r3, r3, #8
 80015c2:	6053      	str	r3, [r2, #4]
	//resets the Servos' pin SPEED.
	GPIOB->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR3;
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	4a13      	ldr	r2, [pc, #76]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015ca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80015ce:	6093      	str	r3, [r2, #8]

	//sets the Servos' pin MODE to 0b10 as an alternated output.
	GPIOB->MODER |= GPIO_MODER_MODER3_1;
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a10      	ldr	r2, [pc, #64]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015da:	6013      	str	r3, [r2, #0]
	//sets the Servos' pin SPEED to medium.
	GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR3_0;
 80015dc:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	4a0d      	ldr	r2, [pc, #52]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015e6:	6093      	str	r3, [r2, #8]
	//resets the Servos' PUPD register.
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPDR3;
 80015e8:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015ee:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80015f2:	60d3      	str	r3, [r2, #12]

	//resets the high alternate function for pin PB3.
	GPIOB->AFR[0] &= ~GPIO_AFRL_AFRL3;
 80015f4:	4b08      	ldr	r3, [pc, #32]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	4a07      	ldr	r2, [pc, #28]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 80015fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80015fe:	6213      	str	r3, [r2, #32]
	//activate alternate function 1 (AF1) to use timer 2 on channel 2 PB3
	GPIOB->AFR[0] |= 0b0001 << GPIO_AFRL_AFRL3_Pos;
 8001600:	4b05      	ldr	r3, [pc, #20]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 8001602:	6a1b      	ldr	r3, [r3, #32]
 8001604:	4a04      	ldr	r2, [pc, #16]	; (8001618 <Ultrasonic_Trigger_Config+0x70>)
 8001606:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800160a:	6213      	str	r3, [r2, #32]
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	48000400 	.word	0x48000400

0800161c <Ultrasonic_Echo_Config>:

void Ultrasonic_Echo_Config() {
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
	//resets the Servos' pin MODE. (PB6)
	GPIOB->MODER &= ~GPIO_MODER_MODER6;
 8001620:	4b1a      	ldr	r3, [pc, #104]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a19      	ldr	r2, [pc, #100]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 8001626:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800162a:	6013      	str	r3, [r2, #0]
	//resets the Servos' pin SPEED.
	GPIOB->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR6;
 800162c:	4b17      	ldr	r3, [pc, #92]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	4a16      	ldr	r2, [pc, #88]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 8001632:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001636:	6093      	str	r3, [r2, #8]
	//resets the Servos' PUPD register.
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPDR6;
 8001638:	4b14      	ldr	r3, [pc, #80]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	4a13      	ldr	r2, [pc, #76]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 800163e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001642:	60d3      	str	r3, [r2, #12]

	//sets the Servos' pin MODE to 0b10 as an alternated input.
	GPIOB->MODER |= GPIO_MODER_MODER6_1;
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a10      	ldr	r2, [pc, #64]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 800164a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800164e:	6013      	str	r3, [r2, #0]
	//sets the Servos' pin SPEED to medium.
	GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR6_0;
 8001650:	4b0e      	ldr	r3, [pc, #56]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	4a0d      	ldr	r2, [pc, #52]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 8001656:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800165a:	6093      	str	r3, [r2, #8]
	//set PUPD to pull-up.
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR6_0;
 800165c:	4b0b      	ldr	r3, [pc, #44]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	4a0a      	ldr	r2, [pc, #40]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 8001662:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001666:	60d3      	str	r3, [r2, #12]

	//resets the high alternate function for pin PB6.
	GPIOB->AFR[0] &= ~GPIO_AFRL_AFRL6;
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 800166a:	6a1b      	ldr	r3, [r3, #32]
 800166c:	4a07      	ldr	r2, [pc, #28]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 800166e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001672:	6213      	str	r3, [r2, #32]
	//activate alternate function 2 (AF2) to use timer 4 on channel 1 PB6
	GPIOB->AFR[0] |= 0b0010 << GPIO_AFRL_AFRL6_Pos;
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	4a04      	ldr	r2, [pc, #16]	; (800168c <Ultrasonic_Echo_Config+0x70>)
 800167a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800167e:	6213      	str	r3, [r2, #32]
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	48000400 	.word	0x48000400

08001690 <Infrared_Config>:

void Infrared_Config() {
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
	// Set PA0, PA1, PA2, PA3, and PA4 to input mode
	GPIOA->MODER &= ~(GPIO_MODER_MODER0 | GPIO_MODER_MODER1 | GPIO_MODER_MODER4
 8001694:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800169e:	f423 4373 	bic.w	r3, r3, #62208	; 0xf300
 80016a2:	f023 030f 	bic.w	r3, r3, #15
 80016a6:	6013      	str	r3, [r2, #0]
			| GPIO_MODER_MODER6 | GPIO_MODER_MODER7);

	GPIOA->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR1
 80016a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80016b2:	f423 4373 	bic.w	r3, r3, #62208	; 0xf300
 80016b6:	f023 030f 	bic.w	r3, r3, #15
 80016ba:	6093      	str	r3, [r2, #8]
			| GPIO_OSPEEDER_OSPEEDR4 | GPIO_OSPEEDER_OSPEEDR6
			| GPIO_OSPEEDER_OSPEEDR7);

	GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR0 | GPIO_PUPDR_PUPDR1 | GPIO_PUPDR_PUPDR4
 80016bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80016c0:	68db      	ldr	r3, [r3, #12]
 80016c2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80016c6:	f423 4373 	bic.w	r3, r3, #62208	; 0xf300
 80016ca:	f023 030f 	bic.w	r3, r3, #15
 80016ce:	60d3      	str	r3, [r2, #12]
			| GPIO_PUPDR_PUPDR6 | GPIO_PUPDR_PUPDR7);


	GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR0_0 | GPIO_OSPEEDER_OSPEEDR1_0
 80016d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80016da:	f443 43a2 	orr.w	r3, r3, #20736	; 0x5100
 80016de:	f043 0305 	orr.w	r3, r3, #5
 80016e2:	6093      	str	r3, [r2, #8]
			| GPIO_OSPEEDER_OSPEEDR4_0 | GPIO_OSPEEDER_OSPEEDR6_0
			| GPIO_OSPEEDER_OSPEEDR7_0);
	// Set PA0, PA1, PA2, PA3, and PA4 to pull-up
	GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR1_0
 80016e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80016ee:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	60d3      	str	r3, [r2, #12]
			| GPIO_PUPDR_PUPDR4_0);
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
	...

08001704 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	2b00      	cmp	r3, #0
 8001714:	db0b      	blt.n	800172e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	f003 021f 	and.w	r2, r3, #31
 800171c:	4907      	ldr	r1, [pc, #28]	; (800173c <__NVIC_EnableIRQ+0x38>)
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	095b      	lsrs	r3, r3, #5
 8001724:	2001      	movs	r0, #1
 8001726:	fa00 f202 	lsl.w	r2, r0, r2
 800172a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000e100 	.word	0xe000e100

08001740 <Timer2_Init>:
 *      Author: farros ramzy
 */

#include "robot_timers.h"

void Timer2_Init(void) {
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
	// Enable clock for TIM2
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001744:	4b28      	ldr	r3, [pc, #160]	; (80017e8 <Timer2_Init+0xa8>)
 8001746:	69db      	ldr	r3, [r3, #28]
 8001748:	4a27      	ldr	r2, [pc, #156]	; (80017e8 <Timer2_Init+0xa8>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	61d3      	str	r3, [r2, #28]

	// Prescaler to divide the clock to 1MHz (assuming a 16MHz clock)
	TIM2->PSC = 15;
 8001750:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001754:	220f      	movs	r2, #15
 8001756:	629a      	str	r2, [r3, #40]	; 0x28
	// Max auto-reload value to allow for maximum timer count
	TIM2->ARR = 0xFFFF;
 8001758:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800175c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001760:	62da      	str	r2, [r3, #44]	; 0x2c

	// Set the compare value for 10s pulse
	TIM2->CCR2 = 10;
 8001762:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001766:	220a      	movs	r2, #10
 8001768:	639a      	str	r2, [r3, #56]	; 0x38

	// Clear output compare mode bits for channel 2
	TIM2->CCMR1 &= ~TIM_CCMR1_OC2M;
 800176a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001774:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001778:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800177c:	6193      	str	r3, [r2, #24]
	// PWM mode 1
	TIM2->CCMR1 |= (0x6 << TIM_CCMR1_OC2M_Pos);
 800177e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001788:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 800178c:	6193      	str	r3, [r2, #24]

	// Enable preload for CCR2 to allow CCR2 to be loaded with a new value
	TIM2->CCMR1 |= TIM_CCMR1_OC2PE;
 800178e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001798:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800179c:	6193      	str	r3, [r2, #24]

	// Clear polarity bit to make output active high
	TIM2->CCER &= ~(TIM_CCER_CC2P);
 800179e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017a8:	f023 0320 	bic.w	r3, r3, #32
 80017ac:	6213      	str	r3, [r2, #32]
	// Enable output for CH2
	TIM2->CCER |= TIM_CCER_CC2E;
 80017ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017b2:	6a1b      	ldr	r3, [r3, #32]
 80017b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017b8:	f043 0310 	orr.w	r3, r3, #16
 80017bc:	6213      	str	r3, [r2, #32]

	// Generate an update event to load the prescaler and ARR values
	TIM2->EGR |= TIM_EGR_UG;
 80017be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017c2:	695b      	ldr	r3, [r3, #20]
 80017c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6153      	str	r3, [r2, #20]

	// Start the timer
	TIM2->CR1 |= TIM_CR1_CEN;
 80017ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6013      	str	r3, [r2, #0]
}
 80017de:	bf00      	nop
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	40021000 	.word	0x40021000

080017ec <Timer3_Init>:

/**
 * @brief setting up Timer 3 for both left & right Servos.
 *
 */
void Timer3_Init(void) {
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
	//Activate Timer 3 in APB register.
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 80017f0:	4b37      	ldr	r3, [pc, #220]	; (80018d0 <Timer3_Init+0xe4>)
 80017f2:	69db      	ldr	r3, [r3, #28]
 80017f4:	4a36      	ldr	r2, [pc, #216]	; (80018d0 <Timer3_Init+0xe4>)
 80017f6:	f043 0302 	orr.w	r3, r3, #2
 80017fa:	61d3      	str	r3, [r2, #28]

	//disable the timer.
	TIM3->CR1 &= ~TIM_CR1_CEN;
 80017fc:	4b35      	ldr	r3, [pc, #212]	; (80018d4 <Timer3_Init+0xe8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a34      	ldr	r2, [pc, #208]	; (80018d4 <Timer3_Init+0xe8>)
 8001802:	f023 0301 	bic.w	r3, r3, #1
 8001806:	6013      	str	r3, [r2, #0]

	//prescale the system using 16MHz frequency.
	TIM3->PSC = 16 - 1;
 8001808:	4b32      	ldr	r3, [pc, #200]	; (80018d4 <Timer3_Init+0xe8>)
 800180a:	220f      	movs	r2, #15
 800180c:	629a      	str	r2, [r3, #40]	; 0x28
	//set the PWM period in 20 ms.
	TIM3->ARR = 20000 - 1;
 800180e:	4b31      	ldr	r3, [pc, #196]	; (80018d4 <Timer3_Init+0xe8>)
 8001810:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001814:	62da      	str	r2, [r3, #44]	; 0x2c

	//reset counter of Timer 2 to 0.
	TIM3->CNT &= ~TIM_CNT_CNT;
 8001816:	4b2f      	ldr	r3, [pc, #188]	; (80018d4 <Timer3_Init+0xe8>)
 8001818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181a:	4b2e      	ldr	r3, [pc, #184]	; (80018d4 <Timer3_Init+0xe8>)
 800181c:	2200      	movs	r2, #0
 800181e:	625a      	str	r2, [r3, #36]	; 0x24

	//clean bits the channel 3 in timer 3 register.
	TIM3->CCMR2 &= ~TIM_CCMR2_CC3S;
 8001820:	4b2c      	ldr	r3, [pc, #176]	; (80018d4 <Timer3_Init+0xe8>)
 8001822:	69db      	ldr	r3, [r3, #28]
 8001824:	4a2b      	ldr	r2, [pc, #172]	; (80018d4 <Timer3_Init+0xe8>)
 8001826:	f023 0303 	bic.w	r3, r3, #3
 800182a:	61d3      	str	r3, [r2, #28]
	TIM3->CCMR2 &= ~TIM_CCMR2_OC3M;
 800182c:	4b29      	ldr	r3, [pc, #164]	; (80018d4 <Timer3_Init+0xe8>)
 800182e:	69db      	ldr	r3, [r3, #28]
 8001830:	4a28      	ldr	r2, [pc, #160]	; (80018d4 <Timer3_Init+0xe8>)
 8001832:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800183a:	61d3      	str	r3, [r2, #28]
	TIM3->CCMR2 &= ~TIM_CCMR2_OC3PE;
 800183c:	4b25      	ldr	r3, [pc, #148]	; (80018d4 <Timer3_Init+0xe8>)
 800183e:	69db      	ldr	r3, [r3, #28]
 8001840:	4a24      	ldr	r2, [pc, #144]	; (80018d4 <Timer3_Init+0xe8>)
 8001842:	f023 0308 	bic.w	r3, r3, #8
 8001846:	61d3      	str	r3, [r2, #28]

	//set enable the compare register of channel 3 in timer 3.
	TIM3->CCER |= TIM_CCER_CC3E;
 8001848:	4b22      	ldr	r3, [pc, #136]	; (80018d4 <Timer3_Init+0xe8>)
 800184a:	6a1b      	ldr	r3, [r3, #32]
 800184c:	4a21      	ldr	r2, [pc, #132]	; (80018d4 <Timer3_Init+0xe8>)
 800184e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001852:	6213      	str	r3, [r2, #32]
	//set the PWM in channel 3 of timer 3 as the output compare mode.
	TIM3->CCMR2 |= (TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2);
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <Timer3_Init+0xe8>)
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	4a1e      	ldr	r2, [pc, #120]	; (80018d4 <Timer3_Init+0xe8>)
 800185a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800185e:	61d3      	str	r3, [r2, #28]
	//enable the preload.
	TIM3->CCMR2 |= TIM_CCMR2_OC3PE;
 8001860:	4b1c      	ldr	r3, [pc, #112]	; (80018d4 <Timer3_Init+0xe8>)
 8001862:	69db      	ldr	r3, [r3, #28]
 8001864:	4a1b      	ldr	r2, [pc, #108]	; (80018d4 <Timer3_Init+0xe8>)
 8001866:	f043 0308 	orr.w	r3, r3, #8
 800186a:	61d3      	str	r3, [r2, #28]

	//clean bits the channel 4 in timer 3 register.
	TIM3->CCMR2 &= ~TIM_CCMR2_CC4S;
 800186c:	4b19      	ldr	r3, [pc, #100]	; (80018d4 <Timer3_Init+0xe8>)
 800186e:	69db      	ldr	r3, [r3, #28]
 8001870:	4a18      	ldr	r2, [pc, #96]	; (80018d4 <Timer3_Init+0xe8>)
 8001872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001876:	61d3      	str	r3, [r2, #28]
	TIM3->CCMR2 &= ~TIM_CCMR2_OC4M;
 8001878:	4b16      	ldr	r3, [pc, #88]	; (80018d4 <Timer3_Init+0xe8>)
 800187a:	69db      	ldr	r3, [r3, #28]
 800187c:	4a15      	ldr	r2, [pc, #84]	; (80018d4 <Timer3_Init+0xe8>)
 800187e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001882:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001886:	61d3      	str	r3, [r2, #28]
	TIM3->CCMR2 &= ~TIM_CCMR2_OC4PE;
 8001888:	4b12      	ldr	r3, [pc, #72]	; (80018d4 <Timer3_Init+0xe8>)
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	4a11      	ldr	r2, [pc, #68]	; (80018d4 <Timer3_Init+0xe8>)
 800188e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001892:	61d3      	str	r3, [r2, #28]

	//set enable the compare register of channel 3 in timer 3.
	TIM3->CCER |= TIM_CCER_CC4E;
 8001894:	4b0f      	ldr	r3, [pc, #60]	; (80018d4 <Timer3_Init+0xe8>)
 8001896:	6a1b      	ldr	r3, [r3, #32]
 8001898:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <Timer3_Init+0xe8>)
 800189a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800189e:	6213      	str	r3, [r2, #32]
	//set the PWM in channel 4 of timer 3 as the output compare mode.
	TIM3->CCMR2 |= (TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2);
 80018a0:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <Timer3_Init+0xe8>)
 80018a2:	69db      	ldr	r3, [r3, #28]
 80018a4:	4a0b      	ldr	r2, [pc, #44]	; (80018d4 <Timer3_Init+0xe8>)
 80018a6:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80018aa:	61d3      	str	r3, [r2, #28]
	//enable the preload.
	TIM3->CCMR2 |= TIM_CCMR2_OC4PE;
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <Timer3_Init+0xe8>)
 80018ae:	69db      	ldr	r3, [r3, #28]
 80018b0:	4a08      	ldr	r2, [pc, #32]	; (80018d4 <Timer3_Init+0xe8>)
 80018b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018b6:	61d3      	str	r3, [r2, #28]
	//enable the timer.
	TIM3->CR1 |= TIM_CR1_CEN;
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <Timer3_Init+0xe8>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a05      	ldr	r2, [pc, #20]	; (80018d4 <Timer3_Init+0xe8>)
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	6013      	str	r3, [r2, #0]
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	40021000 	.word	0x40021000
 80018d4:	40000400 	.word	0x40000400

080018d8 <Timer4_Init>:

void Timer4_Init(void) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
	// Enable clock for TIM4
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 80018dc:	4b17      	ldr	r3, [pc, #92]	; (800193c <Timer4_Init+0x64>)
 80018de:	69db      	ldr	r3, [r3, #28]
 80018e0:	4a16      	ldr	r2, [pc, #88]	; (800193c <Timer4_Init+0x64>)
 80018e2:	f043 0304 	orr.w	r3, r3, #4
 80018e6:	61d3      	str	r3, [r2, #28]

	// Prescaler
	TIM4->PSC = 15;
 80018e8:	4b15      	ldr	r3, [pc, #84]	; (8001940 <Timer4_Init+0x68>)
 80018ea:	220f      	movs	r2, #15
 80018ec:	629a      	str	r2, [r3, #40]	; 0x28
	// Max auto-reload value
	TIM4->ARR = 0xFFFF;
 80018ee:	4b14      	ldr	r3, [pc, #80]	; (8001940 <Timer4_Init+0x68>)
 80018f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018f4:	62da      	str	r2, [r3, #44]	; 0x2c

	// Set channel as input, IC1 is mapped on TI1
	TIM4->CCMR1 |= (1 << TIM_CCMR1_CC1S_Pos);
 80018f6:	4b12      	ldr	r3, [pc, #72]	; (8001940 <Timer4_Init+0x68>)
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	4a11      	ldr	r2, [pc, #68]	; (8001940 <Timer4_Init+0x68>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6193      	str	r3, [r2, #24]
	TIM4->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001902:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <Timer4_Init+0x68>)
 8001904:	6a1b      	ldr	r3, [r3, #32]
 8001906:	4a0e      	ldr	r2, [pc, #56]	; (8001940 <Timer4_Init+0x68>)
 8001908:	f023 030a 	bic.w	r3, r3, #10
 800190c:	6213      	str	r3, [r2, #32]
	// Enable the capture
	TIM4->CCER |= TIM_CCER_CC1E;
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <Timer4_Init+0x68>)
 8001910:	6a1b      	ldr	r3, [r3, #32]
 8001912:	4a0b      	ldr	r2, [pc, #44]	; (8001940 <Timer4_Init+0x68>)
 8001914:	f043 0301 	orr.w	r3, r3, #1
 8001918:	6213      	str	r3, [r2, #32]

	// Enable the TIM4 interrupt for capture on CH1
	TIM4->DIER |= TIM_DIER_CC1IE;
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <Timer4_Init+0x68>)
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	4a08      	ldr	r2, [pc, #32]	; (8001940 <Timer4_Init+0x68>)
 8001920:	f043 0302 	orr.w	r3, r3, #2
 8001924:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM4_IRQn);
 8001926:	201e      	movs	r0, #30
 8001928:	f7ff feec 	bl	8001704 <__NVIC_EnableIRQ>

	// Start TIM4
	TIM4->CR1 |= TIM_CR1_CEN;
 800192c:	4b04      	ldr	r3, [pc, #16]	; (8001940 <Timer4_Init+0x68>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a03      	ldr	r2, [pc, #12]	; (8001940 <Timer4_Init+0x68>)
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	6013      	str	r3, [r2, #0]
}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40021000 	.word	0x40021000
 8001940:	40000800 	.word	0x40000800

08001944 <configure_UART>:
#include "robot_uart.h"

UART_HandleTypeDef huart1;
UART_HandleTypeDef huart2;

void configure_UART(void) {
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	4b28      	ldr	r3, [pc, #160]	; (80019ec <configure_UART+0xa8>)
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	4a27      	ldr	r2, [pc, #156]	; (80019ec <configure_UART+0xa8>)
 8001950:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001954:	6153      	str	r3, [r2, #20]
 8001956:	4b25      	ldr	r3, [pc, #148]	; (80019ec <configure_UART+0xa8>)
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001962:	f107 030c 	add.w	r3, r7, #12
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
 8001970:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8001972:	230c      	movs	r3, #12
 8001974:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001976:	2302      	movs	r3, #2
 8001978:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197e:	2300      	movs	r3, #0
 8001980:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001982:	2307      	movs	r3, #7
 8001984:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	4619      	mov	r1, r3
 800198c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001990:	f000 fdca 	bl	8002528 <HAL_GPIO_Init>

	__HAL_RCC_USART2_CLK_ENABLE();
 8001994:	4b15      	ldr	r3, [pc, #84]	; (80019ec <configure_UART+0xa8>)
 8001996:	69db      	ldr	r3, [r3, #28]
 8001998:	4a14      	ldr	r2, [pc, #80]	; (80019ec <configure_UART+0xa8>)
 800199a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800199e:	61d3      	str	r3, [r2, #28]
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <configure_UART+0xa8>)
 80019a2:	69db      	ldr	r3, [r3, #28]
 80019a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	687b      	ldr	r3, [r7, #4]
	huart2.Instance = USART2;
 80019ac:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <configure_UART+0xac>)
 80019ae:	4a11      	ldr	r2, [pc, #68]	; (80019f4 <configure_UART+0xb0>)
 80019b0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 80019b2:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <configure_UART+0xac>)
 80019b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80019b8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019ba:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <configure_UART+0xac>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80019c0:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <configure_UART+0xac>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80019c6:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <configure_UART+0xac>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80019cc:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <configure_UART+0xac>)
 80019ce:	220c      	movs	r2, #12
 80019d0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d2:	4b07      	ldr	r3, [pc, #28]	; (80019f0 <configure_UART+0xac>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <configure_UART+0xac>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart2);
 80019de:	4804      	ldr	r0, [pc, #16]	; (80019f0 <configure_UART+0xac>)
 80019e0:	f002 fbbe 	bl	8004160 <HAL_UART_Init>
}
 80019e4:	bf00      	nop
 80019e6:	3720      	adds	r7, #32
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40021000 	.word	0x40021000
 80019f0:	200002c0 	.word	0x200002c0
 80019f4:	40004400 	.word	0x40004400

080019f8 <configure_extern_UART>:

void configure_extern_UART(void) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80019fe:	4b29      	ldr	r3, [pc, #164]	; (8001aa4 <configure_extern_UART+0xac>)
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	4a28      	ldr	r2, [pc, #160]	; (8001aa4 <configure_extern_UART+0xac>)
 8001a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a08:	6153      	str	r3, [r2, #20]
 8001a0a:	4b26      	ldr	r3, [pc, #152]	; (8001aa4 <configure_extern_UART+0xac>)
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]

	// Configure USART1 Tx (PA9) and Rx (PA10) pins
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	601a      	str	r2, [r3, #0]
 8001a1e:	605a      	str	r2, [r3, #4]
 8001a20:	609a      	str	r2, [r3, #8]
 8001a22:	60da      	str	r2, [r3, #12]
 8001a24:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 8001a26:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a2a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1; // Use AF7 for USART1
 8001a38:	2307      	movs	r3, #7
 8001a3a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3c:	f107 030c 	add.w	r3, r7, #12
 8001a40:	4619      	mov	r1, r3
 8001a42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a46:	f000 fd6f 	bl	8002528 <HAL_GPIO_Init>

	// Enable USART1 clock
	__HAL_RCC_USART1_CLK_ENABLE();
 8001a4a:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <configure_extern_UART+0xac>)
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	4a15      	ldr	r2, [pc, #84]	; (8001aa4 <configure_extern_UART+0xac>)
 8001a50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a54:	6193      	str	r3, [r2, #24]
 8001a56:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <configure_extern_UART+0xac>)
 8001a58:	699b      	ldr	r3, [r3, #24]
 8001a5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]

	// Configure USART1 settings
	huart1.Instance = USART1;
 8001a62:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a64:	4a11      	ldr	r2, [pc, #68]	; (8001aac <configure_extern_UART+0xb4>)
 8001a66:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8001a68:	4b0f      	ldr	r3, [pc, #60]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a6a:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a6e:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a70:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001a76:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001a7c:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001a82:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a84:	220c      	movs	r2, #12
 8001a86:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a88:	4b07      	ldr	r3, [pc, #28]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a8e:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	61da      	str	r2, [r3, #28]

	// Initialize USART1
	HAL_UART_Init(&huart1);
 8001a94:	4804      	ldr	r0, [pc, #16]	; (8001aa8 <configure_extern_UART+0xb0>)
 8001a96:	f002 fb63 	bl	8004160 <HAL_UART_Init>
}
 8001a9a:	bf00      	nop
 8001a9c:	3720      	adds	r7, #32
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	20000238 	.word	0x20000238
 8001aac:	40013800 	.word	0x40013800

08001ab0 <UART_send_distance_to_extern>:
	// Format double with 2 decimal places
	sprintf(buffer, "%.2lf\r\n", data);
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer), 1000);
}

void UART_send_distance_to_extern(DistanceType distance_val) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b088      	sub	sp, #32
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	80fb      	strh	r3, [r7, #6]
	// Increased buffer size for double
	char buffer[20];
	// Format double with 2 decimal places
	sprintf(buffer, "#Distance:%d;\r\n", distance_val);
 8001aba:	88fa      	ldrh	r2, [r7, #6]
 8001abc:	f107 030c 	add.w	r3, r7, #12
 8001ac0:	490a      	ldr	r1, [pc, #40]	; (8001aec <UART_send_distance_to_extern+0x3c>)
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f004 fada 	bl	800607c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8001ac8:	f107 030c 	add.w	r3, r7, #12
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fbd7 	bl	8000280 <strlen>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	f107 010c 	add.w	r1, r7, #12
 8001ada:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ade:	4804      	ldr	r0, [pc, #16]	; (8001af0 <UART_send_distance_to_extern+0x40>)
 8001ae0:	f002 fb8c 	bl	80041fc <HAL_UART_Transmit>
}
 8001ae4:	bf00      	nop
 8001ae6:	3720      	adds	r7, #32
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	080099e0 	.word	0x080099e0
 8001af0:	20000238 	.word	0x20000238

08001af4 <UART_send_speed_to_extern>:

void UART_send_speed_to_extern(double speed_val) {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b088      	sub	sp, #32
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	ed87 0b00 	vstr	d0, [r7]
	// Increased buffer size for double
	char buffer[20];
	// Format double with 2 decimal places
	sprintf(buffer, "#Speed:%.2lf;\r\n", speed_val);
 8001afe:	f107 000c 	add.w	r0, r7, #12
 8001b02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b06:	490a      	ldr	r1, [pc, #40]	; (8001b30 <UART_send_speed_to_extern+0x3c>)
 8001b08:	f004 fab8 	bl	800607c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8001b0c:	f107 030c 	add.w	r3, r7, #12
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7fe fbb5 	bl	8000280 <strlen>
 8001b16:	4603      	mov	r3, r0
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	f107 010c 	add.w	r1, r7, #12
 8001b1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b22:	4804      	ldr	r0, [pc, #16]	; (8001b34 <UART_send_speed_to_extern+0x40>)
 8001b24:	f002 fb6a 	bl	80041fc <HAL_UART_Transmit>
}
 8001b28:	bf00      	nop
 8001b2a:	3720      	adds	r7, #32
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	080099f0 	.word	0x080099f0
 8001b34:	20000238 	.word	0x20000238

08001b38 <UART_send_direction_to_extern>:

void UART_send_direction_to_extern(int state) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
	char buffer[20];
	// Format double with 2 decimal places
	switch (state) {
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b05      	cmp	r3, #5
 8001b44:	d838      	bhi.n	8001bb8 <UART_send_direction_to_extern+0x80>
 8001b46:	a201      	add	r2, pc, #4	; (adr r2, 8001b4c <UART_send_direction_to_extern+0x14>)
 8001b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b4c:	08001b65 	.word	0x08001b65
 8001b50:	08001b73 	.word	0x08001b73
 8001b54:	08001b81 	.word	0x08001b81
 8001b58:	08001b8f 	.word	0x08001b8f
 8001b5c:	08001b9d 	.word	0x08001b9d
 8001b60:	08001bab 	.word	0x08001bab
		case 0:
			sprintf(buffer, "#Forward;\r\n");
 8001b64:	f107 030c 	add.w	r3, r7, #12
 8001b68:	4924      	ldr	r1, [pc, #144]	; (8001bfc <UART_send_direction_to_extern+0xc4>)
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f004 fa86 	bl	800607c <siprintf>
			break;
 8001b70:	e023      	b.n	8001bba <UART_send_direction_to_extern+0x82>
		case 1:
			sprintf(buffer, "#Stop;\r\n");
 8001b72:	f107 030c 	add.w	r3, r7, #12
 8001b76:	4922      	ldr	r1, [pc, #136]	; (8001c00 <UART_send_direction_to_extern+0xc8>)
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f004 fa7f 	bl	800607c <siprintf>
			break;
 8001b7e:	e01c      	b.n	8001bba <UART_send_direction_to_extern+0x82>
		case 2:
			sprintf(buffer, "#Reverse;\r\n");
 8001b80:	f107 030c 	add.w	r3, r7, #12
 8001b84:	491f      	ldr	r1, [pc, #124]	; (8001c04 <UART_send_direction_to_extern+0xcc>)
 8001b86:	4618      	mov	r0, r3
 8001b88:	f004 fa78 	bl	800607c <siprintf>
			break;
 8001b8c:	e015      	b.n	8001bba <UART_send_direction_to_extern+0x82>
		case 3:
			sprintf(buffer, "#Left;\r\n");
 8001b8e:	f107 030c 	add.w	r3, r7, #12
 8001b92:	491d      	ldr	r1, [pc, #116]	; (8001c08 <UART_send_direction_to_extern+0xd0>)
 8001b94:	4618      	mov	r0, r3
 8001b96:	f004 fa71 	bl	800607c <siprintf>
			break;
 8001b9a:	e00e      	b.n	8001bba <UART_send_direction_to_extern+0x82>
		case 4:
			sprintf(buffer, "#Right;\r\n");
 8001b9c:	f107 030c 	add.w	r3, r7, #12
 8001ba0:	491a      	ldr	r1, [pc, #104]	; (8001c0c <UART_send_direction_to_extern+0xd4>)
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f004 fa6a 	bl	800607c <siprintf>
			break;
 8001ba8:	e007      	b.n	8001bba <UART_send_direction_to_extern+0x82>
		case 5:
			sprintf(buffer, "#Rotating;\r\n");
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	4918      	ldr	r1, [pc, #96]	; (8001c10 <UART_send_direction_to_extern+0xd8>)
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f004 fa63 	bl	800607c <siprintf>
			break;
 8001bb6:	e000      	b.n	8001bba <UART_send_direction_to_extern+0x82>

		default:
			break;
 8001bb8:	bf00      	nop
	}
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 1000);
 8001bba:	f107 030c 	add.w	r3, r7, #12
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fb5e 	bl	8000280 <strlen>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	f107 010c 	add.w	r1, r7, #12
 8001bcc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bd0:	4810      	ldr	r0, [pc, #64]	; (8001c14 <UART_send_direction_to_extern+0xdc>)
 8001bd2:	f002 fb13 	bl	80041fc <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*) buffer, strlen(buffer), 1000);
 8001bd6:	f107 030c 	add.w	r3, r7, #12
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fb50 	bl	8000280 <strlen>
 8001be0:	4603      	mov	r3, r0
 8001be2:	b29a      	uxth	r2, r3
 8001be4:	f107 010c 	add.w	r1, r7, #12
 8001be8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bec:	480a      	ldr	r0, [pc, #40]	; (8001c18 <UART_send_direction_to_extern+0xe0>)
 8001bee:	f002 fb05 	bl	80041fc <HAL_UART_Transmit>
}
 8001bf2:	bf00      	nop
 8001bf4:	3720      	adds	r7, #32
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	08009a00 	.word	0x08009a00
 8001c00:	08009a0c 	.word	0x08009a0c
 8001c04:	08009a18 	.word	0x08009a18
 8001c08:	08009a24 	.word	0x08009a24
 8001c0c:	08009a30 	.word	0x08009a30
 8001c10:	08009a3c 	.word	0x08009a3c
 8001c14:	20000238 	.word	0x20000238
 8001c18:	200002c0 	.word	0x200002c0
 8001c1c:	00000000 	.word	0x00000000

08001c20 <move_forward>:
 *      Author: farros ramzy
 */

#include "servo_controller.h"

void move_forward(double pid_power) {
 8001c20:	b590      	push	{r4, r7, lr}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	ed87 0b00 	vstr	d0, [r7]
	TIM3->CCR3 = ANTI_CLOCKWISE + pid_power; //left wheel
 8001c2a:	a316      	add	r3, pc, #88	; (adr r3, 8001c84 <move_forward+0x64>)
 8001c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c34:	f7fe fb32 	bl	800029c <__adddf3>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4c10      	ldr	r4, [pc, #64]	; (8001c80 <move_forward+0x60>)
 8001c3e:	4610      	mov	r0, r2
 8001c40:	4619      	mov	r1, r3
 8001c42:	f7fe ffb9 	bl	8000bb8 <__aeabi_d2uiz>
 8001c46:	4603      	mov	r3, r0
 8001c48:	63e3      	str	r3, [r4, #60]	; 0x3c
	TIM3->CCR4 = CLOCKWISE - pid_power; //right wheel
 8001c4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c4e:	a10a      	add	r1, pc, #40	; (adr r1, 8001c78 <move_forward+0x58>)
 8001c50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c54:	f7fe fb20 	bl	8000298 <__aeabi_dsub>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	4c08      	ldr	r4, [pc, #32]	; (8001c80 <move_forward+0x60>)
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4619      	mov	r1, r3
 8001c62:	f7fe ffa9 	bl	8000bb8 <__aeabi_d2uiz>
 8001c66:	4603      	mov	r3, r0
 8001c68:	6423      	str	r3, [r4, #64]	; 0x40
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd90      	pop	{r4, r7, pc}
 8001c72:	bf00      	nop
 8001c74:	f3af 8000 	nop.w
 8001c78:	00000000 	.word	0x00000000
 8001c7c:	40967000 	.word	0x40967000
 8001c80:	40000400 	.word	0x40000400
 8001c84:	00000000 	.word	0x00000000
 8001c88:	40987400 	.word	0x40987400

08001c8c <stop>:

void stop(void) {
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
	uint16_t stop_counter = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	80fb      	strh	r3, [r7, #6]
	while (stop_counter < MAX_STOP_COUNTER) {
 8001c96:	e00a      	b.n	8001cae <stop+0x22>
		TIM3->CCR3 = STOP_SERVO;
 8001c98:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <stop+0x38>)
 8001c9a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001c9e:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM3->CCR4 = STOP_SERVO;
 8001ca0:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <stop+0x38>)
 8001ca2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001ca6:	641a      	str	r2, [r3, #64]	; 0x40
		stop_counter++;
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	3301      	adds	r3, #1
 8001cac:	80fb      	strh	r3, [r7, #6]
	while (stop_counter < MAX_STOP_COUNTER) {
 8001cae:	88fb      	ldrh	r3, [r7, #6]
 8001cb0:	2bf9      	cmp	r3, #249	; 0xf9
 8001cb2:	d9f1      	bls.n	8001c98 <stop+0xc>
	}
}
 8001cb4:	bf00      	nop
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	40000400 	.word	0x40000400

08001cc8 <turn_right>:

void turn_right(double pid_power) {
 8001cc8:	b590      	push	{r4, r7, lr}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	ed87 0b00 	vstr	d0, [r7]
//	uint16_t turning_counter = 0;
//	while (turning_counter < MAX_TURNING_COUNTER) {
		TIM3->CCR3 = ANTI_CLOCKWISE + pid_power;
 8001cd2:	a313      	add	r3, pc, #76	; (adr r3, 8001d20 <turn_right+0x58>)
 8001cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001cdc:	f7fe fade 	bl	800029c <__adddf3>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4c10      	ldr	r4, [pc, #64]	; (8001d28 <turn_right+0x60>)
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f7fe ff65 	bl	8000bb8 <__aeabi_d2uiz>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	63e3      	str	r3, [r4, #60]	; 0x3c
		TIM3->CCR4 = ANTI_CLOCKWISE + pid_power;
 8001cf2:	a30b      	add	r3, pc, #44	; (adr r3, 8001d20 <turn_right+0x58>)
 8001cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001cfc:	f7fe face 	bl	800029c <__adddf3>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4c08      	ldr	r4, [pc, #32]	; (8001d28 <turn_right+0x60>)
 8001d06:	4610      	mov	r0, r2
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f7fe ff55 	bl	8000bb8 <__aeabi_d2uiz>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	6423      	str	r3, [r4, #64]	; 0x40
//		turning_counter++;
//	}
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd90      	pop	{r4, r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	f3af 8000 	nop.w
 8001d20:	00000000 	.word	0x00000000
 8001d24:	40987400 	.word	0x40987400
 8001d28:	40000400 	.word	0x40000400
 8001d2c:	00000000 	.word	0x00000000

08001d30 <turn_left>:

void turn_left(double pid_power) {
 8001d30:	b590      	push	{r4, r7, lr}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	ed87 0b00 	vstr	d0, [r7]
//	uint16_t turning_counter = 0;
//	while (turning_counter < MAX_TURNING_COUNTER) {
		TIM3->CCR3 = CLOCKWISE - pid_power;
 8001d3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d3e:	a112      	add	r1, pc, #72	; (adr r1, 8001d88 <turn_left+0x58>)
 8001d40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d44:	f7fe faa8 	bl	8000298 <__aeabi_dsub>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4c10      	ldr	r4, [pc, #64]	; (8001d90 <turn_left+0x60>)
 8001d4e:	4610      	mov	r0, r2
 8001d50:	4619      	mov	r1, r3
 8001d52:	f7fe ff31 	bl	8000bb8 <__aeabi_d2uiz>
 8001d56:	4603      	mov	r3, r0
 8001d58:	63e3      	str	r3, [r4, #60]	; 0x3c
		TIM3->CCR4 = CLOCKWISE - pid_power;
 8001d5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d5e:	a10a      	add	r1, pc, #40	; (adr r1, 8001d88 <turn_left+0x58>)
 8001d60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d64:	f7fe fa98 	bl	8000298 <__aeabi_dsub>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	4c08      	ldr	r4, [pc, #32]	; (8001d90 <turn_left+0x60>)
 8001d6e:	4610      	mov	r0, r2
 8001d70:	4619      	mov	r1, r3
 8001d72:	f7fe ff21 	bl	8000bb8 <__aeabi_d2uiz>
 8001d76:	4603      	mov	r3, r0
 8001d78:	6423      	str	r3, [r4, #64]	; 0x40
//		turning_counter++;
//	}
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd90      	pop	{r4, r7, pc}
 8001d82:	bf00      	nop
 8001d84:	f3af 8000 	nop.w
 8001d88:	00000000 	.word	0x00000000
 8001d8c:	40967000 	.word	0x40967000
 8001d90:	40000400 	.word	0x40000400

08001d94 <move_backward>:

void move_backward(void) {
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
	uint16_t reverse_counter = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	80fb      	strh	r3, [r7, #6]
	while (reverse_counter < MAX_MOVE_BACK_COUNTER) {
 8001d9e:	e00a      	b.n	8001db6 <move_backward+0x22>
		TIM3->CCR3 = CLOCKWISE; //left wheel
 8001da0:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <move_backward+0x38>)
 8001da2:	f240 529c 	movw	r2, #1436	; 0x59c
 8001da6:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM3->CCR4 = ANTI_CLOCKWISE; //right wheel
 8001da8:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <move_backward+0x38>)
 8001daa:	f240 621d 	movw	r2, #1565	; 0x61d
 8001dae:	641a      	str	r2, [r3, #64]	; 0x40
		reverse_counter++;
 8001db0:	88fb      	ldrh	r3, [r7, #6]
 8001db2:	3301      	adds	r3, #1
 8001db4:	80fb      	strh	r3, [r7, #6]
	while (reverse_counter < MAX_MOVE_BACK_COUNTER) {
 8001db6:	88fb      	ldrh	r3, [r7, #6]
 8001db8:	2b31      	cmp	r3, #49	; 0x31
 8001dba:	d9f1      	bls.n	8001da0 <move_backward+0xc>
	}
}
 8001dbc:	bf00      	nop
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	40000400 	.word	0x40000400

08001dd0 <rotating>:

void rotating(int direction){
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	if (direction == 0) {
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d108      	bne.n	8001df0 <rotating+0x20>
		TIM3->CCR3 = ANTI_CLOCKWISE; //left wheel
 8001dde:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <rotating+0x3c>)
 8001de0:	f240 621d 	movw	r2, #1565	; 0x61d
 8001de4:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM3->CCR4 = ANTI_CLOCKWISE; //right wheel
 8001de6:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <rotating+0x3c>)
 8001de8:	f240 621d 	movw	r2, #1565	; 0x61d
 8001dec:	641a      	str	r2, [r3, #64]	; 0x40
	} else {
		TIM3->CCR3 = CLOCKWISE; //left wheel
		TIM3->CCR4 = CLOCKWISE; //right wheel
	}
}
 8001dee:	e007      	b.n	8001e00 <rotating+0x30>
		TIM3->CCR3 = CLOCKWISE; //left wheel
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <rotating+0x3c>)
 8001df2:	f240 529c 	movw	r2, #1436	; 0x59c
 8001df6:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM3->CCR4 = CLOCKWISE; //right wheel
 8001df8:	4b04      	ldr	r3, [pc, #16]	; (8001e0c <rotating+0x3c>)
 8001dfa:	f240 529c 	movw	r2, #1436	; 0x59c
 8001dfe:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	40000400 	.word	0x40000400

08001e10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e16:	4b0f      	ldr	r3, [pc, #60]	; (8001e54 <HAL_MspInit+0x44>)
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	4a0e      	ldr	r2, [pc, #56]	; (8001e54 <HAL_MspInit+0x44>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6193      	str	r3, [r2, #24]
 8001e22:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <HAL_MspInit+0x44>)
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	607b      	str	r3, [r7, #4]
 8001e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e2e:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <HAL_MspInit+0x44>)
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	4a08      	ldr	r2, [pc, #32]	; (8001e54 <HAL_MspInit+0x44>)
 8001e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e38:	61d3      	str	r3, [r2, #28]
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_MspInit+0x44>)
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e42:	603b      	str	r3, [r7, #0]
 8001e44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000

08001e58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b08a      	sub	sp, #40	; 0x28
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
 8001e6e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a1b      	ldr	r2, [pc, #108]	; (8001ee4 <HAL_UART_MspInit+0x8c>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d130      	bne.n	8001edc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ee8 <HAL_UART_MspInit+0x90>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	4a1a      	ldr	r2, [pc, #104]	; (8001ee8 <HAL_UART_MspInit+0x90>)
 8001e80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e84:	61d3      	str	r3, [r2, #28]
 8001e86:	4b18      	ldr	r3, [pc, #96]	; (8001ee8 <HAL_UART_MspInit+0x90>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e92:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <HAL_UART_MspInit+0x90>)
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	4a14      	ldr	r2, [pc, #80]	; (8001ee8 <HAL_UART_MspInit+0x90>)
 8001e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e9c:	6153      	str	r3, [r2, #20]
 8001e9e:	4b12      	ldr	r3, [pc, #72]	; (8001ee8 <HAL_UART_MspInit+0x90>)
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001eaa:	230c      	movs	r3, #12
 8001eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001eba:	2307      	movs	r3, #7
 8001ebc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ebe:	f107 0314 	add.w	r3, r7, #20
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ec8:	f000 fb2e 	bl	8002528 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ecc:	2200      	movs	r2, #0
 8001ece:	2100      	movs	r1, #0
 8001ed0:	2026      	movs	r0, #38	; 0x26
 8001ed2:	f000 fa76 	bl	80023c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ed6:	2026      	movs	r0, #38	; 0x26
 8001ed8:	f000 fa8f 	bl	80023fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001edc:	bf00      	nop
 8001ede:	3728      	adds	r7, #40	; 0x28
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40004400 	.word	0x40004400
 8001ee8:	40021000 	.word	0x40021000

08001eec <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001ef0:	e7fe      	b.n	8001ef0 <NMI_Handler+0x4>

08001ef2 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8001ef2:	b480      	push	{r7}
 8001ef4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8001ef6:	e7fe      	b.n	8001ef6 <HardFault_Handler+0x4>

08001ef8 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8001efc:	e7fe      	b.n	8001efc <MemManage_Handler+0x4>

08001efe <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 8001f02:	e7fe      	b.n	8001f02 <BusFault_Handler+0x4>

08001f04 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8001f08:	e7fe      	b.n	8001f08 <UsageFault_Handler+0x4>

08001f0a <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8001f26:	b480      	push	{r7}
 8001f28:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8001f2a:	bf00      	nop
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <SysTick_Handler>:
}

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */
	millis++;
 8001f38:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <SysTick_Handler+0x18>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	4a03      	ldr	r2, [pc, #12]	; (8001f4c <SysTick_Handler+0x18>)
 8001f40:	6013      	str	r3, [r2, #0]
	/* USER CODE END SysTick_IRQn 0 */
//	HAL_IncTick();
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	20000348 	.word	0x20000348

08001f50 <USART2_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
 */
void USART2_IRQHandler(void) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8001f54:	4802      	ldr	r0, [pc, #8]	; (8001f60 <USART2_IRQHandler+0x10>)
 8001f56:	f002 f9db 	bl	8004310 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	200002c0 	.word	0x200002c0

08001f64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return 1;
 8001f68:	2301      	movs	r3, #1
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <_kill>:

int _kill(int pid, int sig)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f7e:	f004 f933 	bl	80061e8 <__errno>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2216      	movs	r2, #22
 8001f86:	601a      	str	r2, [r3, #0]
  return -1;
 8001f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <_exit>:

void _exit (int status)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff ffe7 	bl	8001f74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fa6:	e7fe      	b.n	8001fa6 <_exit+0x12>

08001fa8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	e00a      	b.n	8001fd0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fba:	f3af 8000 	nop.w
 8001fbe:	4601      	mov	r1, r0
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	60ba      	str	r2, [r7, #8]
 8001fc6:	b2ca      	uxtb	r2, r1
 8001fc8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	697a      	ldr	r2, [r7, #20]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	dbf0      	blt.n	8001fba <_read+0x12>
  }

  return len;
 8001fd8:	687b      	ldr	r3, [r7, #4]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b086      	sub	sp, #24
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	60f8      	str	r0, [r7, #12]
 8001fea:	60b9      	str	r1, [r7, #8]
 8001fec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	e009      	b.n	8002008 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	1c5a      	adds	r2, r3, #1
 8001ff8:	60ba      	str	r2, [r7, #8]
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	3301      	adds	r3, #1
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	697a      	ldr	r2, [r7, #20]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	429a      	cmp	r2, r3
 800200e:	dbf1      	blt.n	8001ff4 <_write+0x12>
  }
  return len;
 8002010:	687b      	ldr	r3, [r7, #4]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3718      	adds	r7, #24
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}

0800201a <_close>:

int _close(int file)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002022:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002026:	4618      	mov	r0, r3
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
 800203a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002042:	605a      	str	r2, [r3, #4]
  return 0;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <_isatty>:

int _isatty(int file)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800205a:	2301      	movs	r3, #1
}
 800205c:	4618      	mov	r0, r3
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	60f8      	str	r0, [r7, #12]
 8002070:	60b9      	str	r1, [r7, #8]
 8002072:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3714      	adds	r7, #20
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
	...

08002084 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800208c:	4a14      	ldr	r2, [pc, #80]	; (80020e0 <_sbrk+0x5c>)
 800208e:	4b15      	ldr	r3, [pc, #84]	; (80020e4 <_sbrk+0x60>)
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002098:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <_sbrk+0x64>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d102      	bne.n	80020a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020a0:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <_sbrk+0x64>)
 80020a2:	4a12      	ldr	r2, [pc, #72]	; (80020ec <_sbrk+0x68>)
 80020a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020a6:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <_sbrk+0x64>)
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d207      	bcs.n	80020c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020b4:	f004 f898 	bl	80061e8 <__errno>
 80020b8:	4603      	mov	r3, r0
 80020ba:	220c      	movs	r2, #12
 80020bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020be:	f04f 33ff 	mov.w	r3, #4294967295
 80020c2:	e009      	b.n	80020d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020c4:	4b08      	ldr	r3, [pc, #32]	; (80020e8 <_sbrk+0x64>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ca:	4b07      	ldr	r3, [pc, #28]	; (80020e8 <_sbrk+0x64>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	4a05      	ldr	r2, [pc, #20]	; (80020e8 <_sbrk+0x64>)
 80020d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020d6:	68fb      	ldr	r3, [r7, #12]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20010000 	.word	0x20010000
 80020e4:	00000400 	.word	0x00000400
 80020e8:	2000034c 	.word	0x2000034c
 80020ec:	200004a0 	.word	0x200004a0

080020f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020f4:	4b06      	ldr	r3, [pc, #24]	; (8002110 <SystemInit+0x20>)
 80020f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020fa:	4a05      	ldr	r2, [pc, #20]	; (8002110 <SystemInit+0x20>)
 80020fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002100:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002114:	f8df d034 	ldr.w	sp, [pc, #52]	; 800214c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002118:	f7ff ffea 	bl	80020f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800211c:	480c      	ldr	r0, [pc, #48]	; (8002150 <LoopForever+0x6>)
  ldr r1, =_edata
 800211e:	490d      	ldr	r1, [pc, #52]	; (8002154 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002120:	4a0d      	ldr	r2, [pc, #52]	; (8002158 <LoopForever+0xe>)
  movs r3, #0
 8002122:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002124:	e002      	b.n	800212c <LoopCopyDataInit>

08002126 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002126:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002128:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800212a:	3304      	adds	r3, #4

0800212c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800212c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800212e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002130:	d3f9      	bcc.n	8002126 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002132:	4a0a      	ldr	r2, [pc, #40]	; (800215c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002134:	4c0a      	ldr	r4, [pc, #40]	; (8002160 <LoopForever+0x16>)
  movs r3, #0
 8002136:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002138:	e001      	b.n	800213e <LoopFillZerobss>

0800213a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800213a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800213c:	3204      	adds	r2, #4

0800213e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800213e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002140:	d3fb      	bcc.n	800213a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002142:	f004 f857 	bl	80061f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002146:	f7fe fddf 	bl	8000d08 <main>

0800214a <LoopForever>:

LoopForever:
    b LoopForever
 800214a:	e7fe      	b.n	800214a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800214c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002150:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002154:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002158:	08009f0c 	.word	0x08009f0c
  ldr r2, =_sbss
 800215c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002160:	200004a0 	.word	0x200004a0

08002164 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002164:	e7fe      	b.n	8002164 <ADC1_2_IRQHandler>
	...

08002168 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800216c:	4b08      	ldr	r3, [pc, #32]	; (8002190 <HAL_Init+0x28>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a07      	ldr	r2, [pc, #28]	; (8002190 <HAL_Init+0x28>)
 8002172:	f043 0310 	orr.w	r3, r3, #16
 8002176:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002178:	2003      	movs	r0, #3
 800217a:	f000 f917 	bl	80023ac <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800217e:	200f      	movs	r0, #15
 8002180:	f000 f808 	bl	8002194 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002184:	f7ff fe44 	bl	8001e10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40022000 	.word	0x40022000

08002194 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800219c:	4b12      	ldr	r3, [pc, #72]	; (80021e8 <HAL_InitTick+0x54>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4b12      	ldr	r3, [pc, #72]	; (80021ec <HAL_InitTick+0x58>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	4619      	mov	r1, r3
 80021a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80021ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f92f 	bl	8002416 <HAL_SYSTICK_Config>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e00e      	b.n	80021e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b0f      	cmp	r3, #15
 80021c6:	d80a      	bhi.n	80021de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021c8:	2200      	movs	r2, #0
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	f04f 30ff 	mov.w	r0, #4294967295
 80021d0:	f000 f8f7 	bl	80023c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021d4:	4a06      	ldr	r2, [pc, #24]	; (80021f0 <HAL_InitTick+0x5c>)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	e000      	b.n	80021e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	2000000c 	.word	0x2000000c
 80021ec:	20000014 	.word	0x20000014
 80021f0:	20000010 	.word	0x20000010

080021f4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  return uwTick;  
 80021f8:	4b03      	ldr	r3, [pc, #12]	; (8002208 <HAL_GetTick+0x14>)
 80021fa:	681b      	ldr	r3, [r3, #0]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	20000350 	.word	0x20000350

0800220c <__NVIC_SetPriorityGrouping>:
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <__NVIC_SetPriorityGrouping+0x44>)
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002222:	68ba      	ldr	r2, [r7, #8]
 8002224:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002228:	4013      	ands	r3, r2
 800222a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002234:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800223c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800223e:	4a04      	ldr	r2, [pc, #16]	; (8002250 <__NVIC_SetPriorityGrouping+0x44>)
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	60d3      	str	r3, [r2, #12]
}
 8002244:	bf00      	nop
 8002246:	3714      	adds	r7, #20
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	e000ed00 	.word	0xe000ed00

08002254 <__NVIC_GetPriorityGrouping>:
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002258:	4b04      	ldr	r3, [pc, #16]	; (800226c <__NVIC_GetPriorityGrouping+0x18>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	0a1b      	lsrs	r3, r3, #8
 800225e:	f003 0307 	and.w	r3, r3, #7
}
 8002262:	4618      	mov	r0, r3
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	e000ed00 	.word	0xe000ed00

08002270 <__NVIC_EnableIRQ>:
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800227a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227e:	2b00      	cmp	r3, #0
 8002280:	db0b      	blt.n	800229a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	f003 021f 	and.w	r2, r3, #31
 8002288:	4907      	ldr	r1, [pc, #28]	; (80022a8 <__NVIC_EnableIRQ+0x38>)
 800228a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228e:	095b      	lsrs	r3, r3, #5
 8002290:	2001      	movs	r0, #1
 8002292:	fa00 f202 	lsl.w	r2, r0, r2
 8002296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	e000e100 	.word	0xe000e100

080022ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	6039      	str	r1, [r7, #0]
 80022b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	db0a      	blt.n	80022d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	b2da      	uxtb	r2, r3
 80022c4:	490c      	ldr	r1, [pc, #48]	; (80022f8 <__NVIC_SetPriority+0x4c>)
 80022c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ca:	0112      	lsls	r2, r2, #4
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	440b      	add	r3, r1
 80022d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d4:	e00a      	b.n	80022ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4908      	ldr	r1, [pc, #32]	; (80022fc <__NVIC_SetPriority+0x50>)
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	3b04      	subs	r3, #4
 80022e4:	0112      	lsls	r2, r2, #4
 80022e6:	b2d2      	uxtb	r2, r2
 80022e8:	440b      	add	r3, r1
 80022ea:	761a      	strb	r2, [r3, #24]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	e000e100 	.word	0xe000e100
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002300:	b480      	push	{r7}
 8002302:	b089      	sub	sp, #36	; 0x24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	f1c3 0307 	rsb	r3, r3, #7
 800231a:	2b04      	cmp	r3, #4
 800231c:	bf28      	it	cs
 800231e:	2304      	movcs	r3, #4
 8002320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	3304      	adds	r3, #4
 8002326:	2b06      	cmp	r3, #6
 8002328:	d902      	bls.n	8002330 <NVIC_EncodePriority+0x30>
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	3b03      	subs	r3, #3
 800232e:	e000      	b.n	8002332 <NVIC_EncodePriority+0x32>
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002334:	f04f 32ff 	mov.w	r2, #4294967295
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43da      	mvns	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	401a      	ands	r2, r3
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002348:	f04f 31ff 	mov.w	r1, #4294967295
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	fa01 f303 	lsl.w	r3, r1, r3
 8002352:	43d9      	mvns	r1, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002358:	4313      	orrs	r3, r2
         );
}
 800235a:	4618      	mov	r0, r3
 800235c:	3724      	adds	r7, #36	; 0x24
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3b01      	subs	r3, #1
 8002374:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002378:	d301      	bcc.n	800237e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800237a:	2301      	movs	r3, #1
 800237c:	e00f      	b.n	800239e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800237e:	4a0a      	ldr	r2, [pc, #40]	; (80023a8 <SysTick_Config+0x40>)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3b01      	subs	r3, #1
 8002384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002386:	210f      	movs	r1, #15
 8002388:	f04f 30ff 	mov.w	r0, #4294967295
 800238c:	f7ff ff8e 	bl	80022ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002390:	4b05      	ldr	r3, [pc, #20]	; (80023a8 <SysTick_Config+0x40>)
 8002392:	2200      	movs	r2, #0
 8002394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002396:	4b04      	ldr	r3, [pc, #16]	; (80023a8 <SysTick_Config+0x40>)
 8002398:	2207      	movs	r2, #7
 800239a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	e000e010 	.word	0xe000e010

080023ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff ff29 	bl	800220c <__NVIC_SetPriorityGrouping>
}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b086      	sub	sp, #24
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	4603      	mov	r3, r0
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
 80023ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023d4:	f7ff ff3e 	bl	8002254 <__NVIC_GetPriorityGrouping>
 80023d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	68b9      	ldr	r1, [r7, #8]
 80023de:	6978      	ldr	r0, [r7, #20]
 80023e0:	f7ff ff8e 	bl	8002300 <NVIC_EncodePriority>
 80023e4:	4602      	mov	r2, r0
 80023e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ea:	4611      	mov	r1, r2
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff ff5d 	bl	80022ac <__NVIC_SetPriority>
}
 80023f2:	bf00      	nop
 80023f4:	3718      	adds	r7, #24
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b082      	sub	sp, #8
 80023fe:	af00      	add	r7, sp, #0
 8002400:	4603      	mov	r3, r0
 8002402:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff ff31 	bl	8002270 <__NVIC_EnableIRQ>
}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff ffa2 	bl	8002368 <SysTick_Config>
 8002424:	4603      	mov	r3, r0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e02e      	b.n	800249e <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002446:	2b02      	cmp	r3, #2
 8002448:	d008      	beq.n	800245c <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2204      	movs	r2, #4
 800244e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e020      	b.n	800249e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 020e 	bic.w	r2, r2, #14
 800246a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0201 	bic.w	r2, r2, #1
 800247a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002484:	2101      	movs	r1, #1
 8002486:	fa01 f202 	lsl.w	r2, r1, r2
 800248a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b084      	sub	sp, #16
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d005      	beq.n	80024cc <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2204      	movs	r2, #4
 80024c4:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	73fb      	strb	r3, [r7, #15]
 80024ca:	e027      	b.n	800251c <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f022 020e 	bic.w	r2, r2, #14
 80024da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 0201 	bic.w	r2, r2, #1
 80024ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f4:	2101      	movs	r1, #1
 80024f6:	fa01 f202 	lsl.w	r2, r1, r2
 80024fa:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	4798      	blx	r3
    }
  }
  return status;
 800251c:	7bfb      	ldrb	r3, [r7, #15]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002528:	b480      	push	{r7}
 800252a:	b087      	sub	sp, #28
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002536:	e160      	b.n	80027fa <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	2101      	movs	r1, #1
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	fa01 f303 	lsl.w	r3, r1, r3
 8002544:	4013      	ands	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2b00      	cmp	r3, #0
 800254c:	f000 8152 	beq.w	80027f4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 0303 	and.w	r3, r3, #3
 8002558:	2b01      	cmp	r3, #1
 800255a:	d005      	beq.n	8002568 <HAL_GPIO_Init+0x40>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f003 0303 	and.w	r3, r3, #3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d130      	bne.n	80025ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	2203      	movs	r2, #3
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	68da      	ldr	r2, [r3, #12]
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	4313      	orrs	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	693a      	ldr	r2, [r7, #16]
 8002596:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800259e:	2201      	movs	r2, #1
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	43db      	mvns	r3, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	091b      	lsrs	r3, r3, #4
 80025b4:	f003 0201 	and.w	r2, r3, #1
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f003 0303 	and.w	r3, r3, #3
 80025d2:	2b03      	cmp	r3, #3
 80025d4:	d017      	beq.n	8002606 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	2203      	movs	r2, #3
 80025e2:	fa02 f303 	lsl.w	r3, r2, r3
 80025e6:	43db      	mvns	r3, r3
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	4013      	ands	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f003 0303 	and.w	r3, r3, #3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d123      	bne.n	800265a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	08da      	lsrs	r2, r3, #3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	3208      	adds	r2, #8
 800261a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800261e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	220f      	movs	r2, #15
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43db      	mvns	r3, r3
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	4013      	ands	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	691a      	ldr	r2, [r3, #16]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f003 0307 	and.w	r3, r3, #7
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	4313      	orrs	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	08da      	lsrs	r2, r3, #3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3208      	adds	r2, #8
 8002654:	6939      	ldr	r1, [r7, #16]
 8002656:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	2203      	movs	r2, #3
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43db      	mvns	r3, r3
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4013      	ands	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f003 0203 	and.w	r2, r3, #3
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	4313      	orrs	r3, r2
 8002686:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002696:	2b00      	cmp	r3, #0
 8002698:	f000 80ac 	beq.w	80027f4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269c:	4b5e      	ldr	r3, [pc, #376]	; (8002818 <HAL_GPIO_Init+0x2f0>)
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	4a5d      	ldr	r2, [pc, #372]	; (8002818 <HAL_GPIO_Init+0x2f0>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6193      	str	r3, [r2, #24]
 80026a8:	4b5b      	ldr	r3, [pc, #364]	; (8002818 <HAL_GPIO_Init+0x2f0>)
 80026aa:	699b      	ldr	r3, [r3, #24]
 80026ac:	f003 0301 	and.w	r3, r3, #1
 80026b0:	60bb      	str	r3, [r7, #8]
 80026b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80026b4:	4a59      	ldr	r2, [pc, #356]	; (800281c <HAL_GPIO_Init+0x2f4>)
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	089b      	lsrs	r3, r3, #2
 80026ba:	3302      	adds	r3, #2
 80026bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	f003 0303 	and.w	r3, r3, #3
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	220f      	movs	r2, #15
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43db      	mvns	r3, r3
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	4013      	ands	r3, r2
 80026d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026de:	d025      	beq.n	800272c <HAL_GPIO_Init+0x204>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a4f      	ldr	r2, [pc, #316]	; (8002820 <HAL_GPIO_Init+0x2f8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d01f      	beq.n	8002728 <HAL_GPIO_Init+0x200>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a4e      	ldr	r2, [pc, #312]	; (8002824 <HAL_GPIO_Init+0x2fc>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d019      	beq.n	8002724 <HAL_GPIO_Init+0x1fc>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4a4d      	ldr	r2, [pc, #308]	; (8002828 <HAL_GPIO_Init+0x300>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d013      	beq.n	8002720 <HAL_GPIO_Init+0x1f8>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a4c      	ldr	r2, [pc, #304]	; (800282c <HAL_GPIO_Init+0x304>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d00d      	beq.n	800271c <HAL_GPIO_Init+0x1f4>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a4b      	ldr	r2, [pc, #300]	; (8002830 <HAL_GPIO_Init+0x308>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d007      	beq.n	8002718 <HAL_GPIO_Init+0x1f0>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a4a      	ldr	r2, [pc, #296]	; (8002834 <HAL_GPIO_Init+0x30c>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d101      	bne.n	8002714 <HAL_GPIO_Init+0x1ec>
 8002710:	2306      	movs	r3, #6
 8002712:	e00c      	b.n	800272e <HAL_GPIO_Init+0x206>
 8002714:	2307      	movs	r3, #7
 8002716:	e00a      	b.n	800272e <HAL_GPIO_Init+0x206>
 8002718:	2305      	movs	r3, #5
 800271a:	e008      	b.n	800272e <HAL_GPIO_Init+0x206>
 800271c:	2304      	movs	r3, #4
 800271e:	e006      	b.n	800272e <HAL_GPIO_Init+0x206>
 8002720:	2303      	movs	r3, #3
 8002722:	e004      	b.n	800272e <HAL_GPIO_Init+0x206>
 8002724:	2302      	movs	r3, #2
 8002726:	e002      	b.n	800272e <HAL_GPIO_Init+0x206>
 8002728:	2301      	movs	r3, #1
 800272a:	e000      	b.n	800272e <HAL_GPIO_Init+0x206>
 800272c:	2300      	movs	r3, #0
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	f002 0203 	and.w	r2, r2, #3
 8002734:	0092      	lsls	r2, r2, #2
 8002736:	4093      	lsls	r3, r2
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	4313      	orrs	r3, r2
 800273c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800273e:	4937      	ldr	r1, [pc, #220]	; (800281c <HAL_GPIO_Init+0x2f4>)
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	089b      	lsrs	r3, r3, #2
 8002744:	3302      	adds	r3, #2
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800274c:	4b3a      	ldr	r3, [pc, #232]	; (8002838 <HAL_GPIO_Init+0x310>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	43db      	mvns	r3, r3
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	4013      	ands	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4313      	orrs	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002770:	4a31      	ldr	r2, [pc, #196]	; (8002838 <HAL_GPIO_Init+0x310>)
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002776:	4b30      	ldr	r3, [pc, #192]	; (8002838 <HAL_GPIO_Init+0x310>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	43db      	mvns	r3, r3
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	4013      	ands	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4313      	orrs	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800279a:	4a27      	ldr	r2, [pc, #156]	; (8002838 <HAL_GPIO_Init+0x310>)
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027a0:	4b25      	ldr	r3, [pc, #148]	; (8002838 <HAL_GPIO_Init+0x310>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	43db      	mvns	r3, r3
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	4013      	ands	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80027c4:	4a1c      	ldr	r2, [pc, #112]	; (8002838 <HAL_GPIO_Init+0x310>)
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027ca:	4b1b      	ldr	r3, [pc, #108]	; (8002838 <HAL_GPIO_Init+0x310>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	43db      	mvns	r3, r3
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	4013      	ands	r3, r2
 80027d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d003      	beq.n	80027ee <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80027ee:	4a12      	ldr	r2, [pc, #72]	; (8002838 <HAL_GPIO_Init+0x310>)
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	3301      	adds	r3, #1
 80027f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	fa22 f303 	lsr.w	r3, r2, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	f47f ae97 	bne.w	8002538 <HAL_GPIO_Init+0x10>
  }
}
 800280a:	bf00      	nop
 800280c:	bf00      	nop
 800280e:	371c      	adds	r7, #28
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	40021000 	.word	0x40021000
 800281c:	40010000 	.word	0x40010000
 8002820:	48000400 	.word	0x48000400
 8002824:	48000800 	.word	0x48000800
 8002828:	48000c00 	.word	0x48000c00
 800282c:	48001000 	.word	0x48001000
 8002830:	48001400 	.word	0x48001400
 8002834:	48001800 	.word	0x48001800
 8002838:	40010400 	.word	0x40010400

0800283c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002842:	af00      	add	r7, sp, #0
 8002844:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002848:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800284c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800284e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002852:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d102      	bne.n	8002862 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	f001 b83a 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002862:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002866:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 816f 	beq.w	8002b56 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002878:	4bb5      	ldr	r3, [pc, #724]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f003 030c 	and.w	r3, r3, #12
 8002880:	2b04      	cmp	r3, #4
 8002882:	d00c      	beq.n	800289e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002884:	4bb2      	ldr	r3, [pc, #712]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f003 030c 	and.w	r3, r3, #12
 800288c:	2b08      	cmp	r3, #8
 800288e:	d15c      	bne.n	800294a <HAL_RCC_OscConfig+0x10e>
 8002890:	4baf      	ldr	r3, [pc, #700]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002898:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800289c:	d155      	bne.n	800294a <HAL_RCC_OscConfig+0x10e>
 800289e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028a2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80028aa:	fa93 f3a3 	rbit	r3, r3
 80028ae:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028b2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b6:	fab3 f383 	clz	r3, r3
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	095b      	lsrs	r3, r3, #5
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	f043 0301 	orr.w	r3, r3, #1
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d102      	bne.n	80028d0 <HAL_RCC_OscConfig+0x94>
 80028ca:	4ba1      	ldr	r3, [pc, #644]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	e015      	b.n	80028fc <HAL_RCC_OscConfig+0xc0>
 80028d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028d4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d8:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80028dc:	fa93 f3a3 	rbit	r3, r3
 80028e0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80028e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028e8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80028ec:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80028f0:	fa93 f3a3 	rbit	r3, r3
 80028f4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80028f8:	4b95      	ldr	r3, [pc, #596]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80028fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002900:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002904:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002908:	fa92 f2a2 	rbit	r2, r2
 800290c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002910:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002914:	fab2 f282 	clz	r2, r2
 8002918:	b2d2      	uxtb	r2, r2
 800291a:	f042 0220 	orr.w	r2, r2, #32
 800291e:	b2d2      	uxtb	r2, r2
 8002920:	f002 021f 	and.w	r2, r2, #31
 8002924:	2101      	movs	r1, #1
 8002926:	fa01 f202 	lsl.w	r2, r1, r2
 800292a:	4013      	ands	r3, r2
 800292c:	2b00      	cmp	r3, #0
 800292e:	f000 8111 	beq.w	8002b54 <HAL_RCC_OscConfig+0x318>
 8002932:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002936:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	f040 8108 	bne.w	8002b54 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	f000 bfc6 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800294a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800294e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800295a:	d106      	bne.n	800296a <HAL_RCC_OscConfig+0x12e>
 800295c:	4b7c      	ldr	r3, [pc, #496]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a7b      	ldr	r2, [pc, #492]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002962:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002966:	6013      	str	r3, [r2, #0]
 8002968:	e036      	b.n	80029d8 <HAL_RCC_OscConfig+0x19c>
 800296a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800296e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10c      	bne.n	8002994 <HAL_RCC_OscConfig+0x158>
 800297a:	4b75      	ldr	r3, [pc, #468]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a74      	ldr	r2, [pc, #464]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002980:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002984:	6013      	str	r3, [r2, #0]
 8002986:	4b72      	ldr	r3, [pc, #456]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a71      	ldr	r2, [pc, #452]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 800298c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002990:	6013      	str	r3, [r2, #0]
 8002992:	e021      	b.n	80029d8 <HAL_RCC_OscConfig+0x19c>
 8002994:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002998:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029a4:	d10c      	bne.n	80029c0 <HAL_RCC_OscConfig+0x184>
 80029a6:	4b6a      	ldr	r3, [pc, #424]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a69      	ldr	r2, [pc, #420]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80029ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	4b67      	ldr	r3, [pc, #412]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a66      	ldr	r2, [pc, #408]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80029b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	e00b      	b.n	80029d8 <HAL_RCC_OscConfig+0x19c>
 80029c0:	4b63      	ldr	r3, [pc, #396]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a62      	ldr	r2, [pc, #392]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80029c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029ca:	6013      	str	r3, [r2, #0]
 80029cc:	4b60      	ldr	r3, [pc, #384]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a5f      	ldr	r2, [pc, #380]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 80029d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029d6:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029dc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d059      	beq.n	8002a9c <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e8:	f7ff fc04 	bl	80021f4 <HAL_GetTick>
 80029ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f0:	e00a      	b.n	8002a08 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029f2:	f7ff fbff 	bl	80021f4 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b64      	cmp	r3, #100	; 0x64
 8002a00:	d902      	bls.n	8002a08 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	f000 bf67 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>
 8002a08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a0c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a10:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002a14:	fa93 f3a3 	rbit	r3, r3
 8002a18:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8002a1c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a20:	fab3 f383 	clz	r3, r3
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	f043 0301 	orr.w	r3, r3, #1
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d102      	bne.n	8002a3a <HAL_RCC_OscConfig+0x1fe>
 8002a34:	4b46      	ldr	r3, [pc, #280]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	e015      	b.n	8002a66 <HAL_RCC_OscConfig+0x22a>
 8002a3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a3e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a42:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002a46:	fa93 f3a3 	rbit	r3, r3
 8002a4a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002a4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a52:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002a56:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8002a5a:	fa93 f3a3 	rbit	r3, r3
 8002a5e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002a62:	4b3b      	ldr	r3, [pc, #236]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a6a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002a6e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002a72:	fa92 f2a2 	rbit	r2, r2
 8002a76:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002a7a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002a7e:	fab2 f282 	clz	r2, r2
 8002a82:	b2d2      	uxtb	r2, r2
 8002a84:	f042 0220 	orr.w	r2, r2, #32
 8002a88:	b2d2      	uxtb	r2, r2
 8002a8a:	f002 021f 	and.w	r2, r2, #31
 8002a8e:	2101      	movs	r1, #1
 8002a90:	fa01 f202 	lsl.w	r2, r1, r2
 8002a94:	4013      	ands	r3, r2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d0ab      	beq.n	80029f2 <HAL_RCC_OscConfig+0x1b6>
 8002a9a:	e05c      	b.n	8002b56 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7ff fbaa 	bl	80021f4 <HAL_GetTick>
 8002aa0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aa4:	e00a      	b.n	8002abc <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aa6:	f7ff fba5 	bl	80021f4 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b64      	cmp	r3, #100	; 0x64
 8002ab4:	d902      	bls.n	8002abc <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	f000 bf0d 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>
 8002abc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ac0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002ac8:	fa93 f3a3 	rbit	r3, r3
 8002acc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002ad0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ad4:	fab3 f383 	clz	r3, r3
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	095b      	lsrs	r3, r3, #5
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d102      	bne.n	8002aee <HAL_RCC_OscConfig+0x2b2>
 8002ae8:	4b19      	ldr	r3, [pc, #100]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	e015      	b.n	8002b1a <HAL_RCC_OscConfig+0x2de>
 8002aee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002af2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002afa:	fa93 f3a3 	rbit	r3, r3
 8002afe:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002b02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b06:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002b0a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002b0e:	fa93 f3a3 	rbit	r3, r3
 8002b12:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002b16:	4b0e      	ldr	r3, [pc, #56]	; (8002b50 <HAL_RCC_OscConfig+0x314>)
 8002b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b1e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002b22:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002b26:	fa92 f2a2 	rbit	r2, r2
 8002b2a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002b2e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002b32:	fab2 f282 	clz	r2, r2
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	f042 0220 	orr.w	r2, r2, #32
 8002b3c:	b2d2      	uxtb	r2, r2
 8002b3e:	f002 021f 	and.w	r2, r2, #31
 8002b42:	2101      	movs	r1, #1
 8002b44:	fa01 f202 	lsl.w	r2, r1, r2
 8002b48:	4013      	ands	r3, r2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1ab      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x26a>
 8002b4e:	e002      	b.n	8002b56 <HAL_RCC_OscConfig+0x31a>
 8002b50:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b5a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	f000 817f 	beq.w	8002e6a <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002b6c:	4ba7      	ldr	r3, [pc, #668]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f003 030c 	and.w	r3, r3, #12
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00c      	beq.n	8002b92 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b78:	4ba4      	ldr	r3, [pc, #656]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f003 030c 	and.w	r3, r3, #12
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d173      	bne.n	8002c6c <HAL_RCC_OscConfig+0x430>
 8002b84:	4ba1      	ldr	r3, [pc, #644]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002b8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b90:	d16c      	bne.n	8002c6c <HAL_RCC_OscConfig+0x430>
 8002b92:	2302      	movs	r3, #2
 8002b94:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b98:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002b9c:	fa93 f3a3 	rbit	r3, r3
 8002ba0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8002ba4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ba8:	fab3 f383 	clz	r3, r3
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	095b      	lsrs	r3, r3, #5
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d102      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x386>
 8002bbc:	4b93      	ldr	r3, [pc, #588]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	e013      	b.n	8002bea <HAL_RCC_OscConfig+0x3ae>
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002bcc:	fa93 f3a3 	rbit	r3, r3
 8002bd0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002bda:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002bde:	fa93 f3a3 	rbit	r3, r3
 8002be2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002be6:	4b89      	ldr	r3, [pc, #548]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bea:	2202      	movs	r2, #2
 8002bec:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002bf0:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8002bf4:	fa92 f2a2 	rbit	r2, r2
 8002bf8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8002bfc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002c00:	fab2 f282 	clz	r2, r2
 8002c04:	b2d2      	uxtb	r2, r2
 8002c06:	f042 0220 	orr.w	r2, r2, #32
 8002c0a:	b2d2      	uxtb	r2, r2
 8002c0c:	f002 021f 	and.w	r2, r2, #31
 8002c10:	2101      	movs	r1, #1
 8002c12:	fa01 f202 	lsl.w	r2, r1, r2
 8002c16:	4013      	ands	r3, r2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00a      	beq.n	8002c32 <HAL_RCC_OscConfig+0x3f6>
 8002c1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c20:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d002      	beq.n	8002c32 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	f000 be52 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c32:	4b76      	ldr	r3, [pc, #472]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c3e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	21f8      	movs	r1, #248	; 0xf8
 8002c48:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4c:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002c50:	fa91 f1a1 	rbit	r1, r1
 8002c54:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002c58:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002c5c:	fab1 f181 	clz	r1, r1
 8002c60:	b2c9      	uxtb	r1, r1
 8002c62:	408b      	lsls	r3, r1
 8002c64:	4969      	ldr	r1, [pc, #420]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c6a:	e0fe      	b.n	8002e6a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c70:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 8088 	beq.w	8002d8e <HAL_RCC_OscConfig+0x552>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c84:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002c88:	fa93 f3a3 	rbit	r3, r3
 8002c8c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002c90:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c94:	fab3 f383 	clz	r3, r3
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c9e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002caa:	f7ff faa3 	bl	80021f4 <HAL_GetTick>
 8002cae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cb2:	e00a      	b.n	8002cca <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cb4:	f7ff fa9e 	bl	80021f4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d902      	bls.n	8002cca <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	f000 be06 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>
 8002cca:	2302      	movs	r3, #2
 8002ccc:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002cd4:	fa93 f3a3 	rbit	r3, r3
 8002cd8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002cdc:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ce0:	fab3 f383 	clz	r3, r3
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	f043 0301 	orr.w	r3, r3, #1
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d102      	bne.n	8002cfa <HAL_RCC_OscConfig+0x4be>
 8002cf4:	4b45      	ldr	r3, [pc, #276]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	e013      	b.n	8002d22 <HAL_RCC_OscConfig+0x4e6>
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d00:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002d04:	fa93 f3a3 	rbit	r3, r3
 8002d08:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002d12:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002d16:	fa93 f3a3 	rbit	r3, r3
 8002d1a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002d1e:	4b3b      	ldr	r3, [pc, #236]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d22:	2202      	movs	r2, #2
 8002d24:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002d28:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002d2c:	fa92 f2a2 	rbit	r2, r2
 8002d30:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8002d34:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002d38:	fab2 f282 	clz	r2, r2
 8002d3c:	b2d2      	uxtb	r2, r2
 8002d3e:	f042 0220 	orr.w	r2, r2, #32
 8002d42:	b2d2      	uxtb	r2, r2
 8002d44:	f002 021f 	and.w	r2, r2, #31
 8002d48:	2101      	movs	r1, #1
 8002d4a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d4e:	4013      	ands	r3, r2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0af      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d54:	4b2d      	ldr	r3, [pc, #180]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d60:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	21f8      	movs	r1, #248	; 0xf8
 8002d6a:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6e:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002d72:	fa91 f1a1 	rbit	r1, r1
 8002d76:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002d7a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002d7e:	fab1 f181 	clz	r1, r1
 8002d82:	b2c9      	uxtb	r1, r1
 8002d84:	408b      	lsls	r3, r1
 8002d86:	4921      	ldr	r1, [pc, #132]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	600b      	str	r3, [r1, #0]
 8002d8c:	e06d      	b.n	8002e6a <HAL_RCC_OscConfig+0x62e>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d94:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002da0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002da4:	fab3 f383 	clz	r3, r3
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002dae:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	461a      	mov	r2, r3
 8002db6:	2300      	movs	r3, #0
 8002db8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dba:	f7ff fa1b 	bl	80021f4 <HAL_GetTick>
 8002dbe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dc2:	e00a      	b.n	8002dda <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dc4:	f7ff fa16 	bl	80021f4 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d902      	bls.n	8002dda <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	f000 bd7e 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>
 8002dda:	2302      	movs	r3, #2
 8002ddc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002de4:	fa93 f3a3 	rbit	r3, r3
 8002de8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002dec:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002df0:	fab3 f383 	clz	r3, r3
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	095b      	lsrs	r3, r3, #5
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d105      	bne.n	8002e10 <HAL_RCC_OscConfig+0x5d4>
 8002e04:	4b01      	ldr	r3, [pc, #4]	; (8002e0c <HAL_RCC_OscConfig+0x5d0>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	e016      	b.n	8002e38 <HAL_RCC_OscConfig+0x5fc>
 8002e0a:	bf00      	nop
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	2302      	movs	r3, #2
 8002e12:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002e1a:	fa93 f3a3 	rbit	r3, r3
 8002e1e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002e22:	2302      	movs	r3, #2
 8002e24:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002e28:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002e2c:	fa93 f3a3 	rbit	r3, r3
 8002e30:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002e34:	4bbf      	ldr	r3, [pc, #764]	; (8003134 <HAL_RCC_OscConfig+0x8f8>)
 8002e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e38:	2202      	movs	r2, #2
 8002e3a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002e3e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002e42:	fa92 f2a2 	rbit	r2, r2
 8002e46:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002e4a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002e4e:	fab2 f282 	clz	r2, r2
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	f042 0220 	orr.w	r2, r2, #32
 8002e58:	b2d2      	uxtb	r2, r2
 8002e5a:	f002 021f 	and.w	r2, r2, #31
 8002e5e:	2101      	movs	r1, #1
 8002e60:	fa01 f202 	lsl.w	r2, r1, r2
 8002e64:	4013      	ands	r3, r2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1ac      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e6e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0308 	and.w	r3, r3, #8
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	f000 8113 	beq.w	80030a6 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e84:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	695b      	ldr	r3, [r3, #20]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d07c      	beq.n	8002f8a <HAL_RCC_OscConfig+0x74e>
 8002e90:	2301      	movs	r3, #1
 8002e92:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e9a:	fa93 f3a3 	rbit	r3, r3
 8002e9e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002ea2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ea6:	fab3 f383 	clz	r3, r3
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	461a      	mov	r2, r3
 8002eae:	4ba2      	ldr	r3, [pc, #648]	; (8003138 <HAL_RCC_OscConfig+0x8fc>)
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eba:	f7ff f99b 	bl	80021f4 <HAL_GetTick>
 8002ebe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ec2:	e00a      	b.n	8002eda <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ec4:	f7ff f996 	bl	80021f4 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d902      	bls.n	8002eda <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	f000 bcfe 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>
 8002eda:	2302      	movs	r3, #2
 8002edc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ee4:	fa93 f2a3 	rbit	r2, r3
 8002ee8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002eec:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ef6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002efa:	2202      	movs	r2, #2
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f02:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	fa93 f2a3 	rbit	r2, r3
 8002f0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002f14:	601a      	str	r2, [r3, #0]
 8002f16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f1a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002f1e:	2202      	movs	r2, #2
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f26:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	fa93 f2a3 	rbit	r2, r3
 8002f30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f34:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002f38:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f3a:	4b7e      	ldr	r3, [pc, #504]	; (8003134 <HAL_RCC_OscConfig+0x8f8>)
 8002f3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f42:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f46:	2102      	movs	r1, #2
 8002f48:	6019      	str	r1, [r3, #0]
 8002f4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f4e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	fa93 f1a3 	rbit	r1, r3
 8002f58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f5c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002f60:	6019      	str	r1, [r3, #0]
  return result;
 8002f62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f66:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	f003 031f 	and.w	r3, r3, #31
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f82:	4013      	ands	r3, r2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d09d      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x688>
 8002f88:	e08d      	b.n	80030a6 <HAL_RCC_OscConfig+0x86a>
 8002f8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f8e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002f92:	2201      	movs	r2, #1
 8002f94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f9a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	fa93 f2a3 	rbit	r2, r3
 8002fa4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fa8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002fac:	601a      	str	r2, [r3, #0]
  return result;
 8002fae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fb2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002fb6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fb8:	fab3 f383 	clz	r3, r3
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	4b5d      	ldr	r3, [pc, #372]	; (8003138 <HAL_RCC_OscConfig+0x8fc>)
 8002fc2:	4413      	add	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	2300      	movs	r3, #0
 8002fca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fcc:	f7ff f912 	bl	80021f4 <HAL_GetTick>
 8002fd0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fd4:	e00a      	b.n	8002fec <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fd6:	f7ff f90d 	bl	80021f4 <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d902      	bls.n	8002fec <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	f000 bc75 	b.w	80038d6 <HAL_RCC_OscConfig+0x109a>
 8002fec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ff0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ffc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	fa93 f2a3 	rbit	r2, r3
 8003006:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800300a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003014:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003018:	2202      	movs	r2, #2
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003020:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	fa93 f2a3 	rbit	r2, r3
 800302a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800302e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003038:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800303c:	2202      	movs	r2, #2
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003044:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	fa93 f2a3 	rbit	r2, r3
 800304e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003052:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003056:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003058:	4b36      	ldr	r3, [pc, #216]	; (8003134 <HAL_RCC_OscConfig+0x8f8>)
 800305a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800305c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003060:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003064:	2102      	movs	r1, #2
 8003066:	6019      	str	r1, [r3, #0]
 8003068:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800306c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	fa93 f1a3 	rbit	r1, r3
 8003076:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800307a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800307e:	6019      	str	r1, [r3, #0]
  return result;
 8003080:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003084:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	fab3 f383 	clz	r3, r3
 800308e:	b2db      	uxtb	r3, r3
 8003090:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003094:	b2db      	uxtb	r3, r3
 8003096:	f003 031f 	and.w	r3, r3, #31
 800309a:	2101      	movs	r1, #1
 800309c:	fa01 f303 	lsl.w	r3, r1, r3
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d197      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030aa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0304 	and.w	r3, r3, #4
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 81a5 	beq.w	8003406 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030bc:	2300      	movs	r3, #0
 80030be:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030c2:	4b1c      	ldr	r3, [pc, #112]	; (8003134 <HAL_RCC_OscConfig+0x8f8>)
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d116      	bne.n	80030fc <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ce:	4b19      	ldr	r3, [pc, #100]	; (8003134 <HAL_RCC_OscConfig+0x8f8>)
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	4a18      	ldr	r2, [pc, #96]	; (8003134 <HAL_RCC_OscConfig+0x8f8>)
 80030d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030d8:	61d3      	str	r3, [r2, #28]
 80030da:	4b16      	ldr	r3, [pc, #88]	; (8003134 <HAL_RCC_OscConfig+0x8f8>)
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80030e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030f4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80030f6:	2301      	movs	r3, #1
 80030f8:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030fc:	4b0f      	ldr	r3, [pc, #60]	; (800313c <HAL_RCC_OscConfig+0x900>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003104:	2b00      	cmp	r3, #0
 8003106:	d121      	bne.n	800314c <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003108:	4b0c      	ldr	r3, [pc, #48]	; (800313c <HAL_RCC_OscConfig+0x900>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a0b      	ldr	r2, [pc, #44]	; (800313c <HAL_RCC_OscConfig+0x900>)
 800310e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003112:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003114:	f7ff f86e 	bl	80021f4 <HAL_GetTick>
 8003118:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311c:	e010      	b.n	8003140 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800311e:	f7ff f869 	bl	80021f4 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b64      	cmp	r3, #100	; 0x64
 800312c:	d908      	bls.n	8003140 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e3d1      	b.n	80038d6 <HAL_RCC_OscConfig+0x109a>
 8003132:	bf00      	nop
 8003134:	40021000 	.word	0x40021000
 8003138:	10908120 	.word	0x10908120
 800313c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003140:	4b8d      	ldr	r3, [pc, #564]	; (8003378 <HAL_RCC_OscConfig+0xb3c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0e8      	beq.n	800311e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800314c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003150:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d106      	bne.n	800316a <HAL_RCC_OscConfig+0x92e>
 800315c:	4b87      	ldr	r3, [pc, #540]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	4a86      	ldr	r2, [pc, #536]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	6213      	str	r3, [r2, #32]
 8003168:	e035      	b.n	80031d6 <HAL_RCC_OscConfig+0x99a>
 800316a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800316e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10c      	bne.n	8003194 <HAL_RCC_OscConfig+0x958>
 800317a:	4b80      	ldr	r3, [pc, #512]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 800317c:	6a1b      	ldr	r3, [r3, #32]
 800317e:	4a7f      	ldr	r2, [pc, #508]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 8003180:	f023 0301 	bic.w	r3, r3, #1
 8003184:	6213      	str	r3, [r2, #32]
 8003186:	4b7d      	ldr	r3, [pc, #500]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	4a7c      	ldr	r2, [pc, #496]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 800318c:	f023 0304 	bic.w	r3, r3, #4
 8003190:	6213      	str	r3, [r2, #32]
 8003192:	e020      	b.n	80031d6 <HAL_RCC_OscConfig+0x99a>
 8003194:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003198:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	2b05      	cmp	r3, #5
 80031a2:	d10c      	bne.n	80031be <HAL_RCC_OscConfig+0x982>
 80031a4:	4b75      	ldr	r3, [pc, #468]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	4a74      	ldr	r2, [pc, #464]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 80031aa:	f043 0304 	orr.w	r3, r3, #4
 80031ae:	6213      	str	r3, [r2, #32]
 80031b0:	4b72      	ldr	r3, [pc, #456]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	4a71      	ldr	r2, [pc, #452]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 80031b6:	f043 0301 	orr.w	r3, r3, #1
 80031ba:	6213      	str	r3, [r2, #32]
 80031bc:	e00b      	b.n	80031d6 <HAL_RCC_OscConfig+0x99a>
 80031be:	4b6f      	ldr	r3, [pc, #444]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	4a6e      	ldr	r2, [pc, #440]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 80031c4:	f023 0301 	bic.w	r3, r3, #1
 80031c8:	6213      	str	r3, [r2, #32]
 80031ca:	4b6c      	ldr	r3, [pc, #432]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	4a6b      	ldr	r2, [pc, #428]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 80031d0:	f023 0304 	bic.w	r3, r3, #4
 80031d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031da:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f000 8081 	beq.w	80032ea <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e8:	f7ff f804 	bl	80021f4 <HAL_GetTick>
 80031ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031f0:	e00b      	b.n	800320a <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031f2:	f7fe ffff 	bl	80021f4 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003202:	4293      	cmp	r3, r2
 8003204:	d901      	bls.n	800320a <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e365      	b.n	80038d6 <HAL_RCC_OscConfig+0x109a>
 800320a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800320e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003212:	2202      	movs	r2, #2
 8003214:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800321a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	fa93 f2a3 	rbit	r2, r3
 8003224:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003228:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003232:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003236:	2202      	movs	r2, #2
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800323e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	fa93 f2a3 	rbit	r2, r3
 8003248:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800324c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003250:	601a      	str	r2, [r3, #0]
  return result;
 8003252:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003256:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800325a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	095b      	lsrs	r3, r3, #5
 8003264:	b2db      	uxtb	r3, r3
 8003266:	f043 0302 	orr.w	r3, r3, #2
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d102      	bne.n	8003276 <HAL_RCC_OscConfig+0xa3a>
 8003270:	4b42      	ldr	r3, [pc, #264]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	e013      	b.n	800329e <HAL_RCC_OscConfig+0xa62>
 8003276:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800327a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800327e:	2202      	movs	r2, #2
 8003280:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003282:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003286:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	fa93 f2a3 	rbit	r2, r3
 8003290:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003294:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	4b38      	ldr	r3, [pc, #224]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 800329c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80032a2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80032a6:	2102      	movs	r1, #2
 80032a8:	6011      	str	r1, [r2, #0]
 80032aa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80032ae:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	fa92 f1a2 	rbit	r1, r2
 80032b8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80032bc:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80032c0:	6011      	str	r1, [r2, #0]
  return result;
 80032c2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80032c6:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80032ca:	6812      	ldr	r2, [r2, #0]
 80032cc:	fab2 f282 	clz	r2, r2
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032d6:	b2d2      	uxtb	r2, r2
 80032d8:	f002 021f 	and.w	r2, r2, #31
 80032dc:	2101      	movs	r1, #1
 80032de:	fa01 f202 	lsl.w	r2, r1, r2
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d084      	beq.n	80031f2 <HAL_RCC_OscConfig+0x9b6>
 80032e8:	e083      	b.n	80033f2 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ea:	f7fe ff83 	bl	80021f4 <HAL_GetTick>
 80032ee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f2:	e00b      	b.n	800330c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032f4:	f7fe ff7e 	bl	80021f4 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	f241 3288 	movw	r2, #5000	; 0x1388
 8003304:	4293      	cmp	r3, r2
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e2e4      	b.n	80038d6 <HAL_RCC_OscConfig+0x109a>
 800330c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003310:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003314:	2202      	movs	r2, #2
 8003316:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003318:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800331c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	fa93 f2a3 	rbit	r2, r3
 8003326:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800332a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003334:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003338:	2202      	movs	r2, #2
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003340:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	fa93 f2a3 	rbit	r2, r3
 800334a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800334e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003352:	601a      	str	r2, [r3, #0]
  return result;
 8003354:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003358:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800335c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800335e:	fab3 f383 	clz	r3, r3
 8003362:	b2db      	uxtb	r3, r3
 8003364:	095b      	lsrs	r3, r3, #5
 8003366:	b2db      	uxtb	r3, r3
 8003368:	f043 0302 	orr.w	r3, r3, #2
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d106      	bne.n	8003380 <HAL_RCC_OscConfig+0xb44>
 8003372:	4b02      	ldr	r3, [pc, #8]	; (800337c <HAL_RCC_OscConfig+0xb40>)
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	e017      	b.n	80033a8 <HAL_RCC_OscConfig+0xb6c>
 8003378:	40007000 	.word	0x40007000
 800337c:	40021000 	.word	0x40021000
 8003380:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003384:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003388:	2202      	movs	r2, #2
 800338a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003390:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	fa93 f2a3 	rbit	r2, r3
 800339a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800339e:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	4bb3      	ldr	r3, [pc, #716]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 80033a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80033ac:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80033b0:	2102      	movs	r1, #2
 80033b2:	6011      	str	r1, [r2, #0]
 80033b4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80033b8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80033bc:	6812      	ldr	r2, [r2, #0]
 80033be:	fa92 f1a2 	rbit	r1, r2
 80033c2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80033c6:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80033ca:	6011      	str	r1, [r2, #0]
  return result;
 80033cc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80033d0:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80033d4:	6812      	ldr	r2, [r2, #0]
 80033d6:	fab2 f282 	clz	r2, r2
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	f002 021f 	and.w	r2, r2, #31
 80033e6:	2101      	movs	r1, #1
 80033e8:	fa01 f202 	lsl.w	r2, r1, r2
 80033ec:	4013      	ands	r3, r2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d180      	bne.n	80032f4 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033f2:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d105      	bne.n	8003406 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033fa:	4b9e      	ldr	r3, [pc, #632]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 80033fc:	69db      	ldr	r3, [r3, #28]
 80033fe:	4a9d      	ldr	r2, [pc, #628]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 8003400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003404:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003406:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800340a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 825e 	beq.w	80038d4 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003418:	4b96      	ldr	r3, [pc, #600]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f003 030c 	and.w	r3, r3, #12
 8003420:	2b08      	cmp	r3, #8
 8003422:	f000 821f 	beq.w	8003864 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003426:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800342a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	2b02      	cmp	r3, #2
 8003434:	f040 8170 	bne.w	8003718 <HAL_RCC_OscConfig+0xedc>
 8003438:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800343c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003440:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003444:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003446:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800344a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	fa93 f2a3 	rbit	r2, r3
 8003454:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003458:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800345c:	601a      	str	r2, [r3, #0]
  return result;
 800345e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003462:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003466:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003468:	fab3 f383 	clz	r3, r3
 800346c:	b2db      	uxtb	r3, r3
 800346e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003472:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	461a      	mov	r2, r3
 800347a:	2300      	movs	r3, #0
 800347c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347e:	f7fe feb9 	bl	80021f4 <HAL_GetTick>
 8003482:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003486:	e009      	b.n	800349c <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003488:	f7fe feb4 	bl	80021f4 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e21c      	b.n	80038d6 <HAL_RCC_OscConfig+0x109a>
 800349c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034a0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80034a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034ae:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	fa93 f2a3 	rbit	r2, r3
 80034b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034bc:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80034c0:	601a      	str	r2, [r3, #0]
  return result;
 80034c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034c6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80034ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034cc:	fab3 f383 	clz	r3, r3
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	095b      	lsrs	r3, r3, #5
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f043 0301 	orr.w	r3, r3, #1
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d102      	bne.n	80034e6 <HAL_RCC_OscConfig+0xcaa>
 80034e0:	4b64      	ldr	r3, [pc, #400]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	e027      	b.n	8003536 <HAL_RCC_OscConfig+0xcfa>
 80034e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034ea:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80034ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80034f8:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	fa93 f2a3 	rbit	r2, r3
 8003502:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003506:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003510:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003514:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800351e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	fa93 f2a3 	rbit	r2, r3
 8003528:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800352c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8003530:	601a      	str	r2, [r3, #0]
 8003532:	4b50      	ldr	r3, [pc, #320]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 8003534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003536:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800353a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800353e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003542:	6011      	str	r1, [r2, #0]
 8003544:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003548:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800354c:	6812      	ldr	r2, [r2, #0]
 800354e:	fa92 f1a2 	rbit	r1, r2
 8003552:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003556:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800355a:	6011      	str	r1, [r2, #0]
  return result;
 800355c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003560:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003564:	6812      	ldr	r2, [r2, #0]
 8003566:	fab2 f282 	clz	r2, r2
 800356a:	b2d2      	uxtb	r2, r2
 800356c:	f042 0220 	orr.w	r2, r2, #32
 8003570:	b2d2      	uxtb	r2, r2
 8003572:	f002 021f 	and.w	r2, r2, #31
 8003576:	2101      	movs	r1, #1
 8003578:	fa01 f202 	lsl.w	r2, r1, r2
 800357c:	4013      	ands	r3, r2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d182      	bne.n	8003488 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003582:	4b3c      	ldr	r3, [pc, #240]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 8003584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003586:	f023 020f 	bic.w	r2, r3, #15
 800358a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800358e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003596:	4937      	ldr	r1, [pc, #220]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 8003598:	4313      	orrs	r3, r2
 800359a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800359c:	4b35      	ldr	r3, [pc, #212]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80035a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6a19      	ldr	r1, [r3, #32]
 80035b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	430b      	orrs	r3, r1
 80035be:	492d      	ldr	r1, [pc, #180]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	604b      	str	r3, [r1, #4]
 80035c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035c8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80035cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80035d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035d6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	fa93 f2a3 	rbit	r2, r3
 80035e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035e4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80035e8:	601a      	str	r2, [r3, #0]
  return result;
 80035ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80035ee:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80035f2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f4:	fab3 f383 	clz	r3, r3
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	461a      	mov	r2, r3
 8003606:	2301      	movs	r3, #1
 8003608:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360a:	f7fe fdf3 	bl	80021f4 <HAL_GetTick>
 800360e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003612:	e009      	b.n	8003628 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003614:	f7fe fdee 	bl	80021f4 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e156      	b.n	80038d6 <HAL_RCC_OscConfig+0x109a>
 8003628:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800362c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003630:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003634:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800363a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	fa93 f2a3 	rbit	r2, r3
 8003644:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003648:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800364c:	601a      	str	r2, [r3, #0]
  return result;
 800364e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003652:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003656:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003658:	fab3 f383 	clz	r3, r3
 800365c:	b2db      	uxtb	r3, r3
 800365e:	095b      	lsrs	r3, r3, #5
 8003660:	b2db      	uxtb	r3, r3
 8003662:	f043 0301 	orr.w	r3, r3, #1
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b01      	cmp	r3, #1
 800366a:	d105      	bne.n	8003678 <HAL_RCC_OscConfig+0xe3c>
 800366c:	4b01      	ldr	r3, [pc, #4]	; (8003674 <HAL_RCC_OscConfig+0xe38>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	e02a      	b.n	80036c8 <HAL_RCC_OscConfig+0xe8c>
 8003672:	bf00      	nop
 8003674:	40021000 	.word	0x40021000
 8003678:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800367c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003680:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003684:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800368a:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	fa93 f2a3 	rbit	r2, r3
 8003694:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003698:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800369c:	601a      	str	r2, [r3, #0]
 800369e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036a2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80036a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036b0:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	fa93 f2a3 	rbit	r2, r3
 80036ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036be:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	4b86      	ldr	r3, [pc, #536]	; (80038e0 <HAL_RCC_OscConfig+0x10a4>)
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80036cc:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80036d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80036d4:	6011      	str	r1, [r2, #0]
 80036d6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80036da:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80036de:	6812      	ldr	r2, [r2, #0]
 80036e0:	fa92 f1a2 	rbit	r1, r2
 80036e4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80036e8:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80036ec:	6011      	str	r1, [r2, #0]
  return result;
 80036ee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80036f2:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	fab2 f282 	clz	r2, r2
 80036fc:	b2d2      	uxtb	r2, r2
 80036fe:	f042 0220 	orr.w	r2, r2, #32
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	f002 021f 	and.w	r2, r2, #31
 8003708:	2101      	movs	r1, #1
 800370a:	fa01 f202 	lsl.w	r2, r1, r2
 800370e:	4013      	ands	r3, r2
 8003710:	2b00      	cmp	r3, #0
 8003712:	f43f af7f 	beq.w	8003614 <HAL_RCC_OscConfig+0xdd8>
 8003716:	e0dd      	b.n	80038d4 <HAL_RCC_OscConfig+0x1098>
 8003718:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800371c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003720:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003724:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003726:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800372a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	fa93 f2a3 	rbit	r2, r3
 8003734:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003738:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800373c:	601a      	str	r2, [r3, #0]
  return result;
 800373e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003742:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003746:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003748:	fab3 f383 	clz	r3, r3
 800374c:	b2db      	uxtb	r3, r3
 800374e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003752:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	461a      	mov	r2, r3
 800375a:	2300      	movs	r3, #0
 800375c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375e:	f7fe fd49 	bl	80021f4 <HAL_GetTick>
 8003762:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003766:	e009      	b.n	800377c <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003768:	f7fe fd44 	bl	80021f4 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b02      	cmp	r3, #2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e0ac      	b.n	80038d6 <HAL_RCC_OscConfig+0x109a>
 800377c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003780:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003784:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003788:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800378e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	fa93 f2a3 	rbit	r2, r3
 8003798:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800379c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80037a0:	601a      	str	r2, [r3, #0]
  return result;
 80037a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037a6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80037aa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037ac:	fab3 f383 	clz	r3, r3
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	095b      	lsrs	r3, r3, #5
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d102      	bne.n	80037c6 <HAL_RCC_OscConfig+0xf8a>
 80037c0:	4b47      	ldr	r3, [pc, #284]	; (80038e0 <HAL_RCC_OscConfig+0x10a4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	e027      	b.n	8003816 <HAL_RCC_OscConfig+0xfda>
 80037c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037ca:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80037ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037d8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	fa93 f2a3 	rbit	r2, r3
 80037e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037e6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037f0:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80037f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037f8:	601a      	str	r2, [r3, #0]
 80037fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037fe:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	fa93 f2a3 	rbit	r2, r3
 8003808:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800380c:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	4b33      	ldr	r3, [pc, #204]	; (80038e0 <HAL_RCC_OscConfig+0x10a4>)
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800381a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800381e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003822:	6011      	str	r1, [r2, #0]
 8003824:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003828:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	fa92 f1a2 	rbit	r1, r2
 8003832:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003836:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800383a:	6011      	str	r1, [r2, #0]
  return result;
 800383c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003840:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003844:	6812      	ldr	r2, [r2, #0]
 8003846:	fab2 f282 	clz	r2, r2
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	f042 0220 	orr.w	r2, r2, #32
 8003850:	b2d2      	uxtb	r2, r2
 8003852:	f002 021f 	and.w	r2, r2, #31
 8003856:	2101      	movs	r1, #1
 8003858:	fa01 f202 	lsl.w	r2, r1, r2
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d182      	bne.n	8003768 <HAL_RCC_OscConfig+0xf2c>
 8003862:	e037      	b.n	80038d4 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003864:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003868:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e02e      	b.n	80038d6 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003878:	4b19      	ldr	r3, [pc, #100]	; (80038e0 <HAL_RCC_OscConfig+0x10a4>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003880:	4b17      	ldr	r3, [pc, #92]	; (80038e0 <HAL_RCC_OscConfig+0x10a4>)
 8003882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003884:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003888:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800388c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003890:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003894:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69db      	ldr	r3, [r3, #28]
 800389c:	429a      	cmp	r2, r3
 800389e:	d117      	bne.n	80038d0 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80038a0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80038a4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038ac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d10b      	bne.n	80038d0 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80038b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80038bc:	f003 020f 	and.w	r2, r3, #15
 80038c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038c4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d001      	beq.n	80038d4 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e000      	b.n	80038d6 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021000 	.word	0x40021000

080038e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b09e      	sub	sp, #120	; 0x78
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e162      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038fc:	4b90      	ldr	r3, [pc, #576]	; (8003b40 <HAL_RCC_ClockConfig+0x25c>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0307 	and.w	r3, r3, #7
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	429a      	cmp	r2, r3
 8003908:	d910      	bls.n	800392c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390a:	4b8d      	ldr	r3, [pc, #564]	; (8003b40 <HAL_RCC_ClockConfig+0x25c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f023 0207 	bic.w	r2, r3, #7
 8003912:	498b      	ldr	r1, [pc, #556]	; (8003b40 <HAL_RCC_ClockConfig+0x25c>)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800391a:	4b89      	ldr	r3, [pc, #548]	; (8003b40 <HAL_RCC_ClockConfig+0x25c>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0307 	and.w	r3, r3, #7
 8003922:	683a      	ldr	r2, [r7, #0]
 8003924:	429a      	cmp	r2, r3
 8003926:	d001      	beq.n	800392c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e14a      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003938:	4b82      	ldr	r3, [pc, #520]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	497f      	ldr	r1, [pc, #508]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003946:	4313      	orrs	r3, r2
 8003948:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80dc 	beq.w	8003b10 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d13c      	bne.n	80039da <HAL_RCC_ClockConfig+0xf6>
 8003960:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003964:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003966:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003968:	fa93 f3a3 	rbit	r3, r3
 800396c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800396e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003970:	fab3 f383 	clz	r3, r3
 8003974:	b2db      	uxtb	r3, r3
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	b2db      	uxtb	r3, r3
 800397a:	f043 0301 	orr.w	r3, r3, #1
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b01      	cmp	r3, #1
 8003982:	d102      	bne.n	800398a <HAL_RCC_ClockConfig+0xa6>
 8003984:	4b6f      	ldr	r3, [pc, #444]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	e00f      	b.n	80039aa <HAL_RCC_ClockConfig+0xc6>
 800398a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800398e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003990:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003992:	fa93 f3a3 	rbit	r3, r3
 8003996:	667b      	str	r3, [r7, #100]	; 0x64
 8003998:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800399c:	663b      	str	r3, [r7, #96]	; 0x60
 800399e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80039a0:	fa93 f3a3 	rbit	r3, r3
 80039a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039a6:	4b67      	ldr	r3, [pc, #412]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80039ae:	65ba      	str	r2, [r7, #88]	; 0x58
 80039b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039b2:	fa92 f2a2 	rbit	r2, r2
 80039b6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80039b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80039ba:	fab2 f282 	clz	r2, r2
 80039be:	b2d2      	uxtb	r2, r2
 80039c0:	f042 0220 	orr.w	r2, r2, #32
 80039c4:	b2d2      	uxtb	r2, r2
 80039c6:	f002 021f 	and.w	r2, r2, #31
 80039ca:	2101      	movs	r1, #1
 80039cc:	fa01 f202 	lsl.w	r2, r1, r2
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d17b      	bne.n	8003ace <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e0f3      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d13c      	bne.n	8003a5c <HAL_RCC_ClockConfig+0x178>
 80039e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039e6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039ea:	fa93 f3a3 	rbit	r3, r3
 80039ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80039f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f2:	fab3 f383 	clz	r3, r3
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	095b      	lsrs	r3, r3, #5
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	f043 0301 	orr.w	r3, r3, #1
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d102      	bne.n	8003a0c <HAL_RCC_ClockConfig+0x128>
 8003a06:	4b4f      	ldr	r3, [pc, #316]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	e00f      	b.n	8003a2c <HAL_RCC_ClockConfig+0x148>
 8003a0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a10:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a14:	fa93 f3a3 	rbit	r3, r3
 8003a18:	647b      	str	r3, [r7, #68]	; 0x44
 8003a1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a1e:	643b      	str	r3, [r7, #64]	; 0x40
 8003a20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a22:	fa93 f3a3 	rbit	r3, r3
 8003a26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a28:	4b46      	ldr	r3, [pc, #280]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003a30:	63ba      	str	r2, [r7, #56]	; 0x38
 8003a32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a34:	fa92 f2a2 	rbit	r2, r2
 8003a38:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003a3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a3c:	fab2 f282 	clz	r2, r2
 8003a40:	b2d2      	uxtb	r2, r2
 8003a42:	f042 0220 	orr.w	r2, r2, #32
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	f002 021f 	and.w	r2, r2, #31
 8003a4c:	2101      	movs	r1, #1
 8003a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a52:	4013      	ands	r3, r2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d13a      	bne.n	8003ace <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e0b2      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x2de>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a6a:	fab3 f383 	clz	r3, r3
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	095b      	lsrs	r3, r3, #5
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	f043 0301 	orr.w	r3, r3, #1
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d102      	bne.n	8003a84 <HAL_RCC_ClockConfig+0x1a0>
 8003a7e:	4b31      	ldr	r3, [pc, #196]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	e00d      	b.n	8003aa0 <HAL_RCC_ClockConfig+0x1bc>
 8003a84:	2302      	movs	r3, #2
 8003a86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a8a:	fa93 f3a3 	rbit	r3, r3
 8003a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8003a90:	2302      	movs	r3, #2
 8003a92:	623b      	str	r3, [r7, #32]
 8003a94:	6a3b      	ldr	r3, [r7, #32]
 8003a96:	fa93 f3a3 	rbit	r3, r3
 8003a9a:	61fb      	str	r3, [r7, #28]
 8003a9c:	4b29      	ldr	r3, [pc, #164]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	61ba      	str	r2, [r7, #24]
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	fa92 f2a2 	rbit	r2, r2
 8003aaa:	617a      	str	r2, [r7, #20]
  return result;
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	fab2 f282 	clz	r2, r2
 8003ab2:	b2d2      	uxtb	r2, r2
 8003ab4:	f042 0220 	orr.w	r2, r2, #32
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	f002 021f 	and.w	r2, r2, #31
 8003abe:	2101      	movs	r1, #1
 8003ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e079      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ace:	4b1d      	ldr	r3, [pc, #116]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f023 0203 	bic.w	r2, r3, #3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	491a      	ldr	r1, [pc, #104]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ae0:	f7fe fb88 	bl	80021f4 <HAL_GetTick>
 8003ae4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ae6:	e00a      	b.n	8003afe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ae8:	f7fe fb84 	bl	80021f4 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e061      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003afe:	4b11      	ldr	r3, [pc, #68]	; (8003b44 <HAL_RCC_ClockConfig+0x260>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 020c 	and.w	r2, r3, #12
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d1eb      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b10:	4b0b      	ldr	r3, [pc, #44]	; (8003b40 <HAL_RCC_ClockConfig+0x25c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0307 	and.w	r3, r3, #7
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d214      	bcs.n	8003b48 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b1e:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <HAL_RCC_ClockConfig+0x25c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f023 0207 	bic.w	r2, r3, #7
 8003b26:	4906      	ldr	r1, [pc, #24]	; (8003b40 <HAL_RCC_ClockConfig+0x25c>)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2e:	4b04      	ldr	r3, [pc, #16]	; (8003b40 <HAL_RCC_ClockConfig+0x25c>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d005      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e040      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x2de>
 8003b40:	40022000 	.word	0x40022000
 8003b44:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b54:	4b1d      	ldr	r3, [pc, #116]	; (8003bcc <HAL_RCC_ClockConfig+0x2e8>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	491a      	ldr	r1, [pc, #104]	; (8003bcc <HAL_RCC_ClockConfig+0x2e8>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0308 	and.w	r3, r3, #8
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d009      	beq.n	8003b86 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b72:	4b16      	ldr	r3, [pc, #88]	; (8003bcc <HAL_RCC_ClockConfig+0x2e8>)
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4912      	ldr	r1, [pc, #72]	; (8003bcc <HAL_RCC_ClockConfig+0x2e8>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003b86:	f000 f829 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8003b8a:	4601      	mov	r1, r0
 8003b8c:	4b0f      	ldr	r3, [pc, #60]	; (8003bcc <HAL_RCC_ClockConfig+0x2e8>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b94:	22f0      	movs	r2, #240	; 0xf0
 8003b96:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	fa92 f2a2 	rbit	r2, r2
 8003b9e:	60fa      	str	r2, [r7, #12]
  return result;
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	fab2 f282 	clz	r2, r2
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	40d3      	lsrs	r3, r2
 8003baa:	4a09      	ldr	r2, [pc, #36]	; (8003bd0 <HAL_RCC_ClockConfig+0x2ec>)
 8003bac:	5cd3      	ldrb	r3, [r2, r3]
 8003bae:	fa21 f303 	lsr.w	r3, r1, r3
 8003bb2:	4a08      	ldr	r2, [pc, #32]	; (8003bd4 <HAL_RCC_ClockConfig+0x2f0>)
 8003bb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003bb6:	4b08      	ldr	r3, [pc, #32]	; (8003bd8 <HAL_RCC_ClockConfig+0x2f4>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fe faea 	bl	8002194 <HAL_InitTick>
  
  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3778      	adds	r7, #120	; 0x78
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	08009a4c 	.word	0x08009a4c
 8003bd4:	2000000c 	.word	0x2000000c
 8003bd8:	20000010 	.word	0x20000010

08003bdc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	60fb      	str	r3, [r7, #12]
 8003be6:	2300      	movs	r3, #0
 8003be8:	60bb      	str	r3, [r7, #8]
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003bf6:	4b1f      	ldr	r3, [pc, #124]	; (8003c74 <HAL_RCC_GetSysClockFreq+0x98>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f003 030c 	and.w	r3, r3, #12
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d002      	beq.n	8003c0c <HAL_RCC_GetSysClockFreq+0x30>
 8003c06:	2b08      	cmp	r3, #8
 8003c08:	d003      	beq.n	8003c12 <HAL_RCC_GetSysClockFreq+0x36>
 8003c0a:	e029      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c0c:	4b1a      	ldr	r3, [pc, #104]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c0e:	613b      	str	r3, [r7, #16]
      break;
 8003c10:	e029      	b.n	8003c66 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	0c9b      	lsrs	r3, r3, #18
 8003c16:	f003 030f 	and.w	r3, r3, #15
 8003c1a:	4a18      	ldr	r2, [pc, #96]	; (8003c7c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c1c:	5cd3      	ldrb	r3, [r2, r3]
 8003c1e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003c20:	4b14      	ldr	r3, [pc, #80]	; (8003c74 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c24:	f003 030f 	and.w	r3, r3, #15
 8003c28:	4a15      	ldr	r2, [pc, #84]	; (8003c80 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c2a:	5cd3      	ldrb	r3, [r2, r3]
 8003c2c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d008      	beq.n	8003c4a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c38:	4a0f      	ldr	r2, [pc, #60]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	fb02 f303 	mul.w	r3, r2, r3
 8003c46:	617b      	str	r3, [r7, #20]
 8003c48:	e007      	b.n	8003c5a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003c4a:	4a0b      	ldr	r2, [pc, #44]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	fb02 f303 	mul.w	r3, r2, r3
 8003c58:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	613b      	str	r3, [r7, #16]
      break;
 8003c5e:	e002      	b.n	8003c66 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c60:	4b05      	ldr	r3, [pc, #20]	; (8003c78 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c62:	613b      	str	r3, [r7, #16]
      break;
 8003c64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c66:	693b      	ldr	r3, [r7, #16]
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	371c      	adds	r7, #28
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	40021000 	.word	0x40021000
 8003c78:	007a1200 	.word	0x007a1200
 8003c7c:	08009a64 	.word	0x08009a64
 8003c80:	08009a74 	.word	0x08009a74

08003c84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c88:	4b03      	ldr	r3, [pc, #12]	; (8003c98 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	2000000c 	.word	0x2000000c

08003c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003ca2:	f7ff ffef 	bl	8003c84 <HAL_RCC_GetHCLKFreq>
 8003ca6:	4601      	mov	r1, r0
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003cb0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003cb4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	fa92 f2a2 	rbit	r2, r2
 8003cbc:	603a      	str	r2, [r7, #0]
  return result;
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	fab2 f282 	clz	r2, r2
 8003cc4:	b2d2      	uxtb	r2, r2
 8003cc6:	40d3      	lsrs	r3, r2
 8003cc8:	4a04      	ldr	r2, [pc, #16]	; (8003cdc <HAL_RCC_GetPCLK1Freq+0x40>)
 8003cca:	5cd3      	ldrb	r3, [r2, r3]
 8003ccc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	08009a5c 	.word	0x08009a5c

08003ce0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003ce6:	f7ff ffcd 	bl	8003c84 <HAL_RCC_GetHCLKFreq>
 8003cea:	4601      	mov	r1, r0
 8003cec:	4b0b      	ldr	r3, [pc, #44]	; (8003d1c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003cf4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003cf8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	fa92 f2a2 	rbit	r2, r2
 8003d00:	603a      	str	r2, [r7, #0]
  return result;
 8003d02:	683a      	ldr	r2, [r7, #0]
 8003d04:	fab2 f282 	clz	r2, r2
 8003d08:	b2d2      	uxtb	r2, r2
 8003d0a:	40d3      	lsrs	r3, r2
 8003d0c:	4a04      	ldr	r2, [pc, #16]	; (8003d20 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003d0e:	5cd3      	ldrb	r3, [r2, r3]
 8003d10:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003d14:	4618      	mov	r0, r3
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	08009a5c 	.word	0x08009a5c

08003d24 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b092      	sub	sp, #72	; 0x48
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003d30:	2300      	movs	r3, #0
 8003d32:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003d34:	2300      	movs	r3, #0
 8003d36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	f000 80d4 	beq.w	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d48:	4b4e      	ldr	r3, [pc, #312]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10e      	bne.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d54:	4b4b      	ldr	r3, [pc, #300]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	4a4a      	ldr	r2, [pc, #296]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d5e:	61d3      	str	r3, [r2, #28]
 8003d60:	4b48      	ldr	r3, [pc, #288]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d62:	69db      	ldr	r3, [r3, #28]
 8003d64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d68:	60bb      	str	r3, [r7, #8]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d72:	4b45      	ldr	r3, [pc, #276]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d118      	bne.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d7e:	4b42      	ldr	r3, [pc, #264]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a41      	ldr	r2, [pc, #260]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d88:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d8a:	f7fe fa33 	bl	80021f4 <HAL_GetTick>
 8003d8e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d90:	e008      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d92:	f7fe fa2f 	bl	80021f4 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b64      	cmp	r3, #100	; 0x64
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e1d6      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003da4:	4b38      	ldr	r3, [pc, #224]	; (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0f0      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003db0:	4b34      	ldr	r3, [pc, #208]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003db8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003dba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 8084 	beq.w	8003eca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d07c      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dd0:	4b2c      	ldr	r3, [pc, #176]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dde:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de2:	fa93 f3a3 	rbit	r3, r3
 8003de6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003dea:	fab3 f383 	clz	r3, r3
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	461a      	mov	r2, r3
 8003df2:	4b26      	ldr	r3, [pc, #152]	; (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003df4:	4413      	add	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	461a      	mov	r2, r3
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e06:	fa93 f3a3 	rbit	r3, r3
 8003e0a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e0e:	fab3 f383 	clz	r3, r3
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	461a      	mov	r2, r3
 8003e16:	4b1d      	ldr	r3, [pc, #116]	; (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e18:	4413      	add	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2300      	movs	r3, #0
 8003e20:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e22:	4a18      	ldr	r2, [pc, #96]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e26:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d04b      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e32:	f7fe f9df 	bl	80021f4 <HAL_GetTick>
 8003e36:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e38:	e00a      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3a:	f7fe f9db 	bl	80021f4 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e180      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003e50:	2302      	movs	r3, #2
 8003e52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e56:	fa93 f3a3 	rbit	r3, r3
 8003e5a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	623b      	str	r3, [r7, #32]
 8003e60:	6a3b      	ldr	r3, [r7, #32]
 8003e62:	fa93 f3a3 	rbit	r3, r3
 8003e66:	61fb      	str	r3, [r7, #28]
  return result;
 8003e68:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e6a:	fab3 f383 	clz	r3, r3
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	095b      	lsrs	r3, r3, #5
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	f043 0302 	orr.w	r3, r3, #2
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d108      	bne.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003e7e:	4b01      	ldr	r3, [pc, #4]	; (8003e84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	e00d      	b.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003e84:	40021000 	.word	0x40021000
 8003e88:	40007000 	.word	0x40007000
 8003e8c:	10908100 	.word	0x10908100
 8003e90:	2302      	movs	r3, #2
 8003e92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	fa93 f3a3 	rbit	r3, r3
 8003e9a:	617b      	str	r3, [r7, #20]
 8003e9c:	4b9a      	ldr	r3, [pc, #616]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	613a      	str	r2, [r7, #16]
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	fa92 f2a2 	rbit	r2, r2
 8003eaa:	60fa      	str	r2, [r7, #12]
  return result;
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	fab2 f282 	clz	r2, r2
 8003eb2:	b2d2      	uxtb	r2, r2
 8003eb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	f002 021f 	and.w	r2, r2, #31
 8003ebe:	2101      	movs	r1, #1
 8003ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0b7      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003eca:	4b8f      	ldr	r3, [pc, #572]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	498c      	ldr	r1, [pc, #560]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003edc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d105      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ee4:	4b88      	ldr	r3, [pc, #544]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ee6:	69db      	ldr	r3, [r3, #28]
 8003ee8:	4a87      	ldr	r2, [pc, #540]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003eea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0301 	and.w	r3, r3, #1
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d008      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003efc:	4b82      	ldr	r3, [pc, #520]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f00:	f023 0203 	bic.w	r2, r3, #3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	497f      	ldr	r1, [pc, #508]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d008      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f1a:	4b7b      	ldr	r3, [pc, #492]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	4978      	ldr	r1, [pc, #480]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d008      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f38:	4b73      	ldr	r3, [pc, #460]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	4970      	ldr	r1, [pc, #448]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0320 	and.w	r3, r3, #32
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d008      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f56:	4b6c      	ldr	r3, [pc, #432]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5a:	f023 0210 	bic.w	r2, r3, #16
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	4969      	ldr	r1, [pc, #420]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d008      	beq.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003f74:	4b64      	ldr	r3, [pc, #400]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f80:	4961      	ldr	r1, [pc, #388]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d008      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f92:	4b5d      	ldr	r3, [pc, #372]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f96:	f023 0220 	bic.w	r2, r3, #32
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a1b      	ldr	r3, [r3, #32]
 8003f9e:	495a      	ldr	r1, [pc, #360]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d008      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fb0:	4b55      	ldr	r3, [pc, #340]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fbc:	4952      	ldr	r1, [pc, #328]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d008      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fce:	4b4e      	ldr	r3, [pc, #312]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	494b      	ldr	r1, [pc, #300]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0310 	and.w	r3, r3, #16
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d008      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003fec:	4b46      	ldr	r3, [pc, #280]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	4943      	ldr	r1, [pc, #268]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004006:	2b00      	cmp	r3, #0
 8004008:	d008      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800400a:	4b3f      	ldr	r3, [pc, #252]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004016:	493c      	ldr	r1, [pc, #240]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004018:	4313      	orrs	r3, r2
 800401a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004024:	2b00      	cmp	r3, #0
 8004026:	d008      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004028:	4b37      	ldr	r3, [pc, #220]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800402a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004034:	4934      	ldr	r1, [pc, #208]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004036:	4313      	orrs	r3, r2
 8004038:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004042:	2b00      	cmp	r3, #0
 8004044:	d008      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004046:	4b30      	ldr	r3, [pc, #192]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800404a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004052:	492d      	ldr	r1, [pc, #180]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004054:	4313      	orrs	r3, r2
 8004056:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d008      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004064:	4b28      	ldr	r3, [pc, #160]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004068:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004070:	4925      	ldr	r1, [pc, #148]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004072:	4313      	orrs	r3, r2
 8004074:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d008      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004082:	4b21      	ldr	r3, [pc, #132]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004086:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	491e      	ldr	r1, [pc, #120]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004090:	4313      	orrs	r3, r2
 8004092:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d008      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80040a0:	4b19      	ldr	r3, [pc, #100]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80040a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ac:	4916      	ldr	r1, [pc, #88]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d008      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80040be:	4b12      	ldr	r3, [pc, #72]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80040c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ca:	490f      	ldr	r1, [pc, #60]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d008      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80040dc:	4b0a      	ldr	r3, [pc, #40]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80040de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e8:	4907      	ldr	r1, [pc, #28]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00c      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80040fa:	4b03      	ldr	r3, [pc, #12]	; (8004108 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	e002      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004106:	bf00      	nop
 8004108:	40021000 	.word	0x40021000
 800410c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800410e:	4913      	ldr	r1, [pc, #76]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004110:	4313      	orrs	r3, r2
 8004112:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d008      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004120:	4b0e      	ldr	r3, [pc, #56]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004124:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412c:	490b      	ldr	r1, [pc, #44]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800412e:	4313      	orrs	r3, r2
 8004130:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d008      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800413e:	4b07      	ldr	r3, [pc, #28]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004142:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800414a:	4904      	ldr	r1, [pc, #16]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800414c:	4313      	orrs	r3, r2
 800414e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3748      	adds	r7, #72	; 0x48
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40021000 	.word	0x40021000

08004160 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e040      	b.n	80041f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004176:	2b00      	cmp	r3, #0
 8004178:	d106      	bne.n	8004188 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7fd fe68 	bl	8001e58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2224      	movs	r2, #36	; 0x24
 800418c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0201 	bic.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d002      	beq.n	80041ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 fd8c 	bl	8004cc4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 fbb5 	bl	800491c <UART_SetConfig>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e01b      	b.n	80041f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	685a      	ldr	r2, [r3, #4]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689a      	ldr	r2, [r3, #8]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80041da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f042 0201 	orr.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 fe0b 	bl	8004e08 <UART_CheckIdleState>
 80041f2:	4603      	mov	r3, r0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b08a      	sub	sp, #40	; 0x28
 8004200:	af02      	add	r7, sp, #8
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	603b      	str	r3, [r7, #0]
 8004208:	4613      	mov	r3, r2
 800420a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004210:	2b20      	cmp	r3, #32
 8004212:	d178      	bne.n	8004306 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d002      	beq.n	8004220 <HAL_UART_Transmit+0x24>
 800421a:	88fb      	ldrh	r3, [r7, #6]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d101      	bne.n	8004224 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e071      	b.n	8004308 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2221      	movs	r2, #33	; 0x21
 8004230:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004232:	f7fd ffdf 	bl	80021f4 <HAL_GetTick>
 8004236:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	88fa      	ldrh	r2, [r7, #6]
 800423c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	88fa      	ldrh	r2, [r7, #6]
 8004244:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004250:	d108      	bne.n	8004264 <HAL_UART_Transmit+0x68>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d104      	bne.n	8004264 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800425a:	2300      	movs	r3, #0
 800425c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	61bb      	str	r3, [r7, #24]
 8004262:	e003      	b.n	800426c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004268:	2300      	movs	r3, #0
 800426a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800426c:	e030      	b.n	80042d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	2200      	movs	r2, #0
 8004276:	2180      	movs	r1, #128	; 0x80
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f000 fe6d 	bl	8004f58 <UART_WaitOnFlagUntilTimeout>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d004      	beq.n	800428e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2220      	movs	r2, #32
 8004288:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e03c      	b.n	8004308 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10b      	bne.n	80042ac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	881a      	ldrh	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042a0:	b292      	uxth	r2, r2
 80042a2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80042a4:	69bb      	ldr	r3, [r7, #24]
 80042a6:	3302      	adds	r3, #2
 80042a8:	61bb      	str	r3, [r7, #24]
 80042aa:	e008      	b.n	80042be <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	781a      	ldrb	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	b292      	uxth	r2, r2
 80042b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	3301      	adds	r3, #1
 80042bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	3b01      	subs	r3, #1
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1c8      	bne.n	800426e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	2200      	movs	r2, #0
 80042e4:	2140      	movs	r1, #64	; 0x40
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	f000 fe36 	bl	8004f58 <UART_WaitOnFlagUntilTimeout>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d004      	beq.n	80042fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2220      	movs	r2, #32
 80042f6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e005      	b.n	8004308 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2220      	movs	r2, #32
 8004300:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004302:	2300      	movs	r3, #0
 8004304:	e000      	b.n	8004308 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004306:	2302      	movs	r3, #2
  }
}
 8004308:	4618      	mov	r0, r3
 800430a:	3720      	adds	r7, #32
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b0ba      	sub	sp, #232	; 0xe8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004336:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800433a:	f640 030f 	movw	r3, #2063	; 0x80f
 800433e:	4013      	ands	r3, r2
 8004340:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004344:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004348:	2b00      	cmp	r3, #0
 800434a:	d115      	bne.n	8004378 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800434c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004350:	f003 0320 	and.w	r3, r3, #32
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00f      	beq.n	8004378 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800435c:	f003 0320 	and.w	r3, r3, #32
 8004360:	2b00      	cmp	r3, #0
 8004362:	d009      	beq.n	8004378 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 82ab 	beq.w	80048c4 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	4798      	blx	r3
      }
      return;
 8004376:	e2a5      	b.n	80048c4 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004378:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 8117 	beq.w	80045b0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b00      	cmp	r3, #0
 800438c:	d106      	bne.n	800439c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800438e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004392:	4b85      	ldr	r3, [pc, #532]	; (80045a8 <HAL_UART_IRQHandler+0x298>)
 8004394:	4013      	ands	r3, r2
 8004396:	2b00      	cmp	r3, #0
 8004398:	f000 810a 	beq.w	80045b0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800439c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d011      	beq.n	80043cc <HAL_UART_IRQHandler+0xbc>
 80043a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00b      	beq.n	80043cc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2201      	movs	r2, #1
 80043ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043c2:	f043 0201 	orr.w	r2, r3, #1
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80043cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043d0:	f003 0302 	and.w	r3, r3, #2
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d011      	beq.n	80043fc <HAL_UART_IRQHandler+0xec>
 80043d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d00b      	beq.n	80043fc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2202      	movs	r2, #2
 80043ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043f2:	f043 0204 	orr.w	r2, r3, #4
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80043fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	2b00      	cmp	r3, #0
 8004406:	d011      	beq.n	800442c <HAL_UART_IRQHandler+0x11c>
 8004408:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00b      	beq.n	800442c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2204      	movs	r2, #4
 800441a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004422:	f043 0202 	orr.w	r2, r3, #2
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800442c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004430:	f003 0308 	and.w	r3, r3, #8
 8004434:	2b00      	cmp	r3, #0
 8004436:	d017      	beq.n	8004468 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800443c:	f003 0320 	and.w	r3, r3, #32
 8004440:	2b00      	cmp	r3, #0
 8004442:	d105      	bne.n	8004450 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004444:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004448:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00b      	beq.n	8004468 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2208      	movs	r2, #8
 8004456:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800445e:	f043 0208 	orr.w	r2, r3, #8
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800446c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004470:	2b00      	cmp	r3, #0
 8004472:	d012      	beq.n	800449a <HAL_UART_IRQHandler+0x18a>
 8004474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004478:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00c      	beq.n	800449a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004488:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004490:	f043 0220 	orr.w	r2, r3, #32
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 8211 	beq.w	80048c8 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80044a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80044aa:	f003 0320 	and.w	r3, r3, #32
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00d      	beq.n	80044ce <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80044b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80044b6:	f003 0320 	and.w	r3, r3, #32
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d007      	beq.n	80044ce <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e2:	2b40      	cmp	r3, #64	; 0x40
 80044e4:	d005      	beq.n	80044f2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80044e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80044ea:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d04f      	beq.n	8004592 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fd9d 	bl	8005032 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004502:	2b40      	cmp	r3, #64	; 0x40
 8004504:	d141      	bne.n	800458a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	3308      	adds	r3, #8
 800450c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004510:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004514:	e853 3f00 	ldrex	r3, [r3]
 8004518:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800451c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004520:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004524:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	3308      	adds	r3, #8
 800452e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004532:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004536:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800453e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004542:	e841 2300 	strex	r3, r2, [r1]
 8004546:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800454a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1d9      	bne.n	8004506 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004556:	2b00      	cmp	r3, #0
 8004558:	d013      	beq.n	8004582 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800455e:	4a13      	ldr	r2, [pc, #76]	; (80045ac <HAL_UART_IRQHandler+0x29c>)
 8004560:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004566:	4618      	mov	r0, r3
 8004568:	f7fd ff9f 	bl	80024aa <HAL_DMA_Abort_IT>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d017      	beq.n	80045a2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004576:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800457c:	4610      	mov	r0, r2
 800457e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004580:	e00f      	b.n	80045a2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f9b4 	bl	80048f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004588:	e00b      	b.n	80045a2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f9b0 	bl	80048f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004590:	e007      	b.n	80045a2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f9ac 	bl	80048f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80045a0:	e192      	b.n	80048c8 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045a2:	bf00      	nop
    return;
 80045a4:	e190      	b.n	80048c8 <HAL_UART_IRQHandler+0x5b8>
 80045a6:	bf00      	nop
 80045a8:	04000120 	.word	0x04000120
 80045ac:	080050fb 	.word	0x080050fb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	f040 814b 	bne.w	8004850 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80045ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045be:	f003 0310 	and.w	r3, r3, #16
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	f000 8144 	beq.w	8004850 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80045c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045cc:	f003 0310 	and.w	r3, r3, #16
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	f000 813d 	beq.w	8004850 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2210      	movs	r2, #16
 80045dc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e8:	2b40      	cmp	r3, #64	; 0x40
 80045ea:	f040 80b5 	bne.w	8004758 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80045fa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 8164 	beq.w	80048cc <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800460a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800460e:	429a      	cmp	r2, r3
 8004610:	f080 815c 	bcs.w	80048cc <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800461a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	2b20      	cmp	r3, #32
 8004626:	f000 8086 	beq.w	8004736 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004632:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004636:	e853 3f00 	ldrex	r3, [r3]
 800463a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800463e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004642:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004646:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	461a      	mov	r2, r3
 8004650:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004654:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004658:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004660:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004664:	e841 2300 	strex	r3, r2, [r1]
 8004668:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800466c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1da      	bne.n	800462a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	3308      	adds	r3, #8
 800467a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800467e:	e853 3f00 	ldrex	r3, [r3]
 8004682:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004684:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004686:	f023 0301 	bic.w	r3, r3, #1
 800468a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3308      	adds	r3, #8
 8004694:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004698:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800469c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800469e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80046a0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80046a4:	e841 2300 	strex	r3, r2, [r1]
 80046a8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80046aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1e1      	bne.n	8004674 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	3308      	adds	r3, #8
 80046b6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80046ba:	e853 3f00 	ldrex	r3, [r3]
 80046be:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80046c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	3308      	adds	r3, #8
 80046d0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80046d4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80046d6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80046da:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80046dc:	e841 2300 	strex	r3, r2, [r1]
 80046e0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80046e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1e3      	bne.n	80046b0 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2220      	movs	r2, #32
 80046ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046fe:	e853 3f00 	ldrex	r3, [r3]
 8004702:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004704:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004706:	f023 0310 	bic.w	r3, r3, #16
 800470a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	461a      	mov	r2, r3
 8004714:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004718:	65bb      	str	r3, [r7, #88]	; 0x58
 800471a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800471c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800471e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004720:	e841 2300 	strex	r3, r2, [r1]
 8004724:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1e4      	bne.n	80046f6 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004730:	4618      	mov	r0, r3
 8004732:	f7fd fe7c 	bl	800242e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2202      	movs	r2, #2
 800473a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004748:	b29b      	uxth	r3, r3
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	b29b      	uxth	r3, r3
 800474e:	4619      	mov	r1, r3
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 f8d7 	bl	8004904 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004756:	e0b9      	b.n	80048cc <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004764:	b29b      	uxth	r3, r3
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004772:	b29b      	uxth	r3, r3
 8004774:	2b00      	cmp	r3, #0
 8004776:	f000 80ab 	beq.w	80048d0 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800477a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 80a6 	beq.w	80048d0 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800478a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800478c:	e853 3f00 	ldrex	r3, [r3]
 8004790:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004794:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004798:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	461a      	mov	r2, r3
 80047a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80047a6:	647b      	str	r3, [r7, #68]	; 0x44
 80047a8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80047ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80047ae:	e841 2300 	strex	r3, r2, [r1]
 80047b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80047b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1e4      	bne.n	8004784 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	3308      	adds	r3, #8
 80047c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c4:	e853 3f00 	ldrex	r3, [r3]
 80047c8:	623b      	str	r3, [r7, #32]
   return(result);
 80047ca:	6a3b      	ldr	r3, [r7, #32]
 80047cc:	f023 0301 	bic.w	r3, r3, #1
 80047d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	3308      	adds	r3, #8
 80047da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80047de:	633a      	str	r2, [r7, #48]	; 0x30
 80047e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80047e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047e6:	e841 2300 	strex	r3, r2, [r1]
 80047ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80047ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1e3      	bne.n	80047ba <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2220      	movs	r2, #32
 80047f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	e853 3f00 	ldrex	r3, [r3]
 8004812:	60fb      	str	r3, [r7, #12]
   return(result);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f023 0310 	bic.w	r3, r3, #16
 800481a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	461a      	mov	r2, r3
 8004824:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004828:	61fb      	str	r3, [r7, #28]
 800482a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482c:	69b9      	ldr	r1, [r7, #24]
 800482e:	69fa      	ldr	r2, [r7, #28]
 8004830:	e841 2300 	strex	r3, r2, [r1]
 8004834:	617b      	str	r3, [r7, #20]
   return(result);
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1e4      	bne.n	8004806 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2202      	movs	r2, #2
 8004840:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004842:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004846:	4619      	mov	r1, r3
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f85b 	bl	8004904 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800484e:	e03f      	b.n	80048d0 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004854:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00e      	beq.n	800487a <HAL_UART_IRQHandler+0x56a>
 800485c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004860:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d008      	beq.n	800487a <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004870:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 fc81 	bl	800517a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004878:	e02d      	b.n	80048d6 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800487a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800487e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00e      	beq.n	80048a4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800488a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800488e:	2b00      	cmp	r3, #0
 8004890:	d008      	beq.n	80048a4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004896:	2b00      	cmp	r3, #0
 8004898:	d01c      	beq.n	80048d4 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	4798      	blx	r3
    }
    return;
 80048a2:	e017      	b.n	80048d4 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80048a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d012      	beq.n	80048d6 <HAL_UART_IRQHandler+0x5c6>
 80048b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d00c      	beq.n	80048d6 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 fc32 	bl	8005126 <UART_EndTransmit_IT>
    return;
 80048c2:	e008      	b.n	80048d6 <HAL_UART_IRQHandler+0x5c6>
      return;
 80048c4:	bf00      	nop
 80048c6:	e006      	b.n	80048d6 <HAL_UART_IRQHandler+0x5c6>
    return;
 80048c8:	bf00      	nop
 80048ca:	e004      	b.n	80048d6 <HAL_UART_IRQHandler+0x5c6>
      return;
 80048cc:	bf00      	nop
 80048ce:	e002      	b.n	80048d6 <HAL_UART_IRQHandler+0x5c6>
      return;
 80048d0:	bf00      	nop
 80048d2:	e000      	b.n	80048d6 <HAL_UART_IRQHandler+0x5c6>
    return;
 80048d4:	bf00      	nop
  }

}
 80048d6:	37e8      	adds	r7, #232	; 0xe8
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80048e4:	bf00      	nop
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b088      	sub	sp, #32
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004924:	2300      	movs	r3, #0
 8004926:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	431a      	orrs	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	431a      	orrs	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	4313      	orrs	r3, r2
 800493e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	4b92      	ldr	r3, [pc, #584]	; (8004b90 <UART_SetConfig+0x274>)
 8004948:	4013      	ands	r3, r2
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6812      	ldr	r2, [r2, #0]
 800494e:	6979      	ldr	r1, [r7, #20]
 8004950:	430b      	orrs	r3, r1
 8004952:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	4313      	orrs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	430a      	orrs	r2, r1
 800498c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a80      	ldr	r2, [pc, #512]	; (8004b94 <UART_SetConfig+0x278>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d120      	bne.n	80049da <UART_SetConfig+0xbe>
 8004998:	4b7f      	ldr	r3, [pc, #508]	; (8004b98 <UART_SetConfig+0x27c>)
 800499a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499c:	f003 0303 	and.w	r3, r3, #3
 80049a0:	2b03      	cmp	r3, #3
 80049a2:	d817      	bhi.n	80049d4 <UART_SetConfig+0xb8>
 80049a4:	a201      	add	r2, pc, #4	; (adr r2, 80049ac <UART_SetConfig+0x90>)
 80049a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049aa:	bf00      	nop
 80049ac:	080049bd 	.word	0x080049bd
 80049b0:	080049c9 	.word	0x080049c9
 80049b4:	080049cf 	.word	0x080049cf
 80049b8:	080049c3 	.word	0x080049c3
 80049bc:	2301      	movs	r3, #1
 80049be:	77fb      	strb	r3, [r7, #31]
 80049c0:	e0b5      	b.n	8004b2e <UART_SetConfig+0x212>
 80049c2:	2302      	movs	r3, #2
 80049c4:	77fb      	strb	r3, [r7, #31]
 80049c6:	e0b2      	b.n	8004b2e <UART_SetConfig+0x212>
 80049c8:	2304      	movs	r3, #4
 80049ca:	77fb      	strb	r3, [r7, #31]
 80049cc:	e0af      	b.n	8004b2e <UART_SetConfig+0x212>
 80049ce:	2308      	movs	r3, #8
 80049d0:	77fb      	strb	r3, [r7, #31]
 80049d2:	e0ac      	b.n	8004b2e <UART_SetConfig+0x212>
 80049d4:	2310      	movs	r3, #16
 80049d6:	77fb      	strb	r3, [r7, #31]
 80049d8:	e0a9      	b.n	8004b2e <UART_SetConfig+0x212>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a6f      	ldr	r2, [pc, #444]	; (8004b9c <UART_SetConfig+0x280>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d124      	bne.n	8004a2e <UART_SetConfig+0x112>
 80049e4:	4b6c      	ldr	r3, [pc, #432]	; (8004b98 <UART_SetConfig+0x27c>)
 80049e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80049ec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80049f0:	d011      	beq.n	8004a16 <UART_SetConfig+0xfa>
 80049f2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80049f6:	d817      	bhi.n	8004a28 <UART_SetConfig+0x10c>
 80049f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80049fc:	d011      	beq.n	8004a22 <UART_SetConfig+0x106>
 80049fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a02:	d811      	bhi.n	8004a28 <UART_SetConfig+0x10c>
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d003      	beq.n	8004a10 <UART_SetConfig+0xf4>
 8004a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a0c:	d006      	beq.n	8004a1c <UART_SetConfig+0x100>
 8004a0e:	e00b      	b.n	8004a28 <UART_SetConfig+0x10c>
 8004a10:	2300      	movs	r3, #0
 8004a12:	77fb      	strb	r3, [r7, #31]
 8004a14:	e08b      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a16:	2302      	movs	r3, #2
 8004a18:	77fb      	strb	r3, [r7, #31]
 8004a1a:	e088      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a1c:	2304      	movs	r3, #4
 8004a1e:	77fb      	strb	r3, [r7, #31]
 8004a20:	e085      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a22:	2308      	movs	r3, #8
 8004a24:	77fb      	strb	r3, [r7, #31]
 8004a26:	e082      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a28:	2310      	movs	r3, #16
 8004a2a:	77fb      	strb	r3, [r7, #31]
 8004a2c:	e07f      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a5b      	ldr	r2, [pc, #364]	; (8004ba0 <UART_SetConfig+0x284>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d124      	bne.n	8004a82 <UART_SetConfig+0x166>
 8004a38:	4b57      	ldr	r3, [pc, #348]	; (8004b98 <UART_SetConfig+0x27c>)
 8004a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004a40:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004a44:	d011      	beq.n	8004a6a <UART_SetConfig+0x14e>
 8004a46:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004a4a:	d817      	bhi.n	8004a7c <UART_SetConfig+0x160>
 8004a4c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004a50:	d011      	beq.n	8004a76 <UART_SetConfig+0x15a>
 8004a52:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004a56:	d811      	bhi.n	8004a7c <UART_SetConfig+0x160>
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <UART_SetConfig+0x148>
 8004a5c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004a60:	d006      	beq.n	8004a70 <UART_SetConfig+0x154>
 8004a62:	e00b      	b.n	8004a7c <UART_SetConfig+0x160>
 8004a64:	2300      	movs	r3, #0
 8004a66:	77fb      	strb	r3, [r7, #31]
 8004a68:	e061      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	77fb      	strb	r3, [r7, #31]
 8004a6e:	e05e      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a70:	2304      	movs	r3, #4
 8004a72:	77fb      	strb	r3, [r7, #31]
 8004a74:	e05b      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a76:	2308      	movs	r3, #8
 8004a78:	77fb      	strb	r3, [r7, #31]
 8004a7a:	e058      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a7c:	2310      	movs	r3, #16
 8004a7e:	77fb      	strb	r3, [r7, #31]
 8004a80:	e055      	b.n	8004b2e <UART_SetConfig+0x212>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a47      	ldr	r2, [pc, #284]	; (8004ba4 <UART_SetConfig+0x288>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d124      	bne.n	8004ad6 <UART_SetConfig+0x1ba>
 8004a8c:	4b42      	ldr	r3, [pc, #264]	; (8004b98 <UART_SetConfig+0x27c>)
 8004a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a90:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004a94:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004a98:	d011      	beq.n	8004abe <UART_SetConfig+0x1a2>
 8004a9a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004a9e:	d817      	bhi.n	8004ad0 <UART_SetConfig+0x1b4>
 8004aa0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004aa4:	d011      	beq.n	8004aca <UART_SetConfig+0x1ae>
 8004aa6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004aaa:	d811      	bhi.n	8004ad0 <UART_SetConfig+0x1b4>
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d003      	beq.n	8004ab8 <UART_SetConfig+0x19c>
 8004ab0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ab4:	d006      	beq.n	8004ac4 <UART_SetConfig+0x1a8>
 8004ab6:	e00b      	b.n	8004ad0 <UART_SetConfig+0x1b4>
 8004ab8:	2300      	movs	r3, #0
 8004aba:	77fb      	strb	r3, [r7, #31]
 8004abc:	e037      	b.n	8004b2e <UART_SetConfig+0x212>
 8004abe:	2302      	movs	r3, #2
 8004ac0:	77fb      	strb	r3, [r7, #31]
 8004ac2:	e034      	b.n	8004b2e <UART_SetConfig+0x212>
 8004ac4:	2304      	movs	r3, #4
 8004ac6:	77fb      	strb	r3, [r7, #31]
 8004ac8:	e031      	b.n	8004b2e <UART_SetConfig+0x212>
 8004aca:	2308      	movs	r3, #8
 8004acc:	77fb      	strb	r3, [r7, #31]
 8004ace:	e02e      	b.n	8004b2e <UART_SetConfig+0x212>
 8004ad0:	2310      	movs	r3, #16
 8004ad2:	77fb      	strb	r3, [r7, #31]
 8004ad4:	e02b      	b.n	8004b2e <UART_SetConfig+0x212>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a33      	ldr	r2, [pc, #204]	; (8004ba8 <UART_SetConfig+0x28c>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d124      	bne.n	8004b2a <UART_SetConfig+0x20e>
 8004ae0:	4b2d      	ldr	r3, [pc, #180]	; (8004b98 <UART_SetConfig+0x27c>)
 8004ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004ae8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004aec:	d011      	beq.n	8004b12 <UART_SetConfig+0x1f6>
 8004aee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004af2:	d817      	bhi.n	8004b24 <UART_SetConfig+0x208>
 8004af4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004af8:	d011      	beq.n	8004b1e <UART_SetConfig+0x202>
 8004afa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004afe:	d811      	bhi.n	8004b24 <UART_SetConfig+0x208>
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <UART_SetConfig+0x1f0>
 8004b04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b08:	d006      	beq.n	8004b18 <UART_SetConfig+0x1fc>
 8004b0a:	e00b      	b.n	8004b24 <UART_SetConfig+0x208>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	77fb      	strb	r3, [r7, #31]
 8004b10:	e00d      	b.n	8004b2e <UART_SetConfig+0x212>
 8004b12:	2302      	movs	r3, #2
 8004b14:	77fb      	strb	r3, [r7, #31]
 8004b16:	e00a      	b.n	8004b2e <UART_SetConfig+0x212>
 8004b18:	2304      	movs	r3, #4
 8004b1a:	77fb      	strb	r3, [r7, #31]
 8004b1c:	e007      	b.n	8004b2e <UART_SetConfig+0x212>
 8004b1e:	2308      	movs	r3, #8
 8004b20:	77fb      	strb	r3, [r7, #31]
 8004b22:	e004      	b.n	8004b2e <UART_SetConfig+0x212>
 8004b24:	2310      	movs	r3, #16
 8004b26:	77fb      	strb	r3, [r7, #31]
 8004b28:	e001      	b.n	8004b2e <UART_SetConfig+0x212>
 8004b2a:	2310      	movs	r3, #16
 8004b2c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b36:	d16b      	bne.n	8004c10 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8004b38:	7ffb      	ldrb	r3, [r7, #31]
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d838      	bhi.n	8004bb0 <UART_SetConfig+0x294>
 8004b3e:	a201      	add	r2, pc, #4	; (adr r2, 8004b44 <UART_SetConfig+0x228>)
 8004b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b44:	08004b69 	.word	0x08004b69
 8004b48:	08004b71 	.word	0x08004b71
 8004b4c:	08004b79 	.word	0x08004b79
 8004b50:	08004bb1 	.word	0x08004bb1
 8004b54:	08004b7f 	.word	0x08004b7f
 8004b58:	08004bb1 	.word	0x08004bb1
 8004b5c:	08004bb1 	.word	0x08004bb1
 8004b60:	08004bb1 	.word	0x08004bb1
 8004b64:	08004b87 	.word	0x08004b87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b68:	f7ff f898 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 8004b6c:	61b8      	str	r0, [r7, #24]
        break;
 8004b6e:	e024      	b.n	8004bba <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b70:	f7ff f8b6 	bl	8003ce0 <HAL_RCC_GetPCLK2Freq>
 8004b74:	61b8      	str	r0, [r7, #24]
        break;
 8004b76:	e020      	b.n	8004bba <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b78:	4b0c      	ldr	r3, [pc, #48]	; (8004bac <UART_SetConfig+0x290>)
 8004b7a:	61bb      	str	r3, [r7, #24]
        break;
 8004b7c:	e01d      	b.n	8004bba <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b7e:	f7ff f82d 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8004b82:	61b8      	str	r0, [r7, #24]
        break;
 8004b84:	e019      	b.n	8004bba <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b8a:	61bb      	str	r3, [r7, #24]
        break;
 8004b8c:	e015      	b.n	8004bba <UART_SetConfig+0x29e>
 8004b8e:	bf00      	nop
 8004b90:	efff69f3 	.word	0xefff69f3
 8004b94:	40013800 	.word	0x40013800
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	40004400 	.word	0x40004400
 8004ba0:	40004800 	.word	0x40004800
 8004ba4:	40004c00 	.word	0x40004c00
 8004ba8:	40005000 	.word	0x40005000
 8004bac:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	77bb      	strb	r3, [r7, #30]
        break;
 8004bb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d073      	beq.n	8004ca8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	005a      	lsls	r2, r3, #1
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	085b      	lsrs	r3, r3, #1
 8004bca:	441a      	add	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	2b0f      	cmp	r3, #15
 8004bda:	d916      	bls.n	8004c0a <UART_SetConfig+0x2ee>
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004be2:	d212      	bcs.n	8004c0a <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	f023 030f 	bic.w	r3, r3, #15
 8004bec:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	085b      	lsrs	r3, r3, #1
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	f003 0307 	and.w	r3, r3, #7
 8004bf8:	b29a      	uxth	r2, r3
 8004bfa:	89fb      	ldrh	r3, [r7, #14]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	89fa      	ldrh	r2, [r7, #14]
 8004c06:	60da      	str	r2, [r3, #12]
 8004c08:	e04e      	b.n	8004ca8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	77bb      	strb	r3, [r7, #30]
 8004c0e:	e04b      	b.n	8004ca8 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c10:	7ffb      	ldrb	r3, [r7, #31]
 8004c12:	2b08      	cmp	r3, #8
 8004c14:	d827      	bhi.n	8004c66 <UART_SetConfig+0x34a>
 8004c16:	a201      	add	r2, pc, #4	; (adr r2, 8004c1c <UART_SetConfig+0x300>)
 8004c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1c:	08004c41 	.word	0x08004c41
 8004c20:	08004c49 	.word	0x08004c49
 8004c24:	08004c51 	.word	0x08004c51
 8004c28:	08004c67 	.word	0x08004c67
 8004c2c:	08004c57 	.word	0x08004c57
 8004c30:	08004c67 	.word	0x08004c67
 8004c34:	08004c67 	.word	0x08004c67
 8004c38:	08004c67 	.word	0x08004c67
 8004c3c:	08004c5f 	.word	0x08004c5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c40:	f7ff f82c 	bl	8003c9c <HAL_RCC_GetPCLK1Freq>
 8004c44:	61b8      	str	r0, [r7, #24]
        break;
 8004c46:	e013      	b.n	8004c70 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c48:	f7ff f84a 	bl	8003ce0 <HAL_RCC_GetPCLK2Freq>
 8004c4c:	61b8      	str	r0, [r7, #24]
        break;
 8004c4e:	e00f      	b.n	8004c70 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c50:	4b1b      	ldr	r3, [pc, #108]	; (8004cc0 <UART_SetConfig+0x3a4>)
 8004c52:	61bb      	str	r3, [r7, #24]
        break;
 8004c54:	e00c      	b.n	8004c70 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c56:	f7fe ffc1 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8004c5a:	61b8      	str	r0, [r7, #24]
        break;
 8004c5c:	e008      	b.n	8004c70 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c62:	61bb      	str	r3, [r7, #24]
        break;
 8004c64:	e004      	b.n	8004c70 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004c66:	2300      	movs	r3, #0
 8004c68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	77bb      	strb	r3, [r7, #30]
        break;
 8004c6e:	bf00      	nop
    }

    if (pclk != 0U)
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d018      	beq.n	8004ca8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	085a      	lsrs	r2, r3, #1
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	441a      	add	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c88:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	2b0f      	cmp	r3, #15
 8004c8e:	d909      	bls.n	8004ca4 <UART_SetConfig+0x388>
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c96:	d205      	bcs.n	8004ca4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	60da      	str	r2, [r3, #12]
 8004ca2:	e001      	b.n	8004ca8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004cb4:	7fbb      	ldrb	r3, [r7, #30]
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3720      	adds	r7, #32
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	007a1200 	.word	0x007a1200

08004cc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd0:	f003 0308 	and.w	r3, r3, #8
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00a      	beq.n	8004cee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00a      	beq.n	8004d10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d36:	f003 0304 	and.w	r3, r3, #4
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d58:	f003 0310 	and.w	r3, r3, #16
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00a      	beq.n	8004d76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7a:	f003 0320 	and.w	r3, r3, #32
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	430a      	orrs	r2, r1
 8004d96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d01a      	beq.n	8004dda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	430a      	orrs	r2, r1
 8004db8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dc2:	d10a      	bne.n	8004dda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00a      	beq.n	8004dfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	605a      	str	r2, [r3, #4]
  }
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b098      	sub	sp, #96	; 0x60
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e18:	f7fd f9ec 	bl	80021f4 <HAL_GetTick>
 8004e1c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0308 	and.w	r3, r3, #8
 8004e28:	2b08      	cmp	r3, #8
 8004e2a:	d12e      	bne.n	8004e8a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e34:	2200      	movs	r2, #0
 8004e36:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f000 f88c 	bl	8004f58 <UART_WaitOnFlagUntilTimeout>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d021      	beq.n	8004e8a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e4e:	e853 3f00 	ldrex	r3, [r3]
 8004e52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e5a:	653b      	str	r3, [r7, #80]	; 0x50
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	461a      	mov	r2, r3
 8004e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e64:	647b      	str	r3, [r7, #68]	; 0x44
 8004e66:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004e6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e6c:	e841 2300 	strex	r3, r2, [r1]
 8004e70:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e6      	bne.n	8004e46 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e86:	2303      	movs	r3, #3
 8004e88:	e062      	b.n	8004f50 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0304 	and.w	r3, r3, #4
 8004e94:	2b04      	cmp	r3, #4
 8004e96:	d149      	bne.n	8004f2c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f856 	bl	8004f58 <UART_WaitOnFlagUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d03c      	beq.n	8004f2c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eba:	e853 3f00 	ldrex	r3, [r3]
 8004ebe:	623b      	str	r3, [r7, #32]
   return(result);
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	461a      	mov	r2, r3
 8004ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ed0:	633b      	str	r3, [r7, #48]	; 0x30
 8004ed2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ed6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ed8:	e841 2300 	strex	r3, r2, [r1]
 8004edc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1e6      	bne.n	8004eb2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	3308      	adds	r3, #8
 8004eea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	e853 3f00 	ldrex	r3, [r3]
 8004ef2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f023 0301 	bic.w	r3, r3, #1
 8004efa:	64bb      	str	r3, [r7, #72]	; 0x48
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3308      	adds	r3, #8
 8004f02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f04:	61fa      	str	r2, [r7, #28]
 8004f06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f08:	69b9      	ldr	r1, [r7, #24]
 8004f0a:	69fa      	ldr	r2, [r7, #28]
 8004f0c:	e841 2300 	strex	r3, r2, [r1]
 8004f10:	617b      	str	r3, [r7, #20]
   return(result);
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1e5      	bne.n	8004ee4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e011      	b.n	8004f50 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3758      	adds	r7, #88	; 0x58
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	603b      	str	r3, [r7, #0]
 8004f64:	4613      	mov	r3, r2
 8004f66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f68:	e04f      	b.n	800500a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f70:	d04b      	beq.n	800500a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f72:	f7fd f93f 	bl	80021f4 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d302      	bcc.n	8004f88 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d101      	bne.n	8004f8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e04e      	b.n	800502a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0304 	and.w	r3, r3, #4
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d037      	beq.n	800500a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	2b80      	cmp	r3, #128	; 0x80
 8004f9e:	d034      	beq.n	800500a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	2b40      	cmp	r3, #64	; 0x40
 8004fa4:	d031      	beq.n	800500a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	69db      	ldr	r3, [r3, #28]
 8004fac:	f003 0308 	and.w	r3, r3, #8
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d110      	bne.n	8004fd6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2208      	movs	r2, #8
 8004fba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 f838 	bl	8005032 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2208      	movs	r2, #8
 8004fc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e029      	b.n	800502a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	69db      	ldr	r3, [r3, #28]
 8004fdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fe0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fe4:	d111      	bne.n	800500a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004fee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f000 f81e 	bl	8005032 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2220      	movs	r2, #32
 8004ffa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e00f      	b.n	800502a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	69da      	ldr	r2, [r3, #28]
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	4013      	ands	r3, r2
 8005014:	68ba      	ldr	r2, [r7, #8]
 8005016:	429a      	cmp	r2, r3
 8005018:	bf0c      	ite	eq
 800501a:	2301      	moveq	r3, #1
 800501c:	2300      	movne	r3, #0
 800501e:	b2db      	uxtb	r3, r3
 8005020:	461a      	mov	r2, r3
 8005022:	79fb      	ldrb	r3, [r7, #7]
 8005024:	429a      	cmp	r2, r3
 8005026:	d0a0      	beq.n	8004f6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005032:	b480      	push	{r7}
 8005034:	b095      	sub	sp, #84	; 0x54
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005042:	e853 3f00 	ldrex	r3, [r3]
 8005046:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800504a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800504e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	461a      	mov	r2, r3
 8005056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005058:	643b      	str	r3, [r7, #64]	; 0x40
 800505a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800505c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800505e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005060:	e841 2300 	strex	r3, r2, [r1]
 8005064:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1e6      	bne.n	800503a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	3308      	adds	r3, #8
 8005072:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	e853 3f00 	ldrex	r3, [r3]
 800507a:	61fb      	str	r3, [r7, #28]
   return(result);
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	f023 0301 	bic.w	r3, r3, #1
 8005082:	64bb      	str	r3, [r7, #72]	; 0x48
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3308      	adds	r3, #8
 800508a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800508c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800508e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005090:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005092:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005094:	e841 2300 	strex	r3, r2, [r1]
 8005098:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	2b00      	cmp	r3, #0
 800509e:	d1e5      	bne.n	800506c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d118      	bne.n	80050da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	e853 3f00 	ldrex	r3, [r3]
 80050b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	f023 0310 	bic.w	r3, r3, #16
 80050bc:	647b      	str	r3, [r7, #68]	; 0x44
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	461a      	mov	r2, r3
 80050c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050c6:	61bb      	str	r3, [r7, #24]
 80050c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ca:	6979      	ldr	r1, [r7, #20]
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	e841 2300 	strex	r3, r2, [r1]
 80050d2:	613b      	str	r3, [r7, #16]
   return(result);
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1e6      	bne.n	80050a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2220      	movs	r2, #32
 80050de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	669a      	str	r2, [r3, #104]	; 0x68
}
 80050ee:	bf00      	nop
 80050f0:	3754      	adds	r7, #84	; 0x54
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr

080050fa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b084      	sub	sp, #16
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005106:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f7ff fbe9 	bl	80048f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800511e:	bf00      	nop
 8005120:	3710      	adds	r7, #16
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b088      	sub	sp, #32
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	e853 3f00 	ldrex	r3, [r3]
 800513a:	60bb      	str	r3, [r7, #8]
   return(result);
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005142:	61fb      	str	r3, [r7, #28]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	461a      	mov	r2, r3
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	61bb      	str	r3, [r7, #24]
 800514e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005150:	6979      	ldr	r1, [r7, #20]
 8005152:	69ba      	ldr	r2, [r7, #24]
 8005154:	e841 2300 	strex	r3, r2, [r1]
 8005158:	613b      	str	r3, [r7, #16]
   return(result);
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d1e6      	bne.n	800512e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff fbb5 	bl	80048dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005172:	bf00      	nop
 8005174:	3720      	adds	r7, #32
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800517a:	b480      	push	{r7}
 800517c:	b083      	sub	sp, #12
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
	...

08005190 <rand>:
 8005190:	4b16      	ldr	r3, [pc, #88]	; (80051ec <rand+0x5c>)
 8005192:	b510      	push	{r4, lr}
 8005194:	681c      	ldr	r4, [r3, #0]
 8005196:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005198:	b9b3      	cbnz	r3, 80051c8 <rand+0x38>
 800519a:	2018      	movs	r0, #24
 800519c:	f001 ff3e 	bl	800701c <malloc>
 80051a0:	4602      	mov	r2, r0
 80051a2:	6320      	str	r0, [r4, #48]	; 0x30
 80051a4:	b920      	cbnz	r0, 80051b0 <rand+0x20>
 80051a6:	4b12      	ldr	r3, [pc, #72]	; (80051f0 <rand+0x60>)
 80051a8:	4812      	ldr	r0, [pc, #72]	; (80051f4 <rand+0x64>)
 80051aa:	2152      	movs	r1, #82	; 0x52
 80051ac:	f001 f850 	bl	8006250 <__assert_func>
 80051b0:	4911      	ldr	r1, [pc, #68]	; (80051f8 <rand+0x68>)
 80051b2:	4b12      	ldr	r3, [pc, #72]	; (80051fc <rand+0x6c>)
 80051b4:	e9c0 1300 	strd	r1, r3, [r0]
 80051b8:	4b11      	ldr	r3, [pc, #68]	; (8005200 <rand+0x70>)
 80051ba:	6083      	str	r3, [r0, #8]
 80051bc:	230b      	movs	r3, #11
 80051be:	8183      	strh	r3, [r0, #12]
 80051c0:	2100      	movs	r1, #0
 80051c2:	2001      	movs	r0, #1
 80051c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80051c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80051ca:	480e      	ldr	r0, [pc, #56]	; (8005204 <rand+0x74>)
 80051cc:	690b      	ldr	r3, [r1, #16]
 80051ce:	694c      	ldr	r4, [r1, #20]
 80051d0:	4a0d      	ldr	r2, [pc, #52]	; (8005208 <rand+0x78>)
 80051d2:	4358      	muls	r0, r3
 80051d4:	fb02 0004 	mla	r0, r2, r4, r0
 80051d8:	fba3 3202 	umull	r3, r2, r3, r2
 80051dc:	3301      	adds	r3, #1
 80051de:	eb40 0002 	adc.w	r0, r0, r2
 80051e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80051e6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80051ea:	bd10      	pop	{r4, pc}
 80051ec:	20000070 	.word	0x20000070
 80051f0:	08009a84 	.word	0x08009a84
 80051f4:	08009a9b 	.word	0x08009a9b
 80051f8:	abcd330e 	.word	0xabcd330e
 80051fc:	e66d1234 	.word	0xe66d1234
 8005200:	0005deec 	.word	0x0005deec
 8005204:	5851f42d 	.word	0x5851f42d
 8005208:	4c957f2d 	.word	0x4c957f2d

0800520c <__cvt>:
 800520c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005210:	ec55 4b10 	vmov	r4, r5, d0
 8005214:	2d00      	cmp	r5, #0
 8005216:	460e      	mov	r6, r1
 8005218:	4619      	mov	r1, r3
 800521a:	462b      	mov	r3, r5
 800521c:	bfbb      	ittet	lt
 800521e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005222:	461d      	movlt	r5, r3
 8005224:	2300      	movge	r3, #0
 8005226:	232d      	movlt	r3, #45	; 0x2d
 8005228:	700b      	strb	r3, [r1, #0]
 800522a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800522c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005230:	4691      	mov	r9, r2
 8005232:	f023 0820 	bic.w	r8, r3, #32
 8005236:	bfbc      	itt	lt
 8005238:	4622      	movlt	r2, r4
 800523a:	4614      	movlt	r4, r2
 800523c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005240:	d005      	beq.n	800524e <__cvt+0x42>
 8005242:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005246:	d100      	bne.n	800524a <__cvt+0x3e>
 8005248:	3601      	adds	r6, #1
 800524a:	2102      	movs	r1, #2
 800524c:	e000      	b.n	8005250 <__cvt+0x44>
 800524e:	2103      	movs	r1, #3
 8005250:	ab03      	add	r3, sp, #12
 8005252:	9301      	str	r3, [sp, #4]
 8005254:	ab02      	add	r3, sp, #8
 8005256:	9300      	str	r3, [sp, #0]
 8005258:	ec45 4b10 	vmov	d0, r4, r5
 800525c:	4653      	mov	r3, sl
 800525e:	4632      	mov	r2, r6
 8005260:	f001 f89e 	bl	80063a0 <_dtoa_r>
 8005264:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005268:	4607      	mov	r7, r0
 800526a:	d102      	bne.n	8005272 <__cvt+0x66>
 800526c:	f019 0f01 	tst.w	r9, #1
 8005270:	d022      	beq.n	80052b8 <__cvt+0xac>
 8005272:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005276:	eb07 0906 	add.w	r9, r7, r6
 800527a:	d110      	bne.n	800529e <__cvt+0x92>
 800527c:	783b      	ldrb	r3, [r7, #0]
 800527e:	2b30      	cmp	r3, #48	; 0x30
 8005280:	d10a      	bne.n	8005298 <__cvt+0x8c>
 8005282:	2200      	movs	r2, #0
 8005284:	2300      	movs	r3, #0
 8005286:	4620      	mov	r0, r4
 8005288:	4629      	mov	r1, r5
 800528a:	f7fb fc25 	bl	8000ad8 <__aeabi_dcmpeq>
 800528e:	b918      	cbnz	r0, 8005298 <__cvt+0x8c>
 8005290:	f1c6 0601 	rsb	r6, r6, #1
 8005294:	f8ca 6000 	str.w	r6, [sl]
 8005298:	f8da 3000 	ldr.w	r3, [sl]
 800529c:	4499      	add	r9, r3
 800529e:	2200      	movs	r2, #0
 80052a0:	2300      	movs	r3, #0
 80052a2:	4620      	mov	r0, r4
 80052a4:	4629      	mov	r1, r5
 80052a6:	f7fb fc17 	bl	8000ad8 <__aeabi_dcmpeq>
 80052aa:	b108      	cbz	r0, 80052b0 <__cvt+0xa4>
 80052ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80052b0:	2230      	movs	r2, #48	; 0x30
 80052b2:	9b03      	ldr	r3, [sp, #12]
 80052b4:	454b      	cmp	r3, r9
 80052b6:	d307      	bcc.n	80052c8 <__cvt+0xbc>
 80052b8:	9b03      	ldr	r3, [sp, #12]
 80052ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80052bc:	1bdb      	subs	r3, r3, r7
 80052be:	4638      	mov	r0, r7
 80052c0:	6013      	str	r3, [r2, #0]
 80052c2:	b004      	add	sp, #16
 80052c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052c8:	1c59      	adds	r1, r3, #1
 80052ca:	9103      	str	r1, [sp, #12]
 80052cc:	701a      	strb	r2, [r3, #0]
 80052ce:	e7f0      	b.n	80052b2 <__cvt+0xa6>

080052d0 <__exponent>:
 80052d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052d2:	4603      	mov	r3, r0
 80052d4:	2900      	cmp	r1, #0
 80052d6:	bfb8      	it	lt
 80052d8:	4249      	neglt	r1, r1
 80052da:	f803 2b02 	strb.w	r2, [r3], #2
 80052de:	bfb4      	ite	lt
 80052e0:	222d      	movlt	r2, #45	; 0x2d
 80052e2:	222b      	movge	r2, #43	; 0x2b
 80052e4:	2909      	cmp	r1, #9
 80052e6:	7042      	strb	r2, [r0, #1]
 80052e8:	dd2a      	ble.n	8005340 <__exponent+0x70>
 80052ea:	f10d 0207 	add.w	r2, sp, #7
 80052ee:	4617      	mov	r7, r2
 80052f0:	260a      	movs	r6, #10
 80052f2:	4694      	mov	ip, r2
 80052f4:	fb91 f5f6 	sdiv	r5, r1, r6
 80052f8:	fb06 1415 	mls	r4, r6, r5, r1
 80052fc:	3430      	adds	r4, #48	; 0x30
 80052fe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005302:	460c      	mov	r4, r1
 8005304:	2c63      	cmp	r4, #99	; 0x63
 8005306:	f102 32ff 	add.w	r2, r2, #4294967295
 800530a:	4629      	mov	r1, r5
 800530c:	dcf1      	bgt.n	80052f2 <__exponent+0x22>
 800530e:	3130      	adds	r1, #48	; 0x30
 8005310:	f1ac 0402 	sub.w	r4, ip, #2
 8005314:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005318:	1c41      	adds	r1, r0, #1
 800531a:	4622      	mov	r2, r4
 800531c:	42ba      	cmp	r2, r7
 800531e:	d30a      	bcc.n	8005336 <__exponent+0x66>
 8005320:	f10d 0209 	add.w	r2, sp, #9
 8005324:	eba2 020c 	sub.w	r2, r2, ip
 8005328:	42bc      	cmp	r4, r7
 800532a:	bf88      	it	hi
 800532c:	2200      	movhi	r2, #0
 800532e:	4413      	add	r3, r2
 8005330:	1a18      	subs	r0, r3, r0
 8005332:	b003      	add	sp, #12
 8005334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005336:	f812 5b01 	ldrb.w	r5, [r2], #1
 800533a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800533e:	e7ed      	b.n	800531c <__exponent+0x4c>
 8005340:	2330      	movs	r3, #48	; 0x30
 8005342:	3130      	adds	r1, #48	; 0x30
 8005344:	7083      	strb	r3, [r0, #2]
 8005346:	70c1      	strb	r1, [r0, #3]
 8005348:	1d03      	adds	r3, r0, #4
 800534a:	e7f1      	b.n	8005330 <__exponent+0x60>

0800534c <_printf_float>:
 800534c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005350:	ed2d 8b02 	vpush	{d8}
 8005354:	b08d      	sub	sp, #52	; 0x34
 8005356:	460c      	mov	r4, r1
 8005358:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800535c:	4616      	mov	r6, r2
 800535e:	461f      	mov	r7, r3
 8005360:	4605      	mov	r5, r0
 8005362:	f000 fef7 	bl	8006154 <_localeconv_r>
 8005366:	f8d0 a000 	ldr.w	sl, [r0]
 800536a:	4650      	mov	r0, sl
 800536c:	f7fa ff88 	bl	8000280 <strlen>
 8005370:	2300      	movs	r3, #0
 8005372:	930a      	str	r3, [sp, #40]	; 0x28
 8005374:	6823      	ldr	r3, [r4, #0]
 8005376:	9305      	str	r3, [sp, #20]
 8005378:	f8d8 3000 	ldr.w	r3, [r8]
 800537c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005380:	3307      	adds	r3, #7
 8005382:	f023 0307 	bic.w	r3, r3, #7
 8005386:	f103 0208 	add.w	r2, r3, #8
 800538a:	f8c8 2000 	str.w	r2, [r8]
 800538e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005392:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005396:	9307      	str	r3, [sp, #28]
 8005398:	f8cd 8018 	str.w	r8, [sp, #24]
 800539c:	ee08 0a10 	vmov	s16, r0
 80053a0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80053a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053a8:	4b9e      	ldr	r3, [pc, #632]	; (8005624 <_printf_float+0x2d8>)
 80053aa:	f04f 32ff 	mov.w	r2, #4294967295
 80053ae:	f7fb fbc5 	bl	8000b3c <__aeabi_dcmpun>
 80053b2:	bb88      	cbnz	r0, 8005418 <_printf_float+0xcc>
 80053b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053b8:	4b9a      	ldr	r3, [pc, #616]	; (8005624 <_printf_float+0x2d8>)
 80053ba:	f04f 32ff 	mov.w	r2, #4294967295
 80053be:	f7fb fb9f 	bl	8000b00 <__aeabi_dcmple>
 80053c2:	bb48      	cbnz	r0, 8005418 <_printf_float+0xcc>
 80053c4:	2200      	movs	r2, #0
 80053c6:	2300      	movs	r3, #0
 80053c8:	4640      	mov	r0, r8
 80053ca:	4649      	mov	r1, r9
 80053cc:	f7fb fb8e 	bl	8000aec <__aeabi_dcmplt>
 80053d0:	b110      	cbz	r0, 80053d8 <_printf_float+0x8c>
 80053d2:	232d      	movs	r3, #45	; 0x2d
 80053d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053d8:	4a93      	ldr	r2, [pc, #588]	; (8005628 <_printf_float+0x2dc>)
 80053da:	4b94      	ldr	r3, [pc, #592]	; (800562c <_printf_float+0x2e0>)
 80053dc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80053e0:	bf94      	ite	ls
 80053e2:	4690      	movls	r8, r2
 80053e4:	4698      	movhi	r8, r3
 80053e6:	2303      	movs	r3, #3
 80053e8:	6123      	str	r3, [r4, #16]
 80053ea:	9b05      	ldr	r3, [sp, #20]
 80053ec:	f023 0304 	bic.w	r3, r3, #4
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	f04f 0900 	mov.w	r9, #0
 80053f6:	9700      	str	r7, [sp, #0]
 80053f8:	4633      	mov	r3, r6
 80053fa:	aa0b      	add	r2, sp, #44	; 0x2c
 80053fc:	4621      	mov	r1, r4
 80053fe:	4628      	mov	r0, r5
 8005400:	f000 f9da 	bl	80057b8 <_printf_common>
 8005404:	3001      	adds	r0, #1
 8005406:	f040 8090 	bne.w	800552a <_printf_float+0x1de>
 800540a:	f04f 30ff 	mov.w	r0, #4294967295
 800540e:	b00d      	add	sp, #52	; 0x34
 8005410:	ecbd 8b02 	vpop	{d8}
 8005414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005418:	4642      	mov	r2, r8
 800541a:	464b      	mov	r3, r9
 800541c:	4640      	mov	r0, r8
 800541e:	4649      	mov	r1, r9
 8005420:	f7fb fb8c 	bl	8000b3c <__aeabi_dcmpun>
 8005424:	b140      	cbz	r0, 8005438 <_printf_float+0xec>
 8005426:	464b      	mov	r3, r9
 8005428:	2b00      	cmp	r3, #0
 800542a:	bfbc      	itt	lt
 800542c:	232d      	movlt	r3, #45	; 0x2d
 800542e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005432:	4a7f      	ldr	r2, [pc, #508]	; (8005630 <_printf_float+0x2e4>)
 8005434:	4b7f      	ldr	r3, [pc, #508]	; (8005634 <_printf_float+0x2e8>)
 8005436:	e7d1      	b.n	80053dc <_printf_float+0x90>
 8005438:	6863      	ldr	r3, [r4, #4]
 800543a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800543e:	9206      	str	r2, [sp, #24]
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	d13f      	bne.n	80054c4 <_printf_float+0x178>
 8005444:	2306      	movs	r3, #6
 8005446:	6063      	str	r3, [r4, #4]
 8005448:	9b05      	ldr	r3, [sp, #20]
 800544a:	6861      	ldr	r1, [r4, #4]
 800544c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005450:	2300      	movs	r3, #0
 8005452:	9303      	str	r3, [sp, #12]
 8005454:	ab0a      	add	r3, sp, #40	; 0x28
 8005456:	e9cd b301 	strd	fp, r3, [sp, #4]
 800545a:	ab09      	add	r3, sp, #36	; 0x24
 800545c:	ec49 8b10 	vmov	d0, r8, r9
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	6022      	str	r2, [r4, #0]
 8005464:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005468:	4628      	mov	r0, r5
 800546a:	f7ff fecf 	bl	800520c <__cvt>
 800546e:	9b06      	ldr	r3, [sp, #24]
 8005470:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005472:	2b47      	cmp	r3, #71	; 0x47
 8005474:	4680      	mov	r8, r0
 8005476:	d108      	bne.n	800548a <_printf_float+0x13e>
 8005478:	1cc8      	adds	r0, r1, #3
 800547a:	db02      	blt.n	8005482 <_printf_float+0x136>
 800547c:	6863      	ldr	r3, [r4, #4]
 800547e:	4299      	cmp	r1, r3
 8005480:	dd41      	ble.n	8005506 <_printf_float+0x1ba>
 8005482:	f1ab 0302 	sub.w	r3, fp, #2
 8005486:	fa5f fb83 	uxtb.w	fp, r3
 800548a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800548e:	d820      	bhi.n	80054d2 <_printf_float+0x186>
 8005490:	3901      	subs	r1, #1
 8005492:	465a      	mov	r2, fp
 8005494:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005498:	9109      	str	r1, [sp, #36]	; 0x24
 800549a:	f7ff ff19 	bl	80052d0 <__exponent>
 800549e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054a0:	1813      	adds	r3, r2, r0
 80054a2:	2a01      	cmp	r2, #1
 80054a4:	4681      	mov	r9, r0
 80054a6:	6123      	str	r3, [r4, #16]
 80054a8:	dc02      	bgt.n	80054b0 <_printf_float+0x164>
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	07d2      	lsls	r2, r2, #31
 80054ae:	d501      	bpl.n	80054b4 <_printf_float+0x168>
 80054b0:	3301      	adds	r3, #1
 80054b2:	6123      	str	r3, [r4, #16]
 80054b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d09c      	beq.n	80053f6 <_printf_float+0xaa>
 80054bc:	232d      	movs	r3, #45	; 0x2d
 80054be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054c2:	e798      	b.n	80053f6 <_printf_float+0xaa>
 80054c4:	9a06      	ldr	r2, [sp, #24]
 80054c6:	2a47      	cmp	r2, #71	; 0x47
 80054c8:	d1be      	bne.n	8005448 <_printf_float+0xfc>
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d1bc      	bne.n	8005448 <_printf_float+0xfc>
 80054ce:	2301      	movs	r3, #1
 80054d0:	e7b9      	b.n	8005446 <_printf_float+0xfa>
 80054d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80054d6:	d118      	bne.n	800550a <_printf_float+0x1be>
 80054d8:	2900      	cmp	r1, #0
 80054da:	6863      	ldr	r3, [r4, #4]
 80054dc:	dd0b      	ble.n	80054f6 <_printf_float+0x1aa>
 80054de:	6121      	str	r1, [r4, #16]
 80054e0:	b913      	cbnz	r3, 80054e8 <_printf_float+0x19c>
 80054e2:	6822      	ldr	r2, [r4, #0]
 80054e4:	07d0      	lsls	r0, r2, #31
 80054e6:	d502      	bpl.n	80054ee <_printf_float+0x1a2>
 80054e8:	3301      	adds	r3, #1
 80054ea:	440b      	add	r3, r1
 80054ec:	6123      	str	r3, [r4, #16]
 80054ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80054f0:	f04f 0900 	mov.w	r9, #0
 80054f4:	e7de      	b.n	80054b4 <_printf_float+0x168>
 80054f6:	b913      	cbnz	r3, 80054fe <_printf_float+0x1b2>
 80054f8:	6822      	ldr	r2, [r4, #0]
 80054fa:	07d2      	lsls	r2, r2, #31
 80054fc:	d501      	bpl.n	8005502 <_printf_float+0x1b6>
 80054fe:	3302      	adds	r3, #2
 8005500:	e7f4      	b.n	80054ec <_printf_float+0x1a0>
 8005502:	2301      	movs	r3, #1
 8005504:	e7f2      	b.n	80054ec <_printf_float+0x1a0>
 8005506:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800550a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800550c:	4299      	cmp	r1, r3
 800550e:	db05      	blt.n	800551c <_printf_float+0x1d0>
 8005510:	6823      	ldr	r3, [r4, #0]
 8005512:	6121      	str	r1, [r4, #16]
 8005514:	07d8      	lsls	r0, r3, #31
 8005516:	d5ea      	bpl.n	80054ee <_printf_float+0x1a2>
 8005518:	1c4b      	adds	r3, r1, #1
 800551a:	e7e7      	b.n	80054ec <_printf_float+0x1a0>
 800551c:	2900      	cmp	r1, #0
 800551e:	bfd4      	ite	le
 8005520:	f1c1 0202 	rsble	r2, r1, #2
 8005524:	2201      	movgt	r2, #1
 8005526:	4413      	add	r3, r2
 8005528:	e7e0      	b.n	80054ec <_printf_float+0x1a0>
 800552a:	6823      	ldr	r3, [r4, #0]
 800552c:	055a      	lsls	r2, r3, #21
 800552e:	d407      	bmi.n	8005540 <_printf_float+0x1f4>
 8005530:	6923      	ldr	r3, [r4, #16]
 8005532:	4642      	mov	r2, r8
 8005534:	4631      	mov	r1, r6
 8005536:	4628      	mov	r0, r5
 8005538:	47b8      	blx	r7
 800553a:	3001      	adds	r0, #1
 800553c:	d12c      	bne.n	8005598 <_printf_float+0x24c>
 800553e:	e764      	b.n	800540a <_printf_float+0xbe>
 8005540:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005544:	f240 80e0 	bls.w	8005708 <_printf_float+0x3bc>
 8005548:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800554c:	2200      	movs	r2, #0
 800554e:	2300      	movs	r3, #0
 8005550:	f7fb fac2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005554:	2800      	cmp	r0, #0
 8005556:	d034      	beq.n	80055c2 <_printf_float+0x276>
 8005558:	4a37      	ldr	r2, [pc, #220]	; (8005638 <_printf_float+0x2ec>)
 800555a:	2301      	movs	r3, #1
 800555c:	4631      	mov	r1, r6
 800555e:	4628      	mov	r0, r5
 8005560:	47b8      	blx	r7
 8005562:	3001      	adds	r0, #1
 8005564:	f43f af51 	beq.w	800540a <_printf_float+0xbe>
 8005568:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800556c:	429a      	cmp	r2, r3
 800556e:	db02      	blt.n	8005576 <_printf_float+0x22a>
 8005570:	6823      	ldr	r3, [r4, #0]
 8005572:	07d8      	lsls	r0, r3, #31
 8005574:	d510      	bpl.n	8005598 <_printf_float+0x24c>
 8005576:	ee18 3a10 	vmov	r3, s16
 800557a:	4652      	mov	r2, sl
 800557c:	4631      	mov	r1, r6
 800557e:	4628      	mov	r0, r5
 8005580:	47b8      	blx	r7
 8005582:	3001      	adds	r0, #1
 8005584:	f43f af41 	beq.w	800540a <_printf_float+0xbe>
 8005588:	f04f 0800 	mov.w	r8, #0
 800558c:	f104 091a 	add.w	r9, r4, #26
 8005590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005592:	3b01      	subs	r3, #1
 8005594:	4543      	cmp	r3, r8
 8005596:	dc09      	bgt.n	80055ac <_printf_float+0x260>
 8005598:	6823      	ldr	r3, [r4, #0]
 800559a:	079b      	lsls	r3, r3, #30
 800559c:	f100 8107 	bmi.w	80057ae <_printf_float+0x462>
 80055a0:	68e0      	ldr	r0, [r4, #12]
 80055a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055a4:	4298      	cmp	r0, r3
 80055a6:	bfb8      	it	lt
 80055a8:	4618      	movlt	r0, r3
 80055aa:	e730      	b.n	800540e <_printf_float+0xc2>
 80055ac:	2301      	movs	r3, #1
 80055ae:	464a      	mov	r2, r9
 80055b0:	4631      	mov	r1, r6
 80055b2:	4628      	mov	r0, r5
 80055b4:	47b8      	blx	r7
 80055b6:	3001      	adds	r0, #1
 80055b8:	f43f af27 	beq.w	800540a <_printf_float+0xbe>
 80055bc:	f108 0801 	add.w	r8, r8, #1
 80055c0:	e7e6      	b.n	8005590 <_printf_float+0x244>
 80055c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	dc39      	bgt.n	800563c <_printf_float+0x2f0>
 80055c8:	4a1b      	ldr	r2, [pc, #108]	; (8005638 <_printf_float+0x2ec>)
 80055ca:	2301      	movs	r3, #1
 80055cc:	4631      	mov	r1, r6
 80055ce:	4628      	mov	r0, r5
 80055d0:	47b8      	blx	r7
 80055d2:	3001      	adds	r0, #1
 80055d4:	f43f af19 	beq.w	800540a <_printf_float+0xbe>
 80055d8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80055dc:	4313      	orrs	r3, r2
 80055de:	d102      	bne.n	80055e6 <_printf_float+0x29a>
 80055e0:	6823      	ldr	r3, [r4, #0]
 80055e2:	07d9      	lsls	r1, r3, #31
 80055e4:	d5d8      	bpl.n	8005598 <_printf_float+0x24c>
 80055e6:	ee18 3a10 	vmov	r3, s16
 80055ea:	4652      	mov	r2, sl
 80055ec:	4631      	mov	r1, r6
 80055ee:	4628      	mov	r0, r5
 80055f0:	47b8      	blx	r7
 80055f2:	3001      	adds	r0, #1
 80055f4:	f43f af09 	beq.w	800540a <_printf_float+0xbe>
 80055f8:	f04f 0900 	mov.w	r9, #0
 80055fc:	f104 0a1a 	add.w	sl, r4, #26
 8005600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005602:	425b      	negs	r3, r3
 8005604:	454b      	cmp	r3, r9
 8005606:	dc01      	bgt.n	800560c <_printf_float+0x2c0>
 8005608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800560a:	e792      	b.n	8005532 <_printf_float+0x1e6>
 800560c:	2301      	movs	r3, #1
 800560e:	4652      	mov	r2, sl
 8005610:	4631      	mov	r1, r6
 8005612:	4628      	mov	r0, r5
 8005614:	47b8      	blx	r7
 8005616:	3001      	adds	r0, #1
 8005618:	f43f aef7 	beq.w	800540a <_printf_float+0xbe>
 800561c:	f109 0901 	add.w	r9, r9, #1
 8005620:	e7ee      	b.n	8005600 <_printf_float+0x2b4>
 8005622:	bf00      	nop
 8005624:	7fefffff 	.word	0x7fefffff
 8005628:	08009af3 	.word	0x08009af3
 800562c:	08009af7 	.word	0x08009af7
 8005630:	08009afb 	.word	0x08009afb
 8005634:	08009aff 	.word	0x08009aff
 8005638:	08009b03 	.word	0x08009b03
 800563c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800563e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005640:	429a      	cmp	r2, r3
 8005642:	bfa8      	it	ge
 8005644:	461a      	movge	r2, r3
 8005646:	2a00      	cmp	r2, #0
 8005648:	4691      	mov	r9, r2
 800564a:	dc37      	bgt.n	80056bc <_printf_float+0x370>
 800564c:	f04f 0b00 	mov.w	fp, #0
 8005650:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005654:	f104 021a 	add.w	r2, r4, #26
 8005658:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800565a:	9305      	str	r3, [sp, #20]
 800565c:	eba3 0309 	sub.w	r3, r3, r9
 8005660:	455b      	cmp	r3, fp
 8005662:	dc33      	bgt.n	80056cc <_printf_float+0x380>
 8005664:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005668:	429a      	cmp	r2, r3
 800566a:	db3b      	blt.n	80056e4 <_printf_float+0x398>
 800566c:	6823      	ldr	r3, [r4, #0]
 800566e:	07da      	lsls	r2, r3, #31
 8005670:	d438      	bmi.n	80056e4 <_printf_float+0x398>
 8005672:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005676:	eba2 0903 	sub.w	r9, r2, r3
 800567a:	9b05      	ldr	r3, [sp, #20]
 800567c:	1ad2      	subs	r2, r2, r3
 800567e:	4591      	cmp	r9, r2
 8005680:	bfa8      	it	ge
 8005682:	4691      	movge	r9, r2
 8005684:	f1b9 0f00 	cmp.w	r9, #0
 8005688:	dc35      	bgt.n	80056f6 <_printf_float+0x3aa>
 800568a:	f04f 0800 	mov.w	r8, #0
 800568e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005692:	f104 0a1a 	add.w	sl, r4, #26
 8005696:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800569a:	1a9b      	subs	r3, r3, r2
 800569c:	eba3 0309 	sub.w	r3, r3, r9
 80056a0:	4543      	cmp	r3, r8
 80056a2:	f77f af79 	ble.w	8005598 <_printf_float+0x24c>
 80056a6:	2301      	movs	r3, #1
 80056a8:	4652      	mov	r2, sl
 80056aa:	4631      	mov	r1, r6
 80056ac:	4628      	mov	r0, r5
 80056ae:	47b8      	blx	r7
 80056b0:	3001      	adds	r0, #1
 80056b2:	f43f aeaa 	beq.w	800540a <_printf_float+0xbe>
 80056b6:	f108 0801 	add.w	r8, r8, #1
 80056ba:	e7ec      	b.n	8005696 <_printf_float+0x34a>
 80056bc:	4613      	mov	r3, r2
 80056be:	4631      	mov	r1, r6
 80056c0:	4642      	mov	r2, r8
 80056c2:	4628      	mov	r0, r5
 80056c4:	47b8      	blx	r7
 80056c6:	3001      	adds	r0, #1
 80056c8:	d1c0      	bne.n	800564c <_printf_float+0x300>
 80056ca:	e69e      	b.n	800540a <_printf_float+0xbe>
 80056cc:	2301      	movs	r3, #1
 80056ce:	4631      	mov	r1, r6
 80056d0:	4628      	mov	r0, r5
 80056d2:	9205      	str	r2, [sp, #20]
 80056d4:	47b8      	blx	r7
 80056d6:	3001      	adds	r0, #1
 80056d8:	f43f ae97 	beq.w	800540a <_printf_float+0xbe>
 80056dc:	9a05      	ldr	r2, [sp, #20]
 80056de:	f10b 0b01 	add.w	fp, fp, #1
 80056e2:	e7b9      	b.n	8005658 <_printf_float+0x30c>
 80056e4:	ee18 3a10 	vmov	r3, s16
 80056e8:	4652      	mov	r2, sl
 80056ea:	4631      	mov	r1, r6
 80056ec:	4628      	mov	r0, r5
 80056ee:	47b8      	blx	r7
 80056f0:	3001      	adds	r0, #1
 80056f2:	d1be      	bne.n	8005672 <_printf_float+0x326>
 80056f4:	e689      	b.n	800540a <_printf_float+0xbe>
 80056f6:	9a05      	ldr	r2, [sp, #20]
 80056f8:	464b      	mov	r3, r9
 80056fa:	4442      	add	r2, r8
 80056fc:	4631      	mov	r1, r6
 80056fe:	4628      	mov	r0, r5
 8005700:	47b8      	blx	r7
 8005702:	3001      	adds	r0, #1
 8005704:	d1c1      	bne.n	800568a <_printf_float+0x33e>
 8005706:	e680      	b.n	800540a <_printf_float+0xbe>
 8005708:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800570a:	2a01      	cmp	r2, #1
 800570c:	dc01      	bgt.n	8005712 <_printf_float+0x3c6>
 800570e:	07db      	lsls	r3, r3, #31
 8005710:	d53a      	bpl.n	8005788 <_printf_float+0x43c>
 8005712:	2301      	movs	r3, #1
 8005714:	4642      	mov	r2, r8
 8005716:	4631      	mov	r1, r6
 8005718:	4628      	mov	r0, r5
 800571a:	47b8      	blx	r7
 800571c:	3001      	adds	r0, #1
 800571e:	f43f ae74 	beq.w	800540a <_printf_float+0xbe>
 8005722:	ee18 3a10 	vmov	r3, s16
 8005726:	4652      	mov	r2, sl
 8005728:	4631      	mov	r1, r6
 800572a:	4628      	mov	r0, r5
 800572c:	47b8      	blx	r7
 800572e:	3001      	adds	r0, #1
 8005730:	f43f ae6b 	beq.w	800540a <_printf_float+0xbe>
 8005734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005738:	2200      	movs	r2, #0
 800573a:	2300      	movs	r3, #0
 800573c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005740:	f7fb f9ca 	bl	8000ad8 <__aeabi_dcmpeq>
 8005744:	b9d8      	cbnz	r0, 800577e <_printf_float+0x432>
 8005746:	f10a 33ff 	add.w	r3, sl, #4294967295
 800574a:	f108 0201 	add.w	r2, r8, #1
 800574e:	4631      	mov	r1, r6
 8005750:	4628      	mov	r0, r5
 8005752:	47b8      	blx	r7
 8005754:	3001      	adds	r0, #1
 8005756:	d10e      	bne.n	8005776 <_printf_float+0x42a>
 8005758:	e657      	b.n	800540a <_printf_float+0xbe>
 800575a:	2301      	movs	r3, #1
 800575c:	4652      	mov	r2, sl
 800575e:	4631      	mov	r1, r6
 8005760:	4628      	mov	r0, r5
 8005762:	47b8      	blx	r7
 8005764:	3001      	adds	r0, #1
 8005766:	f43f ae50 	beq.w	800540a <_printf_float+0xbe>
 800576a:	f108 0801 	add.w	r8, r8, #1
 800576e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005770:	3b01      	subs	r3, #1
 8005772:	4543      	cmp	r3, r8
 8005774:	dcf1      	bgt.n	800575a <_printf_float+0x40e>
 8005776:	464b      	mov	r3, r9
 8005778:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800577c:	e6da      	b.n	8005534 <_printf_float+0x1e8>
 800577e:	f04f 0800 	mov.w	r8, #0
 8005782:	f104 0a1a 	add.w	sl, r4, #26
 8005786:	e7f2      	b.n	800576e <_printf_float+0x422>
 8005788:	2301      	movs	r3, #1
 800578a:	4642      	mov	r2, r8
 800578c:	e7df      	b.n	800574e <_printf_float+0x402>
 800578e:	2301      	movs	r3, #1
 8005790:	464a      	mov	r2, r9
 8005792:	4631      	mov	r1, r6
 8005794:	4628      	mov	r0, r5
 8005796:	47b8      	blx	r7
 8005798:	3001      	adds	r0, #1
 800579a:	f43f ae36 	beq.w	800540a <_printf_float+0xbe>
 800579e:	f108 0801 	add.w	r8, r8, #1
 80057a2:	68e3      	ldr	r3, [r4, #12]
 80057a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80057a6:	1a5b      	subs	r3, r3, r1
 80057a8:	4543      	cmp	r3, r8
 80057aa:	dcf0      	bgt.n	800578e <_printf_float+0x442>
 80057ac:	e6f8      	b.n	80055a0 <_printf_float+0x254>
 80057ae:	f04f 0800 	mov.w	r8, #0
 80057b2:	f104 0919 	add.w	r9, r4, #25
 80057b6:	e7f4      	b.n	80057a2 <_printf_float+0x456>

080057b8 <_printf_common>:
 80057b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057bc:	4616      	mov	r6, r2
 80057be:	4699      	mov	r9, r3
 80057c0:	688a      	ldr	r2, [r1, #8]
 80057c2:	690b      	ldr	r3, [r1, #16]
 80057c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057c8:	4293      	cmp	r3, r2
 80057ca:	bfb8      	it	lt
 80057cc:	4613      	movlt	r3, r2
 80057ce:	6033      	str	r3, [r6, #0]
 80057d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057d4:	4607      	mov	r7, r0
 80057d6:	460c      	mov	r4, r1
 80057d8:	b10a      	cbz	r2, 80057de <_printf_common+0x26>
 80057da:	3301      	adds	r3, #1
 80057dc:	6033      	str	r3, [r6, #0]
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	0699      	lsls	r1, r3, #26
 80057e2:	bf42      	ittt	mi
 80057e4:	6833      	ldrmi	r3, [r6, #0]
 80057e6:	3302      	addmi	r3, #2
 80057e8:	6033      	strmi	r3, [r6, #0]
 80057ea:	6825      	ldr	r5, [r4, #0]
 80057ec:	f015 0506 	ands.w	r5, r5, #6
 80057f0:	d106      	bne.n	8005800 <_printf_common+0x48>
 80057f2:	f104 0a19 	add.w	sl, r4, #25
 80057f6:	68e3      	ldr	r3, [r4, #12]
 80057f8:	6832      	ldr	r2, [r6, #0]
 80057fa:	1a9b      	subs	r3, r3, r2
 80057fc:	42ab      	cmp	r3, r5
 80057fe:	dc26      	bgt.n	800584e <_printf_common+0x96>
 8005800:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005804:	1e13      	subs	r3, r2, #0
 8005806:	6822      	ldr	r2, [r4, #0]
 8005808:	bf18      	it	ne
 800580a:	2301      	movne	r3, #1
 800580c:	0692      	lsls	r2, r2, #26
 800580e:	d42b      	bmi.n	8005868 <_printf_common+0xb0>
 8005810:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005814:	4649      	mov	r1, r9
 8005816:	4638      	mov	r0, r7
 8005818:	47c0      	blx	r8
 800581a:	3001      	adds	r0, #1
 800581c:	d01e      	beq.n	800585c <_printf_common+0xa4>
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	6922      	ldr	r2, [r4, #16]
 8005822:	f003 0306 	and.w	r3, r3, #6
 8005826:	2b04      	cmp	r3, #4
 8005828:	bf02      	ittt	eq
 800582a:	68e5      	ldreq	r5, [r4, #12]
 800582c:	6833      	ldreq	r3, [r6, #0]
 800582e:	1aed      	subeq	r5, r5, r3
 8005830:	68a3      	ldr	r3, [r4, #8]
 8005832:	bf0c      	ite	eq
 8005834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005838:	2500      	movne	r5, #0
 800583a:	4293      	cmp	r3, r2
 800583c:	bfc4      	itt	gt
 800583e:	1a9b      	subgt	r3, r3, r2
 8005840:	18ed      	addgt	r5, r5, r3
 8005842:	2600      	movs	r6, #0
 8005844:	341a      	adds	r4, #26
 8005846:	42b5      	cmp	r5, r6
 8005848:	d11a      	bne.n	8005880 <_printf_common+0xc8>
 800584a:	2000      	movs	r0, #0
 800584c:	e008      	b.n	8005860 <_printf_common+0xa8>
 800584e:	2301      	movs	r3, #1
 8005850:	4652      	mov	r2, sl
 8005852:	4649      	mov	r1, r9
 8005854:	4638      	mov	r0, r7
 8005856:	47c0      	blx	r8
 8005858:	3001      	adds	r0, #1
 800585a:	d103      	bne.n	8005864 <_printf_common+0xac>
 800585c:	f04f 30ff 	mov.w	r0, #4294967295
 8005860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005864:	3501      	adds	r5, #1
 8005866:	e7c6      	b.n	80057f6 <_printf_common+0x3e>
 8005868:	18e1      	adds	r1, r4, r3
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	2030      	movs	r0, #48	; 0x30
 800586e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005872:	4422      	add	r2, r4
 8005874:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005878:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800587c:	3302      	adds	r3, #2
 800587e:	e7c7      	b.n	8005810 <_printf_common+0x58>
 8005880:	2301      	movs	r3, #1
 8005882:	4622      	mov	r2, r4
 8005884:	4649      	mov	r1, r9
 8005886:	4638      	mov	r0, r7
 8005888:	47c0      	blx	r8
 800588a:	3001      	adds	r0, #1
 800588c:	d0e6      	beq.n	800585c <_printf_common+0xa4>
 800588e:	3601      	adds	r6, #1
 8005890:	e7d9      	b.n	8005846 <_printf_common+0x8e>
	...

08005894 <_printf_i>:
 8005894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005898:	7e0f      	ldrb	r7, [r1, #24]
 800589a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800589c:	2f78      	cmp	r7, #120	; 0x78
 800589e:	4691      	mov	r9, r2
 80058a0:	4680      	mov	r8, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	469a      	mov	sl, r3
 80058a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058aa:	d807      	bhi.n	80058bc <_printf_i+0x28>
 80058ac:	2f62      	cmp	r7, #98	; 0x62
 80058ae:	d80a      	bhi.n	80058c6 <_printf_i+0x32>
 80058b0:	2f00      	cmp	r7, #0
 80058b2:	f000 80d4 	beq.w	8005a5e <_printf_i+0x1ca>
 80058b6:	2f58      	cmp	r7, #88	; 0x58
 80058b8:	f000 80c0 	beq.w	8005a3c <_printf_i+0x1a8>
 80058bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058c4:	e03a      	b.n	800593c <_printf_i+0xa8>
 80058c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058ca:	2b15      	cmp	r3, #21
 80058cc:	d8f6      	bhi.n	80058bc <_printf_i+0x28>
 80058ce:	a101      	add	r1, pc, #4	; (adr r1, 80058d4 <_printf_i+0x40>)
 80058d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058d4:	0800592d 	.word	0x0800592d
 80058d8:	08005941 	.word	0x08005941
 80058dc:	080058bd 	.word	0x080058bd
 80058e0:	080058bd 	.word	0x080058bd
 80058e4:	080058bd 	.word	0x080058bd
 80058e8:	080058bd 	.word	0x080058bd
 80058ec:	08005941 	.word	0x08005941
 80058f0:	080058bd 	.word	0x080058bd
 80058f4:	080058bd 	.word	0x080058bd
 80058f8:	080058bd 	.word	0x080058bd
 80058fc:	080058bd 	.word	0x080058bd
 8005900:	08005a45 	.word	0x08005a45
 8005904:	0800596d 	.word	0x0800596d
 8005908:	080059ff 	.word	0x080059ff
 800590c:	080058bd 	.word	0x080058bd
 8005910:	080058bd 	.word	0x080058bd
 8005914:	08005a67 	.word	0x08005a67
 8005918:	080058bd 	.word	0x080058bd
 800591c:	0800596d 	.word	0x0800596d
 8005920:	080058bd 	.word	0x080058bd
 8005924:	080058bd 	.word	0x080058bd
 8005928:	08005a07 	.word	0x08005a07
 800592c:	682b      	ldr	r3, [r5, #0]
 800592e:	1d1a      	adds	r2, r3, #4
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	602a      	str	r2, [r5, #0]
 8005934:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005938:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800593c:	2301      	movs	r3, #1
 800593e:	e09f      	b.n	8005a80 <_printf_i+0x1ec>
 8005940:	6820      	ldr	r0, [r4, #0]
 8005942:	682b      	ldr	r3, [r5, #0]
 8005944:	0607      	lsls	r7, r0, #24
 8005946:	f103 0104 	add.w	r1, r3, #4
 800594a:	6029      	str	r1, [r5, #0]
 800594c:	d501      	bpl.n	8005952 <_printf_i+0xbe>
 800594e:	681e      	ldr	r6, [r3, #0]
 8005950:	e003      	b.n	800595a <_printf_i+0xc6>
 8005952:	0646      	lsls	r6, r0, #25
 8005954:	d5fb      	bpl.n	800594e <_printf_i+0xba>
 8005956:	f9b3 6000 	ldrsh.w	r6, [r3]
 800595a:	2e00      	cmp	r6, #0
 800595c:	da03      	bge.n	8005966 <_printf_i+0xd2>
 800595e:	232d      	movs	r3, #45	; 0x2d
 8005960:	4276      	negs	r6, r6
 8005962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005966:	485a      	ldr	r0, [pc, #360]	; (8005ad0 <_printf_i+0x23c>)
 8005968:	230a      	movs	r3, #10
 800596a:	e012      	b.n	8005992 <_printf_i+0xfe>
 800596c:	682b      	ldr	r3, [r5, #0]
 800596e:	6820      	ldr	r0, [r4, #0]
 8005970:	1d19      	adds	r1, r3, #4
 8005972:	6029      	str	r1, [r5, #0]
 8005974:	0605      	lsls	r5, r0, #24
 8005976:	d501      	bpl.n	800597c <_printf_i+0xe8>
 8005978:	681e      	ldr	r6, [r3, #0]
 800597a:	e002      	b.n	8005982 <_printf_i+0xee>
 800597c:	0641      	lsls	r1, r0, #25
 800597e:	d5fb      	bpl.n	8005978 <_printf_i+0xe4>
 8005980:	881e      	ldrh	r6, [r3, #0]
 8005982:	4853      	ldr	r0, [pc, #332]	; (8005ad0 <_printf_i+0x23c>)
 8005984:	2f6f      	cmp	r7, #111	; 0x6f
 8005986:	bf0c      	ite	eq
 8005988:	2308      	moveq	r3, #8
 800598a:	230a      	movne	r3, #10
 800598c:	2100      	movs	r1, #0
 800598e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005992:	6865      	ldr	r5, [r4, #4]
 8005994:	60a5      	str	r5, [r4, #8]
 8005996:	2d00      	cmp	r5, #0
 8005998:	bfa2      	ittt	ge
 800599a:	6821      	ldrge	r1, [r4, #0]
 800599c:	f021 0104 	bicge.w	r1, r1, #4
 80059a0:	6021      	strge	r1, [r4, #0]
 80059a2:	b90e      	cbnz	r6, 80059a8 <_printf_i+0x114>
 80059a4:	2d00      	cmp	r5, #0
 80059a6:	d04b      	beq.n	8005a40 <_printf_i+0x1ac>
 80059a8:	4615      	mov	r5, r2
 80059aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80059ae:	fb03 6711 	mls	r7, r3, r1, r6
 80059b2:	5dc7      	ldrb	r7, [r0, r7]
 80059b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059b8:	4637      	mov	r7, r6
 80059ba:	42bb      	cmp	r3, r7
 80059bc:	460e      	mov	r6, r1
 80059be:	d9f4      	bls.n	80059aa <_printf_i+0x116>
 80059c0:	2b08      	cmp	r3, #8
 80059c2:	d10b      	bne.n	80059dc <_printf_i+0x148>
 80059c4:	6823      	ldr	r3, [r4, #0]
 80059c6:	07de      	lsls	r6, r3, #31
 80059c8:	d508      	bpl.n	80059dc <_printf_i+0x148>
 80059ca:	6923      	ldr	r3, [r4, #16]
 80059cc:	6861      	ldr	r1, [r4, #4]
 80059ce:	4299      	cmp	r1, r3
 80059d0:	bfde      	ittt	le
 80059d2:	2330      	movle	r3, #48	; 0x30
 80059d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80059dc:	1b52      	subs	r2, r2, r5
 80059de:	6122      	str	r2, [r4, #16]
 80059e0:	f8cd a000 	str.w	sl, [sp]
 80059e4:	464b      	mov	r3, r9
 80059e6:	aa03      	add	r2, sp, #12
 80059e8:	4621      	mov	r1, r4
 80059ea:	4640      	mov	r0, r8
 80059ec:	f7ff fee4 	bl	80057b8 <_printf_common>
 80059f0:	3001      	adds	r0, #1
 80059f2:	d14a      	bne.n	8005a8a <_printf_i+0x1f6>
 80059f4:	f04f 30ff 	mov.w	r0, #4294967295
 80059f8:	b004      	add	sp, #16
 80059fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	f043 0320 	orr.w	r3, r3, #32
 8005a04:	6023      	str	r3, [r4, #0]
 8005a06:	4833      	ldr	r0, [pc, #204]	; (8005ad4 <_printf_i+0x240>)
 8005a08:	2778      	movs	r7, #120	; 0x78
 8005a0a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	6829      	ldr	r1, [r5, #0]
 8005a12:	061f      	lsls	r7, r3, #24
 8005a14:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a18:	d402      	bmi.n	8005a20 <_printf_i+0x18c>
 8005a1a:	065f      	lsls	r7, r3, #25
 8005a1c:	bf48      	it	mi
 8005a1e:	b2b6      	uxthmi	r6, r6
 8005a20:	07df      	lsls	r7, r3, #31
 8005a22:	bf48      	it	mi
 8005a24:	f043 0320 	orrmi.w	r3, r3, #32
 8005a28:	6029      	str	r1, [r5, #0]
 8005a2a:	bf48      	it	mi
 8005a2c:	6023      	strmi	r3, [r4, #0]
 8005a2e:	b91e      	cbnz	r6, 8005a38 <_printf_i+0x1a4>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	f023 0320 	bic.w	r3, r3, #32
 8005a36:	6023      	str	r3, [r4, #0]
 8005a38:	2310      	movs	r3, #16
 8005a3a:	e7a7      	b.n	800598c <_printf_i+0xf8>
 8005a3c:	4824      	ldr	r0, [pc, #144]	; (8005ad0 <_printf_i+0x23c>)
 8005a3e:	e7e4      	b.n	8005a0a <_printf_i+0x176>
 8005a40:	4615      	mov	r5, r2
 8005a42:	e7bd      	b.n	80059c0 <_printf_i+0x12c>
 8005a44:	682b      	ldr	r3, [r5, #0]
 8005a46:	6826      	ldr	r6, [r4, #0]
 8005a48:	6961      	ldr	r1, [r4, #20]
 8005a4a:	1d18      	adds	r0, r3, #4
 8005a4c:	6028      	str	r0, [r5, #0]
 8005a4e:	0635      	lsls	r5, r6, #24
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	d501      	bpl.n	8005a58 <_printf_i+0x1c4>
 8005a54:	6019      	str	r1, [r3, #0]
 8005a56:	e002      	b.n	8005a5e <_printf_i+0x1ca>
 8005a58:	0670      	lsls	r0, r6, #25
 8005a5a:	d5fb      	bpl.n	8005a54 <_printf_i+0x1c0>
 8005a5c:	8019      	strh	r1, [r3, #0]
 8005a5e:	2300      	movs	r3, #0
 8005a60:	6123      	str	r3, [r4, #16]
 8005a62:	4615      	mov	r5, r2
 8005a64:	e7bc      	b.n	80059e0 <_printf_i+0x14c>
 8005a66:	682b      	ldr	r3, [r5, #0]
 8005a68:	1d1a      	adds	r2, r3, #4
 8005a6a:	602a      	str	r2, [r5, #0]
 8005a6c:	681d      	ldr	r5, [r3, #0]
 8005a6e:	6862      	ldr	r2, [r4, #4]
 8005a70:	2100      	movs	r1, #0
 8005a72:	4628      	mov	r0, r5
 8005a74:	f7fa fbb4 	bl	80001e0 <memchr>
 8005a78:	b108      	cbz	r0, 8005a7e <_printf_i+0x1ea>
 8005a7a:	1b40      	subs	r0, r0, r5
 8005a7c:	6060      	str	r0, [r4, #4]
 8005a7e:	6863      	ldr	r3, [r4, #4]
 8005a80:	6123      	str	r3, [r4, #16]
 8005a82:	2300      	movs	r3, #0
 8005a84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a88:	e7aa      	b.n	80059e0 <_printf_i+0x14c>
 8005a8a:	6923      	ldr	r3, [r4, #16]
 8005a8c:	462a      	mov	r2, r5
 8005a8e:	4649      	mov	r1, r9
 8005a90:	4640      	mov	r0, r8
 8005a92:	47d0      	blx	sl
 8005a94:	3001      	adds	r0, #1
 8005a96:	d0ad      	beq.n	80059f4 <_printf_i+0x160>
 8005a98:	6823      	ldr	r3, [r4, #0]
 8005a9a:	079b      	lsls	r3, r3, #30
 8005a9c:	d413      	bmi.n	8005ac6 <_printf_i+0x232>
 8005a9e:	68e0      	ldr	r0, [r4, #12]
 8005aa0:	9b03      	ldr	r3, [sp, #12]
 8005aa2:	4298      	cmp	r0, r3
 8005aa4:	bfb8      	it	lt
 8005aa6:	4618      	movlt	r0, r3
 8005aa8:	e7a6      	b.n	80059f8 <_printf_i+0x164>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	4632      	mov	r2, r6
 8005aae:	4649      	mov	r1, r9
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	47d0      	blx	sl
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	d09d      	beq.n	80059f4 <_printf_i+0x160>
 8005ab8:	3501      	adds	r5, #1
 8005aba:	68e3      	ldr	r3, [r4, #12]
 8005abc:	9903      	ldr	r1, [sp, #12]
 8005abe:	1a5b      	subs	r3, r3, r1
 8005ac0:	42ab      	cmp	r3, r5
 8005ac2:	dcf2      	bgt.n	8005aaa <_printf_i+0x216>
 8005ac4:	e7eb      	b.n	8005a9e <_printf_i+0x20a>
 8005ac6:	2500      	movs	r5, #0
 8005ac8:	f104 0619 	add.w	r6, r4, #25
 8005acc:	e7f5      	b.n	8005aba <_printf_i+0x226>
 8005ace:	bf00      	nop
 8005ad0:	08009b05 	.word	0x08009b05
 8005ad4:	08009b16 	.word	0x08009b16

08005ad8 <_scanf_float>:
 8005ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005adc:	b087      	sub	sp, #28
 8005ade:	4617      	mov	r7, r2
 8005ae0:	9303      	str	r3, [sp, #12]
 8005ae2:	688b      	ldr	r3, [r1, #8]
 8005ae4:	1e5a      	subs	r2, r3, #1
 8005ae6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005aea:	bf83      	ittte	hi
 8005aec:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005af0:	195b      	addhi	r3, r3, r5
 8005af2:	9302      	strhi	r3, [sp, #8]
 8005af4:	2300      	movls	r3, #0
 8005af6:	bf86      	itte	hi
 8005af8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005afc:	608b      	strhi	r3, [r1, #8]
 8005afe:	9302      	strls	r3, [sp, #8]
 8005b00:	680b      	ldr	r3, [r1, #0]
 8005b02:	468b      	mov	fp, r1
 8005b04:	2500      	movs	r5, #0
 8005b06:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005b0a:	f84b 3b1c 	str.w	r3, [fp], #28
 8005b0e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005b12:	4680      	mov	r8, r0
 8005b14:	460c      	mov	r4, r1
 8005b16:	465e      	mov	r6, fp
 8005b18:	46aa      	mov	sl, r5
 8005b1a:	46a9      	mov	r9, r5
 8005b1c:	9501      	str	r5, [sp, #4]
 8005b1e:	68a2      	ldr	r2, [r4, #8]
 8005b20:	b152      	cbz	r2, 8005b38 <_scanf_float+0x60>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	2b4e      	cmp	r3, #78	; 0x4e
 8005b28:	d864      	bhi.n	8005bf4 <_scanf_float+0x11c>
 8005b2a:	2b40      	cmp	r3, #64	; 0x40
 8005b2c:	d83c      	bhi.n	8005ba8 <_scanf_float+0xd0>
 8005b2e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005b32:	b2c8      	uxtb	r0, r1
 8005b34:	280e      	cmp	r0, #14
 8005b36:	d93a      	bls.n	8005bae <_scanf_float+0xd6>
 8005b38:	f1b9 0f00 	cmp.w	r9, #0
 8005b3c:	d003      	beq.n	8005b46 <_scanf_float+0x6e>
 8005b3e:	6823      	ldr	r3, [r4, #0]
 8005b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b44:	6023      	str	r3, [r4, #0]
 8005b46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b4a:	f1ba 0f01 	cmp.w	sl, #1
 8005b4e:	f200 8113 	bhi.w	8005d78 <_scanf_float+0x2a0>
 8005b52:	455e      	cmp	r6, fp
 8005b54:	f200 8105 	bhi.w	8005d62 <_scanf_float+0x28a>
 8005b58:	2501      	movs	r5, #1
 8005b5a:	4628      	mov	r0, r5
 8005b5c:	b007      	add	sp, #28
 8005b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b62:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005b66:	2a0d      	cmp	r2, #13
 8005b68:	d8e6      	bhi.n	8005b38 <_scanf_float+0x60>
 8005b6a:	a101      	add	r1, pc, #4	; (adr r1, 8005b70 <_scanf_float+0x98>)
 8005b6c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005b70:	08005caf 	.word	0x08005caf
 8005b74:	08005b39 	.word	0x08005b39
 8005b78:	08005b39 	.word	0x08005b39
 8005b7c:	08005b39 	.word	0x08005b39
 8005b80:	08005d0f 	.word	0x08005d0f
 8005b84:	08005ce7 	.word	0x08005ce7
 8005b88:	08005b39 	.word	0x08005b39
 8005b8c:	08005b39 	.word	0x08005b39
 8005b90:	08005cbd 	.word	0x08005cbd
 8005b94:	08005b39 	.word	0x08005b39
 8005b98:	08005b39 	.word	0x08005b39
 8005b9c:	08005b39 	.word	0x08005b39
 8005ba0:	08005b39 	.word	0x08005b39
 8005ba4:	08005c75 	.word	0x08005c75
 8005ba8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005bac:	e7db      	b.n	8005b66 <_scanf_float+0x8e>
 8005bae:	290e      	cmp	r1, #14
 8005bb0:	d8c2      	bhi.n	8005b38 <_scanf_float+0x60>
 8005bb2:	a001      	add	r0, pc, #4	; (adr r0, 8005bb8 <_scanf_float+0xe0>)
 8005bb4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005bb8:	08005c67 	.word	0x08005c67
 8005bbc:	08005b39 	.word	0x08005b39
 8005bc0:	08005c67 	.word	0x08005c67
 8005bc4:	08005cfb 	.word	0x08005cfb
 8005bc8:	08005b39 	.word	0x08005b39
 8005bcc:	08005c15 	.word	0x08005c15
 8005bd0:	08005c51 	.word	0x08005c51
 8005bd4:	08005c51 	.word	0x08005c51
 8005bd8:	08005c51 	.word	0x08005c51
 8005bdc:	08005c51 	.word	0x08005c51
 8005be0:	08005c51 	.word	0x08005c51
 8005be4:	08005c51 	.word	0x08005c51
 8005be8:	08005c51 	.word	0x08005c51
 8005bec:	08005c51 	.word	0x08005c51
 8005bf0:	08005c51 	.word	0x08005c51
 8005bf4:	2b6e      	cmp	r3, #110	; 0x6e
 8005bf6:	d809      	bhi.n	8005c0c <_scanf_float+0x134>
 8005bf8:	2b60      	cmp	r3, #96	; 0x60
 8005bfa:	d8b2      	bhi.n	8005b62 <_scanf_float+0x8a>
 8005bfc:	2b54      	cmp	r3, #84	; 0x54
 8005bfe:	d077      	beq.n	8005cf0 <_scanf_float+0x218>
 8005c00:	2b59      	cmp	r3, #89	; 0x59
 8005c02:	d199      	bne.n	8005b38 <_scanf_float+0x60>
 8005c04:	2d07      	cmp	r5, #7
 8005c06:	d197      	bne.n	8005b38 <_scanf_float+0x60>
 8005c08:	2508      	movs	r5, #8
 8005c0a:	e029      	b.n	8005c60 <_scanf_float+0x188>
 8005c0c:	2b74      	cmp	r3, #116	; 0x74
 8005c0e:	d06f      	beq.n	8005cf0 <_scanf_float+0x218>
 8005c10:	2b79      	cmp	r3, #121	; 0x79
 8005c12:	e7f6      	b.n	8005c02 <_scanf_float+0x12a>
 8005c14:	6821      	ldr	r1, [r4, #0]
 8005c16:	05c8      	lsls	r0, r1, #23
 8005c18:	d51a      	bpl.n	8005c50 <_scanf_float+0x178>
 8005c1a:	9b02      	ldr	r3, [sp, #8]
 8005c1c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005c20:	6021      	str	r1, [r4, #0]
 8005c22:	f109 0901 	add.w	r9, r9, #1
 8005c26:	b11b      	cbz	r3, 8005c30 <_scanf_float+0x158>
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	3201      	adds	r2, #1
 8005c2c:	9302      	str	r3, [sp, #8]
 8005c2e:	60a2      	str	r2, [r4, #8]
 8005c30:	68a3      	ldr	r3, [r4, #8]
 8005c32:	3b01      	subs	r3, #1
 8005c34:	60a3      	str	r3, [r4, #8]
 8005c36:	6923      	ldr	r3, [r4, #16]
 8005c38:	3301      	adds	r3, #1
 8005c3a:	6123      	str	r3, [r4, #16]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	607b      	str	r3, [r7, #4]
 8005c44:	f340 8084 	ble.w	8005d50 <_scanf_float+0x278>
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	603b      	str	r3, [r7, #0]
 8005c4e:	e766      	b.n	8005b1e <_scanf_float+0x46>
 8005c50:	eb1a 0f05 	cmn.w	sl, r5
 8005c54:	f47f af70 	bne.w	8005b38 <_scanf_float+0x60>
 8005c58:	6822      	ldr	r2, [r4, #0]
 8005c5a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005c5e:	6022      	str	r2, [r4, #0]
 8005c60:	f806 3b01 	strb.w	r3, [r6], #1
 8005c64:	e7e4      	b.n	8005c30 <_scanf_float+0x158>
 8005c66:	6822      	ldr	r2, [r4, #0]
 8005c68:	0610      	lsls	r0, r2, #24
 8005c6a:	f57f af65 	bpl.w	8005b38 <_scanf_float+0x60>
 8005c6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c72:	e7f4      	b.n	8005c5e <_scanf_float+0x186>
 8005c74:	f1ba 0f00 	cmp.w	sl, #0
 8005c78:	d10e      	bne.n	8005c98 <_scanf_float+0x1c0>
 8005c7a:	f1b9 0f00 	cmp.w	r9, #0
 8005c7e:	d10e      	bne.n	8005c9e <_scanf_float+0x1c6>
 8005c80:	6822      	ldr	r2, [r4, #0]
 8005c82:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005c86:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005c8a:	d108      	bne.n	8005c9e <_scanf_float+0x1c6>
 8005c8c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c90:	6022      	str	r2, [r4, #0]
 8005c92:	f04f 0a01 	mov.w	sl, #1
 8005c96:	e7e3      	b.n	8005c60 <_scanf_float+0x188>
 8005c98:	f1ba 0f02 	cmp.w	sl, #2
 8005c9c:	d055      	beq.n	8005d4a <_scanf_float+0x272>
 8005c9e:	2d01      	cmp	r5, #1
 8005ca0:	d002      	beq.n	8005ca8 <_scanf_float+0x1d0>
 8005ca2:	2d04      	cmp	r5, #4
 8005ca4:	f47f af48 	bne.w	8005b38 <_scanf_float+0x60>
 8005ca8:	3501      	adds	r5, #1
 8005caa:	b2ed      	uxtb	r5, r5
 8005cac:	e7d8      	b.n	8005c60 <_scanf_float+0x188>
 8005cae:	f1ba 0f01 	cmp.w	sl, #1
 8005cb2:	f47f af41 	bne.w	8005b38 <_scanf_float+0x60>
 8005cb6:	f04f 0a02 	mov.w	sl, #2
 8005cba:	e7d1      	b.n	8005c60 <_scanf_float+0x188>
 8005cbc:	b97d      	cbnz	r5, 8005cde <_scanf_float+0x206>
 8005cbe:	f1b9 0f00 	cmp.w	r9, #0
 8005cc2:	f47f af3c 	bne.w	8005b3e <_scanf_float+0x66>
 8005cc6:	6822      	ldr	r2, [r4, #0]
 8005cc8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005ccc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005cd0:	f47f af39 	bne.w	8005b46 <_scanf_float+0x6e>
 8005cd4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005cd8:	6022      	str	r2, [r4, #0]
 8005cda:	2501      	movs	r5, #1
 8005cdc:	e7c0      	b.n	8005c60 <_scanf_float+0x188>
 8005cde:	2d03      	cmp	r5, #3
 8005ce0:	d0e2      	beq.n	8005ca8 <_scanf_float+0x1d0>
 8005ce2:	2d05      	cmp	r5, #5
 8005ce4:	e7de      	b.n	8005ca4 <_scanf_float+0x1cc>
 8005ce6:	2d02      	cmp	r5, #2
 8005ce8:	f47f af26 	bne.w	8005b38 <_scanf_float+0x60>
 8005cec:	2503      	movs	r5, #3
 8005cee:	e7b7      	b.n	8005c60 <_scanf_float+0x188>
 8005cf0:	2d06      	cmp	r5, #6
 8005cf2:	f47f af21 	bne.w	8005b38 <_scanf_float+0x60>
 8005cf6:	2507      	movs	r5, #7
 8005cf8:	e7b2      	b.n	8005c60 <_scanf_float+0x188>
 8005cfa:	6822      	ldr	r2, [r4, #0]
 8005cfc:	0591      	lsls	r1, r2, #22
 8005cfe:	f57f af1b 	bpl.w	8005b38 <_scanf_float+0x60>
 8005d02:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005d06:	6022      	str	r2, [r4, #0]
 8005d08:	f8cd 9004 	str.w	r9, [sp, #4]
 8005d0c:	e7a8      	b.n	8005c60 <_scanf_float+0x188>
 8005d0e:	6822      	ldr	r2, [r4, #0]
 8005d10:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005d14:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005d18:	d006      	beq.n	8005d28 <_scanf_float+0x250>
 8005d1a:	0550      	lsls	r0, r2, #21
 8005d1c:	f57f af0c 	bpl.w	8005b38 <_scanf_float+0x60>
 8005d20:	f1b9 0f00 	cmp.w	r9, #0
 8005d24:	f43f af0f 	beq.w	8005b46 <_scanf_float+0x6e>
 8005d28:	0591      	lsls	r1, r2, #22
 8005d2a:	bf58      	it	pl
 8005d2c:	9901      	ldrpl	r1, [sp, #4]
 8005d2e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005d32:	bf58      	it	pl
 8005d34:	eba9 0101 	subpl.w	r1, r9, r1
 8005d38:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005d3c:	bf58      	it	pl
 8005d3e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005d42:	6022      	str	r2, [r4, #0]
 8005d44:	f04f 0900 	mov.w	r9, #0
 8005d48:	e78a      	b.n	8005c60 <_scanf_float+0x188>
 8005d4a:	f04f 0a03 	mov.w	sl, #3
 8005d4e:	e787      	b.n	8005c60 <_scanf_float+0x188>
 8005d50:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005d54:	4639      	mov	r1, r7
 8005d56:	4640      	mov	r0, r8
 8005d58:	4798      	blx	r3
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	f43f aedf 	beq.w	8005b1e <_scanf_float+0x46>
 8005d60:	e6ea      	b.n	8005b38 <_scanf_float+0x60>
 8005d62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d6a:	463a      	mov	r2, r7
 8005d6c:	4640      	mov	r0, r8
 8005d6e:	4798      	blx	r3
 8005d70:	6923      	ldr	r3, [r4, #16]
 8005d72:	3b01      	subs	r3, #1
 8005d74:	6123      	str	r3, [r4, #16]
 8005d76:	e6ec      	b.n	8005b52 <_scanf_float+0x7a>
 8005d78:	1e6b      	subs	r3, r5, #1
 8005d7a:	2b06      	cmp	r3, #6
 8005d7c:	d825      	bhi.n	8005dca <_scanf_float+0x2f2>
 8005d7e:	2d02      	cmp	r5, #2
 8005d80:	d836      	bhi.n	8005df0 <_scanf_float+0x318>
 8005d82:	455e      	cmp	r6, fp
 8005d84:	f67f aee8 	bls.w	8005b58 <_scanf_float+0x80>
 8005d88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d8c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d90:	463a      	mov	r2, r7
 8005d92:	4640      	mov	r0, r8
 8005d94:	4798      	blx	r3
 8005d96:	6923      	ldr	r3, [r4, #16]
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	6123      	str	r3, [r4, #16]
 8005d9c:	e7f1      	b.n	8005d82 <_scanf_float+0x2aa>
 8005d9e:	9802      	ldr	r0, [sp, #8]
 8005da0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005da4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005da8:	9002      	str	r0, [sp, #8]
 8005daa:	463a      	mov	r2, r7
 8005dac:	4640      	mov	r0, r8
 8005dae:	4798      	blx	r3
 8005db0:	6923      	ldr	r3, [r4, #16]
 8005db2:	3b01      	subs	r3, #1
 8005db4:	6123      	str	r3, [r4, #16]
 8005db6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005dba:	fa5f fa8a 	uxtb.w	sl, sl
 8005dbe:	f1ba 0f02 	cmp.w	sl, #2
 8005dc2:	d1ec      	bne.n	8005d9e <_scanf_float+0x2c6>
 8005dc4:	3d03      	subs	r5, #3
 8005dc6:	b2ed      	uxtb	r5, r5
 8005dc8:	1b76      	subs	r6, r6, r5
 8005dca:	6823      	ldr	r3, [r4, #0]
 8005dcc:	05da      	lsls	r2, r3, #23
 8005dce:	d52f      	bpl.n	8005e30 <_scanf_float+0x358>
 8005dd0:	055b      	lsls	r3, r3, #21
 8005dd2:	d510      	bpl.n	8005df6 <_scanf_float+0x31e>
 8005dd4:	455e      	cmp	r6, fp
 8005dd6:	f67f aebf 	bls.w	8005b58 <_scanf_float+0x80>
 8005dda:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005dde:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005de2:	463a      	mov	r2, r7
 8005de4:	4640      	mov	r0, r8
 8005de6:	4798      	blx	r3
 8005de8:	6923      	ldr	r3, [r4, #16]
 8005dea:	3b01      	subs	r3, #1
 8005dec:	6123      	str	r3, [r4, #16]
 8005dee:	e7f1      	b.n	8005dd4 <_scanf_float+0x2fc>
 8005df0:	46aa      	mov	sl, r5
 8005df2:	9602      	str	r6, [sp, #8]
 8005df4:	e7df      	b.n	8005db6 <_scanf_float+0x2de>
 8005df6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005dfa:	6923      	ldr	r3, [r4, #16]
 8005dfc:	2965      	cmp	r1, #101	; 0x65
 8005dfe:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e02:	f106 35ff 	add.w	r5, r6, #4294967295
 8005e06:	6123      	str	r3, [r4, #16]
 8005e08:	d00c      	beq.n	8005e24 <_scanf_float+0x34c>
 8005e0a:	2945      	cmp	r1, #69	; 0x45
 8005e0c:	d00a      	beq.n	8005e24 <_scanf_float+0x34c>
 8005e0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005e12:	463a      	mov	r2, r7
 8005e14:	4640      	mov	r0, r8
 8005e16:	4798      	blx	r3
 8005e18:	6923      	ldr	r3, [r4, #16]
 8005e1a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	1eb5      	subs	r5, r6, #2
 8005e22:	6123      	str	r3, [r4, #16]
 8005e24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005e28:	463a      	mov	r2, r7
 8005e2a:	4640      	mov	r0, r8
 8005e2c:	4798      	blx	r3
 8005e2e:	462e      	mov	r6, r5
 8005e30:	6825      	ldr	r5, [r4, #0]
 8005e32:	f015 0510 	ands.w	r5, r5, #16
 8005e36:	d158      	bne.n	8005eea <_scanf_float+0x412>
 8005e38:	7035      	strb	r5, [r6, #0]
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005e40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e44:	d11c      	bne.n	8005e80 <_scanf_float+0x3a8>
 8005e46:	9b01      	ldr	r3, [sp, #4]
 8005e48:	454b      	cmp	r3, r9
 8005e4a:	eba3 0209 	sub.w	r2, r3, r9
 8005e4e:	d124      	bne.n	8005e9a <_scanf_float+0x3c2>
 8005e50:	2200      	movs	r2, #0
 8005e52:	4659      	mov	r1, fp
 8005e54:	4640      	mov	r0, r8
 8005e56:	f002 fc4f 	bl	80086f8 <_strtod_r>
 8005e5a:	9b03      	ldr	r3, [sp, #12]
 8005e5c:	6821      	ldr	r1, [r4, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f011 0f02 	tst.w	r1, #2
 8005e64:	ec57 6b10 	vmov	r6, r7, d0
 8005e68:	f103 0204 	add.w	r2, r3, #4
 8005e6c:	d020      	beq.n	8005eb0 <_scanf_float+0x3d8>
 8005e6e:	9903      	ldr	r1, [sp, #12]
 8005e70:	600a      	str	r2, [r1, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	e9c3 6700 	strd	r6, r7, [r3]
 8005e78:	68e3      	ldr	r3, [r4, #12]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	60e3      	str	r3, [r4, #12]
 8005e7e:	e66c      	b.n	8005b5a <_scanf_float+0x82>
 8005e80:	9b04      	ldr	r3, [sp, #16]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d0e4      	beq.n	8005e50 <_scanf_float+0x378>
 8005e86:	9905      	ldr	r1, [sp, #20]
 8005e88:	230a      	movs	r3, #10
 8005e8a:	462a      	mov	r2, r5
 8005e8c:	3101      	adds	r1, #1
 8005e8e:	4640      	mov	r0, r8
 8005e90:	f002 fcba 	bl	8008808 <_strtol_r>
 8005e94:	9b04      	ldr	r3, [sp, #16]
 8005e96:	9e05      	ldr	r6, [sp, #20]
 8005e98:	1ac2      	subs	r2, r0, r3
 8005e9a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005e9e:	429e      	cmp	r6, r3
 8005ea0:	bf28      	it	cs
 8005ea2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005ea6:	4912      	ldr	r1, [pc, #72]	; (8005ef0 <_scanf_float+0x418>)
 8005ea8:	4630      	mov	r0, r6
 8005eaa:	f000 f8e7 	bl	800607c <siprintf>
 8005eae:	e7cf      	b.n	8005e50 <_scanf_float+0x378>
 8005eb0:	f011 0f04 	tst.w	r1, #4
 8005eb4:	9903      	ldr	r1, [sp, #12]
 8005eb6:	600a      	str	r2, [r1, #0]
 8005eb8:	d1db      	bne.n	8005e72 <_scanf_float+0x39a>
 8005eba:	f8d3 8000 	ldr.w	r8, [r3]
 8005ebe:	ee10 2a10 	vmov	r2, s0
 8005ec2:	ee10 0a10 	vmov	r0, s0
 8005ec6:	463b      	mov	r3, r7
 8005ec8:	4639      	mov	r1, r7
 8005eca:	f7fa fe37 	bl	8000b3c <__aeabi_dcmpun>
 8005ece:	b128      	cbz	r0, 8005edc <_scanf_float+0x404>
 8005ed0:	4808      	ldr	r0, [pc, #32]	; (8005ef4 <_scanf_float+0x41c>)
 8005ed2:	f000 f9b7 	bl	8006244 <nanf>
 8005ed6:	ed88 0a00 	vstr	s0, [r8]
 8005eda:	e7cd      	b.n	8005e78 <_scanf_float+0x3a0>
 8005edc:	4630      	mov	r0, r6
 8005ede:	4639      	mov	r1, r7
 8005ee0:	f7fa fe8a 	bl	8000bf8 <__aeabi_d2f>
 8005ee4:	f8c8 0000 	str.w	r0, [r8]
 8005ee8:	e7c6      	b.n	8005e78 <_scanf_float+0x3a0>
 8005eea:	2500      	movs	r5, #0
 8005eec:	e635      	b.n	8005b5a <_scanf_float+0x82>
 8005eee:	bf00      	nop
 8005ef0:	08009b27 	.word	0x08009b27
 8005ef4:	08009b67 	.word	0x08009b67

08005ef8 <std>:
 8005ef8:	2300      	movs	r3, #0
 8005efa:	b510      	push	{r4, lr}
 8005efc:	4604      	mov	r4, r0
 8005efe:	e9c0 3300 	strd	r3, r3, [r0]
 8005f02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f06:	6083      	str	r3, [r0, #8]
 8005f08:	8181      	strh	r1, [r0, #12]
 8005f0a:	6643      	str	r3, [r0, #100]	; 0x64
 8005f0c:	81c2      	strh	r2, [r0, #14]
 8005f0e:	6183      	str	r3, [r0, #24]
 8005f10:	4619      	mov	r1, r3
 8005f12:	2208      	movs	r2, #8
 8005f14:	305c      	adds	r0, #92	; 0x5c
 8005f16:	f000 f914 	bl	8006142 <memset>
 8005f1a:	4b0d      	ldr	r3, [pc, #52]	; (8005f50 <std+0x58>)
 8005f1c:	6263      	str	r3, [r4, #36]	; 0x24
 8005f1e:	4b0d      	ldr	r3, [pc, #52]	; (8005f54 <std+0x5c>)
 8005f20:	62a3      	str	r3, [r4, #40]	; 0x28
 8005f22:	4b0d      	ldr	r3, [pc, #52]	; (8005f58 <std+0x60>)
 8005f24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005f26:	4b0d      	ldr	r3, [pc, #52]	; (8005f5c <std+0x64>)
 8005f28:	6323      	str	r3, [r4, #48]	; 0x30
 8005f2a:	4b0d      	ldr	r3, [pc, #52]	; (8005f60 <std+0x68>)
 8005f2c:	6224      	str	r4, [r4, #32]
 8005f2e:	429c      	cmp	r4, r3
 8005f30:	d006      	beq.n	8005f40 <std+0x48>
 8005f32:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005f36:	4294      	cmp	r4, r2
 8005f38:	d002      	beq.n	8005f40 <std+0x48>
 8005f3a:	33d0      	adds	r3, #208	; 0xd0
 8005f3c:	429c      	cmp	r4, r3
 8005f3e:	d105      	bne.n	8005f4c <std+0x54>
 8005f40:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f48:	f000 b978 	b.w	800623c <__retarget_lock_init_recursive>
 8005f4c:	bd10      	pop	{r4, pc}
 8005f4e:	bf00      	nop
 8005f50:	080060bd 	.word	0x080060bd
 8005f54:	080060df 	.word	0x080060df
 8005f58:	08006117 	.word	0x08006117
 8005f5c:	0800613b 	.word	0x0800613b
 8005f60:	20000354 	.word	0x20000354

08005f64 <stdio_exit_handler>:
 8005f64:	4a02      	ldr	r2, [pc, #8]	; (8005f70 <stdio_exit_handler+0xc>)
 8005f66:	4903      	ldr	r1, [pc, #12]	; (8005f74 <stdio_exit_handler+0x10>)
 8005f68:	4803      	ldr	r0, [pc, #12]	; (8005f78 <stdio_exit_handler+0x14>)
 8005f6a:	f000 b869 	b.w	8006040 <_fwalk_sglue>
 8005f6e:	bf00      	nop
 8005f70:	20000018 	.word	0x20000018
 8005f74:	08008bc9 	.word	0x08008bc9
 8005f78:	20000024 	.word	0x20000024

08005f7c <cleanup_stdio>:
 8005f7c:	6841      	ldr	r1, [r0, #4]
 8005f7e:	4b0c      	ldr	r3, [pc, #48]	; (8005fb0 <cleanup_stdio+0x34>)
 8005f80:	4299      	cmp	r1, r3
 8005f82:	b510      	push	{r4, lr}
 8005f84:	4604      	mov	r4, r0
 8005f86:	d001      	beq.n	8005f8c <cleanup_stdio+0x10>
 8005f88:	f002 fe1e 	bl	8008bc8 <_fflush_r>
 8005f8c:	68a1      	ldr	r1, [r4, #8]
 8005f8e:	4b09      	ldr	r3, [pc, #36]	; (8005fb4 <cleanup_stdio+0x38>)
 8005f90:	4299      	cmp	r1, r3
 8005f92:	d002      	beq.n	8005f9a <cleanup_stdio+0x1e>
 8005f94:	4620      	mov	r0, r4
 8005f96:	f002 fe17 	bl	8008bc8 <_fflush_r>
 8005f9a:	68e1      	ldr	r1, [r4, #12]
 8005f9c:	4b06      	ldr	r3, [pc, #24]	; (8005fb8 <cleanup_stdio+0x3c>)
 8005f9e:	4299      	cmp	r1, r3
 8005fa0:	d004      	beq.n	8005fac <cleanup_stdio+0x30>
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fa8:	f002 be0e 	b.w	8008bc8 <_fflush_r>
 8005fac:	bd10      	pop	{r4, pc}
 8005fae:	bf00      	nop
 8005fb0:	20000354 	.word	0x20000354
 8005fb4:	200003bc 	.word	0x200003bc
 8005fb8:	20000424 	.word	0x20000424

08005fbc <global_stdio_init.part.0>:
 8005fbc:	b510      	push	{r4, lr}
 8005fbe:	4b0b      	ldr	r3, [pc, #44]	; (8005fec <global_stdio_init.part.0+0x30>)
 8005fc0:	4c0b      	ldr	r4, [pc, #44]	; (8005ff0 <global_stdio_init.part.0+0x34>)
 8005fc2:	4a0c      	ldr	r2, [pc, #48]	; (8005ff4 <global_stdio_init.part.0+0x38>)
 8005fc4:	601a      	str	r2, [r3, #0]
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	2200      	movs	r2, #0
 8005fca:	2104      	movs	r1, #4
 8005fcc:	f7ff ff94 	bl	8005ef8 <std>
 8005fd0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	2109      	movs	r1, #9
 8005fd8:	f7ff ff8e 	bl	8005ef8 <std>
 8005fdc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005fe0:	2202      	movs	r2, #2
 8005fe2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fe6:	2112      	movs	r1, #18
 8005fe8:	f7ff bf86 	b.w	8005ef8 <std>
 8005fec:	2000048c 	.word	0x2000048c
 8005ff0:	20000354 	.word	0x20000354
 8005ff4:	08005f65 	.word	0x08005f65

08005ff8 <__sfp_lock_acquire>:
 8005ff8:	4801      	ldr	r0, [pc, #4]	; (8006000 <__sfp_lock_acquire+0x8>)
 8005ffa:	f000 b920 	b.w	800623e <__retarget_lock_acquire_recursive>
 8005ffe:	bf00      	nop
 8006000:	20000495 	.word	0x20000495

08006004 <__sfp_lock_release>:
 8006004:	4801      	ldr	r0, [pc, #4]	; (800600c <__sfp_lock_release+0x8>)
 8006006:	f000 b91b 	b.w	8006240 <__retarget_lock_release_recursive>
 800600a:	bf00      	nop
 800600c:	20000495 	.word	0x20000495

08006010 <__sinit>:
 8006010:	b510      	push	{r4, lr}
 8006012:	4604      	mov	r4, r0
 8006014:	f7ff fff0 	bl	8005ff8 <__sfp_lock_acquire>
 8006018:	6a23      	ldr	r3, [r4, #32]
 800601a:	b11b      	cbz	r3, 8006024 <__sinit+0x14>
 800601c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006020:	f7ff bff0 	b.w	8006004 <__sfp_lock_release>
 8006024:	4b04      	ldr	r3, [pc, #16]	; (8006038 <__sinit+0x28>)
 8006026:	6223      	str	r3, [r4, #32]
 8006028:	4b04      	ldr	r3, [pc, #16]	; (800603c <__sinit+0x2c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d1f5      	bne.n	800601c <__sinit+0xc>
 8006030:	f7ff ffc4 	bl	8005fbc <global_stdio_init.part.0>
 8006034:	e7f2      	b.n	800601c <__sinit+0xc>
 8006036:	bf00      	nop
 8006038:	08005f7d 	.word	0x08005f7d
 800603c:	2000048c 	.word	0x2000048c

08006040 <_fwalk_sglue>:
 8006040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006044:	4607      	mov	r7, r0
 8006046:	4688      	mov	r8, r1
 8006048:	4614      	mov	r4, r2
 800604a:	2600      	movs	r6, #0
 800604c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006050:	f1b9 0901 	subs.w	r9, r9, #1
 8006054:	d505      	bpl.n	8006062 <_fwalk_sglue+0x22>
 8006056:	6824      	ldr	r4, [r4, #0]
 8006058:	2c00      	cmp	r4, #0
 800605a:	d1f7      	bne.n	800604c <_fwalk_sglue+0xc>
 800605c:	4630      	mov	r0, r6
 800605e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006062:	89ab      	ldrh	r3, [r5, #12]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d907      	bls.n	8006078 <_fwalk_sglue+0x38>
 8006068:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800606c:	3301      	adds	r3, #1
 800606e:	d003      	beq.n	8006078 <_fwalk_sglue+0x38>
 8006070:	4629      	mov	r1, r5
 8006072:	4638      	mov	r0, r7
 8006074:	47c0      	blx	r8
 8006076:	4306      	orrs	r6, r0
 8006078:	3568      	adds	r5, #104	; 0x68
 800607a:	e7e9      	b.n	8006050 <_fwalk_sglue+0x10>

0800607c <siprintf>:
 800607c:	b40e      	push	{r1, r2, r3}
 800607e:	b500      	push	{lr}
 8006080:	b09c      	sub	sp, #112	; 0x70
 8006082:	ab1d      	add	r3, sp, #116	; 0x74
 8006084:	9002      	str	r0, [sp, #8]
 8006086:	9006      	str	r0, [sp, #24]
 8006088:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800608c:	4809      	ldr	r0, [pc, #36]	; (80060b4 <siprintf+0x38>)
 800608e:	9107      	str	r1, [sp, #28]
 8006090:	9104      	str	r1, [sp, #16]
 8006092:	4909      	ldr	r1, [pc, #36]	; (80060b8 <siprintf+0x3c>)
 8006094:	f853 2b04 	ldr.w	r2, [r3], #4
 8006098:	9105      	str	r1, [sp, #20]
 800609a:	6800      	ldr	r0, [r0, #0]
 800609c:	9301      	str	r3, [sp, #4]
 800609e:	a902      	add	r1, sp, #8
 80060a0:	f002 fc0e 	bl	80088c0 <_svfiprintf_r>
 80060a4:	9b02      	ldr	r3, [sp, #8]
 80060a6:	2200      	movs	r2, #0
 80060a8:	701a      	strb	r2, [r3, #0]
 80060aa:	b01c      	add	sp, #112	; 0x70
 80060ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80060b0:	b003      	add	sp, #12
 80060b2:	4770      	bx	lr
 80060b4:	20000070 	.word	0x20000070
 80060b8:	ffff0208 	.word	0xffff0208

080060bc <__sread>:
 80060bc:	b510      	push	{r4, lr}
 80060be:	460c      	mov	r4, r1
 80060c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060c4:	f000 f86c 	bl	80061a0 <_read_r>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	bfab      	itete	ge
 80060cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80060ce:	89a3      	ldrhlt	r3, [r4, #12]
 80060d0:	181b      	addge	r3, r3, r0
 80060d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80060d6:	bfac      	ite	ge
 80060d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80060da:	81a3      	strhlt	r3, [r4, #12]
 80060dc:	bd10      	pop	{r4, pc}

080060de <__swrite>:
 80060de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060e2:	461f      	mov	r7, r3
 80060e4:	898b      	ldrh	r3, [r1, #12]
 80060e6:	05db      	lsls	r3, r3, #23
 80060e8:	4605      	mov	r5, r0
 80060ea:	460c      	mov	r4, r1
 80060ec:	4616      	mov	r6, r2
 80060ee:	d505      	bpl.n	80060fc <__swrite+0x1e>
 80060f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060f4:	2302      	movs	r3, #2
 80060f6:	2200      	movs	r2, #0
 80060f8:	f000 f840 	bl	800617c <_lseek_r>
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006102:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006106:	81a3      	strh	r3, [r4, #12]
 8006108:	4632      	mov	r2, r6
 800610a:	463b      	mov	r3, r7
 800610c:	4628      	mov	r0, r5
 800610e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006112:	f000 b857 	b.w	80061c4 <_write_r>

08006116 <__sseek>:
 8006116:	b510      	push	{r4, lr}
 8006118:	460c      	mov	r4, r1
 800611a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800611e:	f000 f82d 	bl	800617c <_lseek_r>
 8006122:	1c43      	adds	r3, r0, #1
 8006124:	89a3      	ldrh	r3, [r4, #12]
 8006126:	bf15      	itete	ne
 8006128:	6560      	strne	r0, [r4, #84]	; 0x54
 800612a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800612e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006132:	81a3      	strheq	r3, [r4, #12]
 8006134:	bf18      	it	ne
 8006136:	81a3      	strhne	r3, [r4, #12]
 8006138:	bd10      	pop	{r4, pc}

0800613a <__sclose>:
 800613a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800613e:	f000 b80d 	b.w	800615c <_close_r>

08006142 <memset>:
 8006142:	4402      	add	r2, r0
 8006144:	4603      	mov	r3, r0
 8006146:	4293      	cmp	r3, r2
 8006148:	d100      	bne.n	800614c <memset+0xa>
 800614a:	4770      	bx	lr
 800614c:	f803 1b01 	strb.w	r1, [r3], #1
 8006150:	e7f9      	b.n	8006146 <memset+0x4>
	...

08006154 <_localeconv_r>:
 8006154:	4800      	ldr	r0, [pc, #0]	; (8006158 <_localeconv_r+0x4>)
 8006156:	4770      	bx	lr
 8006158:	20000164 	.word	0x20000164

0800615c <_close_r>:
 800615c:	b538      	push	{r3, r4, r5, lr}
 800615e:	4d06      	ldr	r5, [pc, #24]	; (8006178 <_close_r+0x1c>)
 8006160:	2300      	movs	r3, #0
 8006162:	4604      	mov	r4, r0
 8006164:	4608      	mov	r0, r1
 8006166:	602b      	str	r3, [r5, #0]
 8006168:	f7fb ff57 	bl	800201a <_close>
 800616c:	1c43      	adds	r3, r0, #1
 800616e:	d102      	bne.n	8006176 <_close_r+0x1a>
 8006170:	682b      	ldr	r3, [r5, #0]
 8006172:	b103      	cbz	r3, 8006176 <_close_r+0x1a>
 8006174:	6023      	str	r3, [r4, #0]
 8006176:	bd38      	pop	{r3, r4, r5, pc}
 8006178:	20000490 	.word	0x20000490

0800617c <_lseek_r>:
 800617c:	b538      	push	{r3, r4, r5, lr}
 800617e:	4d07      	ldr	r5, [pc, #28]	; (800619c <_lseek_r+0x20>)
 8006180:	4604      	mov	r4, r0
 8006182:	4608      	mov	r0, r1
 8006184:	4611      	mov	r1, r2
 8006186:	2200      	movs	r2, #0
 8006188:	602a      	str	r2, [r5, #0]
 800618a:	461a      	mov	r2, r3
 800618c:	f7fb ff6c 	bl	8002068 <_lseek>
 8006190:	1c43      	adds	r3, r0, #1
 8006192:	d102      	bne.n	800619a <_lseek_r+0x1e>
 8006194:	682b      	ldr	r3, [r5, #0]
 8006196:	b103      	cbz	r3, 800619a <_lseek_r+0x1e>
 8006198:	6023      	str	r3, [r4, #0]
 800619a:	bd38      	pop	{r3, r4, r5, pc}
 800619c:	20000490 	.word	0x20000490

080061a0 <_read_r>:
 80061a0:	b538      	push	{r3, r4, r5, lr}
 80061a2:	4d07      	ldr	r5, [pc, #28]	; (80061c0 <_read_r+0x20>)
 80061a4:	4604      	mov	r4, r0
 80061a6:	4608      	mov	r0, r1
 80061a8:	4611      	mov	r1, r2
 80061aa:	2200      	movs	r2, #0
 80061ac:	602a      	str	r2, [r5, #0]
 80061ae:	461a      	mov	r2, r3
 80061b0:	f7fb fefa 	bl	8001fa8 <_read>
 80061b4:	1c43      	adds	r3, r0, #1
 80061b6:	d102      	bne.n	80061be <_read_r+0x1e>
 80061b8:	682b      	ldr	r3, [r5, #0]
 80061ba:	b103      	cbz	r3, 80061be <_read_r+0x1e>
 80061bc:	6023      	str	r3, [r4, #0]
 80061be:	bd38      	pop	{r3, r4, r5, pc}
 80061c0:	20000490 	.word	0x20000490

080061c4 <_write_r>:
 80061c4:	b538      	push	{r3, r4, r5, lr}
 80061c6:	4d07      	ldr	r5, [pc, #28]	; (80061e4 <_write_r+0x20>)
 80061c8:	4604      	mov	r4, r0
 80061ca:	4608      	mov	r0, r1
 80061cc:	4611      	mov	r1, r2
 80061ce:	2200      	movs	r2, #0
 80061d0:	602a      	str	r2, [r5, #0]
 80061d2:	461a      	mov	r2, r3
 80061d4:	f7fb ff05 	bl	8001fe2 <_write>
 80061d8:	1c43      	adds	r3, r0, #1
 80061da:	d102      	bne.n	80061e2 <_write_r+0x1e>
 80061dc:	682b      	ldr	r3, [r5, #0]
 80061de:	b103      	cbz	r3, 80061e2 <_write_r+0x1e>
 80061e0:	6023      	str	r3, [r4, #0]
 80061e2:	bd38      	pop	{r3, r4, r5, pc}
 80061e4:	20000490 	.word	0x20000490

080061e8 <__errno>:
 80061e8:	4b01      	ldr	r3, [pc, #4]	; (80061f0 <__errno+0x8>)
 80061ea:	6818      	ldr	r0, [r3, #0]
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	20000070 	.word	0x20000070

080061f4 <__libc_init_array>:
 80061f4:	b570      	push	{r4, r5, r6, lr}
 80061f6:	4d0d      	ldr	r5, [pc, #52]	; (800622c <__libc_init_array+0x38>)
 80061f8:	4c0d      	ldr	r4, [pc, #52]	; (8006230 <__libc_init_array+0x3c>)
 80061fa:	1b64      	subs	r4, r4, r5
 80061fc:	10a4      	asrs	r4, r4, #2
 80061fe:	2600      	movs	r6, #0
 8006200:	42a6      	cmp	r6, r4
 8006202:	d109      	bne.n	8006218 <__libc_init_array+0x24>
 8006204:	4d0b      	ldr	r5, [pc, #44]	; (8006234 <__libc_init_array+0x40>)
 8006206:	4c0c      	ldr	r4, [pc, #48]	; (8006238 <__libc_init_array+0x44>)
 8006208:	f003 fbd4 	bl	80099b4 <_init>
 800620c:	1b64      	subs	r4, r4, r5
 800620e:	10a4      	asrs	r4, r4, #2
 8006210:	2600      	movs	r6, #0
 8006212:	42a6      	cmp	r6, r4
 8006214:	d105      	bne.n	8006222 <__libc_init_array+0x2e>
 8006216:	bd70      	pop	{r4, r5, r6, pc}
 8006218:	f855 3b04 	ldr.w	r3, [r5], #4
 800621c:	4798      	blx	r3
 800621e:	3601      	adds	r6, #1
 8006220:	e7ee      	b.n	8006200 <__libc_init_array+0xc>
 8006222:	f855 3b04 	ldr.w	r3, [r5], #4
 8006226:	4798      	blx	r3
 8006228:	3601      	adds	r6, #1
 800622a:	e7f2      	b.n	8006212 <__libc_init_array+0x1e>
 800622c:	08009f04 	.word	0x08009f04
 8006230:	08009f04 	.word	0x08009f04
 8006234:	08009f04 	.word	0x08009f04
 8006238:	08009f08 	.word	0x08009f08

0800623c <__retarget_lock_init_recursive>:
 800623c:	4770      	bx	lr

0800623e <__retarget_lock_acquire_recursive>:
 800623e:	4770      	bx	lr

08006240 <__retarget_lock_release_recursive>:
 8006240:	4770      	bx	lr
	...

08006244 <nanf>:
 8006244:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800624c <nanf+0x8>
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	7fc00000 	.word	0x7fc00000

08006250 <__assert_func>:
 8006250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006252:	4614      	mov	r4, r2
 8006254:	461a      	mov	r2, r3
 8006256:	4b09      	ldr	r3, [pc, #36]	; (800627c <__assert_func+0x2c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4605      	mov	r5, r0
 800625c:	68d8      	ldr	r0, [r3, #12]
 800625e:	b14c      	cbz	r4, 8006274 <__assert_func+0x24>
 8006260:	4b07      	ldr	r3, [pc, #28]	; (8006280 <__assert_func+0x30>)
 8006262:	9100      	str	r1, [sp, #0]
 8006264:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006268:	4906      	ldr	r1, [pc, #24]	; (8006284 <__assert_func+0x34>)
 800626a:	462b      	mov	r3, r5
 800626c:	f002 fcd4 	bl	8008c18 <fiprintf>
 8006270:	f002 fd36 	bl	8008ce0 <abort>
 8006274:	4b04      	ldr	r3, [pc, #16]	; (8006288 <__assert_func+0x38>)
 8006276:	461c      	mov	r4, r3
 8006278:	e7f3      	b.n	8006262 <__assert_func+0x12>
 800627a:	bf00      	nop
 800627c:	20000070 	.word	0x20000070
 8006280:	08009b2c 	.word	0x08009b2c
 8006284:	08009b39 	.word	0x08009b39
 8006288:	08009b67 	.word	0x08009b67

0800628c <quorem>:
 800628c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006290:	6903      	ldr	r3, [r0, #16]
 8006292:	690c      	ldr	r4, [r1, #16]
 8006294:	42a3      	cmp	r3, r4
 8006296:	4607      	mov	r7, r0
 8006298:	db7e      	blt.n	8006398 <quorem+0x10c>
 800629a:	3c01      	subs	r4, #1
 800629c:	f101 0814 	add.w	r8, r1, #20
 80062a0:	f100 0514 	add.w	r5, r0, #20
 80062a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062a8:	9301      	str	r3, [sp, #4]
 80062aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062b2:	3301      	adds	r3, #1
 80062b4:	429a      	cmp	r2, r3
 80062b6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80062ba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80062be:	fbb2 f6f3 	udiv	r6, r2, r3
 80062c2:	d331      	bcc.n	8006328 <quorem+0x9c>
 80062c4:	f04f 0e00 	mov.w	lr, #0
 80062c8:	4640      	mov	r0, r8
 80062ca:	46ac      	mov	ip, r5
 80062cc:	46f2      	mov	sl, lr
 80062ce:	f850 2b04 	ldr.w	r2, [r0], #4
 80062d2:	b293      	uxth	r3, r2
 80062d4:	fb06 e303 	mla	r3, r6, r3, lr
 80062d8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80062dc:	0c1a      	lsrs	r2, r3, #16
 80062de:	b29b      	uxth	r3, r3
 80062e0:	ebaa 0303 	sub.w	r3, sl, r3
 80062e4:	f8dc a000 	ldr.w	sl, [ip]
 80062e8:	fa13 f38a 	uxtah	r3, r3, sl
 80062ec:	fb06 220e 	mla	r2, r6, lr, r2
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	9b00      	ldr	r3, [sp, #0]
 80062f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80062f8:	b292      	uxth	r2, r2
 80062fa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80062fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006302:	f8bd 3000 	ldrh.w	r3, [sp]
 8006306:	4581      	cmp	r9, r0
 8006308:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800630c:	f84c 3b04 	str.w	r3, [ip], #4
 8006310:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006314:	d2db      	bcs.n	80062ce <quorem+0x42>
 8006316:	f855 300b 	ldr.w	r3, [r5, fp]
 800631a:	b92b      	cbnz	r3, 8006328 <quorem+0x9c>
 800631c:	9b01      	ldr	r3, [sp, #4]
 800631e:	3b04      	subs	r3, #4
 8006320:	429d      	cmp	r5, r3
 8006322:	461a      	mov	r2, r3
 8006324:	d32c      	bcc.n	8006380 <quorem+0xf4>
 8006326:	613c      	str	r4, [r7, #16]
 8006328:	4638      	mov	r0, r7
 800632a:	f001 f9f1 	bl	8007710 <__mcmp>
 800632e:	2800      	cmp	r0, #0
 8006330:	db22      	blt.n	8006378 <quorem+0xec>
 8006332:	3601      	adds	r6, #1
 8006334:	4629      	mov	r1, r5
 8006336:	2000      	movs	r0, #0
 8006338:	f858 2b04 	ldr.w	r2, [r8], #4
 800633c:	f8d1 c000 	ldr.w	ip, [r1]
 8006340:	b293      	uxth	r3, r2
 8006342:	1ac3      	subs	r3, r0, r3
 8006344:	0c12      	lsrs	r2, r2, #16
 8006346:	fa13 f38c 	uxtah	r3, r3, ip
 800634a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800634e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006352:	b29b      	uxth	r3, r3
 8006354:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006358:	45c1      	cmp	r9, r8
 800635a:	f841 3b04 	str.w	r3, [r1], #4
 800635e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006362:	d2e9      	bcs.n	8006338 <quorem+0xac>
 8006364:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006368:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800636c:	b922      	cbnz	r2, 8006378 <quorem+0xec>
 800636e:	3b04      	subs	r3, #4
 8006370:	429d      	cmp	r5, r3
 8006372:	461a      	mov	r2, r3
 8006374:	d30a      	bcc.n	800638c <quorem+0x100>
 8006376:	613c      	str	r4, [r7, #16]
 8006378:	4630      	mov	r0, r6
 800637a:	b003      	add	sp, #12
 800637c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006380:	6812      	ldr	r2, [r2, #0]
 8006382:	3b04      	subs	r3, #4
 8006384:	2a00      	cmp	r2, #0
 8006386:	d1ce      	bne.n	8006326 <quorem+0x9a>
 8006388:	3c01      	subs	r4, #1
 800638a:	e7c9      	b.n	8006320 <quorem+0x94>
 800638c:	6812      	ldr	r2, [r2, #0]
 800638e:	3b04      	subs	r3, #4
 8006390:	2a00      	cmp	r2, #0
 8006392:	d1f0      	bne.n	8006376 <quorem+0xea>
 8006394:	3c01      	subs	r4, #1
 8006396:	e7eb      	b.n	8006370 <quorem+0xe4>
 8006398:	2000      	movs	r0, #0
 800639a:	e7ee      	b.n	800637a <quorem+0xee>
 800639c:	0000      	movs	r0, r0
	...

080063a0 <_dtoa_r>:
 80063a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a4:	ed2d 8b04 	vpush	{d8-d9}
 80063a8:	69c5      	ldr	r5, [r0, #28]
 80063aa:	b093      	sub	sp, #76	; 0x4c
 80063ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80063b0:	ec57 6b10 	vmov	r6, r7, d0
 80063b4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80063b8:	9107      	str	r1, [sp, #28]
 80063ba:	4604      	mov	r4, r0
 80063bc:	920a      	str	r2, [sp, #40]	; 0x28
 80063be:	930d      	str	r3, [sp, #52]	; 0x34
 80063c0:	b975      	cbnz	r5, 80063e0 <_dtoa_r+0x40>
 80063c2:	2010      	movs	r0, #16
 80063c4:	f000 fe2a 	bl	800701c <malloc>
 80063c8:	4602      	mov	r2, r0
 80063ca:	61e0      	str	r0, [r4, #28]
 80063cc:	b920      	cbnz	r0, 80063d8 <_dtoa_r+0x38>
 80063ce:	4bae      	ldr	r3, [pc, #696]	; (8006688 <_dtoa_r+0x2e8>)
 80063d0:	21ef      	movs	r1, #239	; 0xef
 80063d2:	48ae      	ldr	r0, [pc, #696]	; (800668c <_dtoa_r+0x2ec>)
 80063d4:	f7ff ff3c 	bl	8006250 <__assert_func>
 80063d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80063dc:	6005      	str	r5, [r0, #0]
 80063de:	60c5      	str	r5, [r0, #12]
 80063e0:	69e3      	ldr	r3, [r4, #28]
 80063e2:	6819      	ldr	r1, [r3, #0]
 80063e4:	b151      	cbz	r1, 80063fc <_dtoa_r+0x5c>
 80063e6:	685a      	ldr	r2, [r3, #4]
 80063e8:	604a      	str	r2, [r1, #4]
 80063ea:	2301      	movs	r3, #1
 80063ec:	4093      	lsls	r3, r2
 80063ee:	608b      	str	r3, [r1, #8]
 80063f0:	4620      	mov	r0, r4
 80063f2:	f000 ff07 	bl	8007204 <_Bfree>
 80063f6:	69e3      	ldr	r3, [r4, #28]
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	1e3b      	subs	r3, r7, #0
 80063fe:	bfbb      	ittet	lt
 8006400:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006404:	9303      	strlt	r3, [sp, #12]
 8006406:	2300      	movge	r3, #0
 8006408:	2201      	movlt	r2, #1
 800640a:	bfac      	ite	ge
 800640c:	f8c8 3000 	strge.w	r3, [r8]
 8006410:	f8c8 2000 	strlt.w	r2, [r8]
 8006414:	4b9e      	ldr	r3, [pc, #632]	; (8006690 <_dtoa_r+0x2f0>)
 8006416:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800641a:	ea33 0308 	bics.w	r3, r3, r8
 800641e:	d11b      	bne.n	8006458 <_dtoa_r+0xb8>
 8006420:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006422:	f242 730f 	movw	r3, #9999	; 0x270f
 8006426:	6013      	str	r3, [r2, #0]
 8006428:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800642c:	4333      	orrs	r3, r6
 800642e:	f000 8593 	beq.w	8006f58 <_dtoa_r+0xbb8>
 8006432:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006434:	b963      	cbnz	r3, 8006450 <_dtoa_r+0xb0>
 8006436:	4b97      	ldr	r3, [pc, #604]	; (8006694 <_dtoa_r+0x2f4>)
 8006438:	e027      	b.n	800648a <_dtoa_r+0xea>
 800643a:	4b97      	ldr	r3, [pc, #604]	; (8006698 <_dtoa_r+0x2f8>)
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	3308      	adds	r3, #8
 8006440:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006442:	6013      	str	r3, [r2, #0]
 8006444:	9800      	ldr	r0, [sp, #0]
 8006446:	b013      	add	sp, #76	; 0x4c
 8006448:	ecbd 8b04 	vpop	{d8-d9}
 800644c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006450:	4b90      	ldr	r3, [pc, #576]	; (8006694 <_dtoa_r+0x2f4>)
 8006452:	9300      	str	r3, [sp, #0]
 8006454:	3303      	adds	r3, #3
 8006456:	e7f3      	b.n	8006440 <_dtoa_r+0xa0>
 8006458:	ed9d 7b02 	vldr	d7, [sp, #8]
 800645c:	2200      	movs	r2, #0
 800645e:	ec51 0b17 	vmov	r0, r1, d7
 8006462:	eeb0 8a47 	vmov.f32	s16, s14
 8006466:	eef0 8a67 	vmov.f32	s17, s15
 800646a:	2300      	movs	r3, #0
 800646c:	f7fa fb34 	bl	8000ad8 <__aeabi_dcmpeq>
 8006470:	4681      	mov	r9, r0
 8006472:	b160      	cbz	r0, 800648e <_dtoa_r+0xee>
 8006474:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006476:	2301      	movs	r3, #1
 8006478:	6013      	str	r3, [r2, #0]
 800647a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800647c:	2b00      	cmp	r3, #0
 800647e:	f000 8568 	beq.w	8006f52 <_dtoa_r+0xbb2>
 8006482:	4b86      	ldr	r3, [pc, #536]	; (800669c <_dtoa_r+0x2fc>)
 8006484:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006486:	6013      	str	r3, [r2, #0]
 8006488:	3b01      	subs	r3, #1
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	e7da      	b.n	8006444 <_dtoa_r+0xa4>
 800648e:	aa10      	add	r2, sp, #64	; 0x40
 8006490:	a911      	add	r1, sp, #68	; 0x44
 8006492:	4620      	mov	r0, r4
 8006494:	eeb0 0a48 	vmov.f32	s0, s16
 8006498:	eef0 0a68 	vmov.f32	s1, s17
 800649c:	f001 fa4e 	bl	800793c <__d2b>
 80064a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80064a4:	4682      	mov	sl, r0
 80064a6:	2d00      	cmp	r5, #0
 80064a8:	d07f      	beq.n	80065aa <_dtoa_r+0x20a>
 80064aa:	ee18 3a90 	vmov	r3, s17
 80064ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064b2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80064b6:	ec51 0b18 	vmov	r0, r1, d8
 80064ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80064be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80064c2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80064c6:	4619      	mov	r1, r3
 80064c8:	2200      	movs	r2, #0
 80064ca:	4b75      	ldr	r3, [pc, #468]	; (80066a0 <_dtoa_r+0x300>)
 80064cc:	f7f9 fee4 	bl	8000298 <__aeabi_dsub>
 80064d0:	a367      	add	r3, pc, #412	; (adr r3, 8006670 <_dtoa_r+0x2d0>)
 80064d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d6:	f7fa f897 	bl	8000608 <__aeabi_dmul>
 80064da:	a367      	add	r3, pc, #412	; (adr r3, 8006678 <_dtoa_r+0x2d8>)
 80064dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e0:	f7f9 fedc 	bl	800029c <__adddf3>
 80064e4:	4606      	mov	r6, r0
 80064e6:	4628      	mov	r0, r5
 80064e8:	460f      	mov	r7, r1
 80064ea:	f7fa f823 	bl	8000534 <__aeabi_i2d>
 80064ee:	a364      	add	r3, pc, #400	; (adr r3, 8006680 <_dtoa_r+0x2e0>)
 80064f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f4:	f7fa f888 	bl	8000608 <__aeabi_dmul>
 80064f8:	4602      	mov	r2, r0
 80064fa:	460b      	mov	r3, r1
 80064fc:	4630      	mov	r0, r6
 80064fe:	4639      	mov	r1, r7
 8006500:	f7f9 fecc 	bl	800029c <__adddf3>
 8006504:	4606      	mov	r6, r0
 8006506:	460f      	mov	r7, r1
 8006508:	f7fa fb2e 	bl	8000b68 <__aeabi_d2iz>
 800650c:	2200      	movs	r2, #0
 800650e:	4683      	mov	fp, r0
 8006510:	2300      	movs	r3, #0
 8006512:	4630      	mov	r0, r6
 8006514:	4639      	mov	r1, r7
 8006516:	f7fa fae9 	bl	8000aec <__aeabi_dcmplt>
 800651a:	b148      	cbz	r0, 8006530 <_dtoa_r+0x190>
 800651c:	4658      	mov	r0, fp
 800651e:	f7fa f809 	bl	8000534 <__aeabi_i2d>
 8006522:	4632      	mov	r2, r6
 8006524:	463b      	mov	r3, r7
 8006526:	f7fa fad7 	bl	8000ad8 <__aeabi_dcmpeq>
 800652a:	b908      	cbnz	r0, 8006530 <_dtoa_r+0x190>
 800652c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006530:	f1bb 0f16 	cmp.w	fp, #22
 8006534:	d857      	bhi.n	80065e6 <_dtoa_r+0x246>
 8006536:	4b5b      	ldr	r3, [pc, #364]	; (80066a4 <_dtoa_r+0x304>)
 8006538:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800653c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006540:	ec51 0b18 	vmov	r0, r1, d8
 8006544:	f7fa fad2 	bl	8000aec <__aeabi_dcmplt>
 8006548:	2800      	cmp	r0, #0
 800654a:	d04e      	beq.n	80065ea <_dtoa_r+0x24a>
 800654c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006550:	2300      	movs	r3, #0
 8006552:	930c      	str	r3, [sp, #48]	; 0x30
 8006554:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006556:	1b5b      	subs	r3, r3, r5
 8006558:	1e5a      	subs	r2, r3, #1
 800655a:	bf45      	ittet	mi
 800655c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006560:	9305      	strmi	r3, [sp, #20]
 8006562:	2300      	movpl	r3, #0
 8006564:	2300      	movmi	r3, #0
 8006566:	9206      	str	r2, [sp, #24]
 8006568:	bf54      	ite	pl
 800656a:	9305      	strpl	r3, [sp, #20]
 800656c:	9306      	strmi	r3, [sp, #24]
 800656e:	f1bb 0f00 	cmp.w	fp, #0
 8006572:	db3c      	blt.n	80065ee <_dtoa_r+0x24e>
 8006574:	9b06      	ldr	r3, [sp, #24]
 8006576:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800657a:	445b      	add	r3, fp
 800657c:	9306      	str	r3, [sp, #24]
 800657e:	2300      	movs	r3, #0
 8006580:	9308      	str	r3, [sp, #32]
 8006582:	9b07      	ldr	r3, [sp, #28]
 8006584:	2b09      	cmp	r3, #9
 8006586:	d868      	bhi.n	800665a <_dtoa_r+0x2ba>
 8006588:	2b05      	cmp	r3, #5
 800658a:	bfc4      	itt	gt
 800658c:	3b04      	subgt	r3, #4
 800658e:	9307      	strgt	r3, [sp, #28]
 8006590:	9b07      	ldr	r3, [sp, #28]
 8006592:	f1a3 0302 	sub.w	r3, r3, #2
 8006596:	bfcc      	ite	gt
 8006598:	2500      	movgt	r5, #0
 800659a:	2501      	movle	r5, #1
 800659c:	2b03      	cmp	r3, #3
 800659e:	f200 8085 	bhi.w	80066ac <_dtoa_r+0x30c>
 80065a2:	e8df f003 	tbb	[pc, r3]
 80065a6:	3b2e      	.short	0x3b2e
 80065a8:	5839      	.short	0x5839
 80065aa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80065ae:	441d      	add	r5, r3
 80065b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80065b4:	2b20      	cmp	r3, #32
 80065b6:	bfc1      	itttt	gt
 80065b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80065bc:	fa08 f803 	lslgt.w	r8, r8, r3
 80065c0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80065c4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80065c8:	bfd6      	itet	le
 80065ca:	f1c3 0320 	rsble	r3, r3, #32
 80065ce:	ea48 0003 	orrgt.w	r0, r8, r3
 80065d2:	fa06 f003 	lslle.w	r0, r6, r3
 80065d6:	f7f9 ff9d 	bl	8000514 <__aeabi_ui2d>
 80065da:	2201      	movs	r2, #1
 80065dc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80065e0:	3d01      	subs	r5, #1
 80065e2:	920e      	str	r2, [sp, #56]	; 0x38
 80065e4:	e76f      	b.n	80064c6 <_dtoa_r+0x126>
 80065e6:	2301      	movs	r3, #1
 80065e8:	e7b3      	b.n	8006552 <_dtoa_r+0x1b2>
 80065ea:	900c      	str	r0, [sp, #48]	; 0x30
 80065ec:	e7b2      	b.n	8006554 <_dtoa_r+0x1b4>
 80065ee:	9b05      	ldr	r3, [sp, #20]
 80065f0:	eba3 030b 	sub.w	r3, r3, fp
 80065f4:	9305      	str	r3, [sp, #20]
 80065f6:	f1cb 0300 	rsb	r3, fp, #0
 80065fa:	9308      	str	r3, [sp, #32]
 80065fc:	2300      	movs	r3, #0
 80065fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8006600:	e7bf      	b.n	8006582 <_dtoa_r+0x1e2>
 8006602:	2300      	movs	r3, #0
 8006604:	9309      	str	r3, [sp, #36]	; 0x24
 8006606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006608:	2b00      	cmp	r3, #0
 800660a:	dc52      	bgt.n	80066b2 <_dtoa_r+0x312>
 800660c:	2301      	movs	r3, #1
 800660e:	9301      	str	r3, [sp, #4]
 8006610:	9304      	str	r3, [sp, #16]
 8006612:	461a      	mov	r2, r3
 8006614:	920a      	str	r2, [sp, #40]	; 0x28
 8006616:	e00b      	b.n	8006630 <_dtoa_r+0x290>
 8006618:	2301      	movs	r3, #1
 800661a:	e7f3      	b.n	8006604 <_dtoa_r+0x264>
 800661c:	2300      	movs	r3, #0
 800661e:	9309      	str	r3, [sp, #36]	; 0x24
 8006620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006622:	445b      	add	r3, fp
 8006624:	9301      	str	r3, [sp, #4]
 8006626:	3301      	adds	r3, #1
 8006628:	2b01      	cmp	r3, #1
 800662a:	9304      	str	r3, [sp, #16]
 800662c:	bfb8      	it	lt
 800662e:	2301      	movlt	r3, #1
 8006630:	69e0      	ldr	r0, [r4, #28]
 8006632:	2100      	movs	r1, #0
 8006634:	2204      	movs	r2, #4
 8006636:	f102 0614 	add.w	r6, r2, #20
 800663a:	429e      	cmp	r6, r3
 800663c:	d93d      	bls.n	80066ba <_dtoa_r+0x31a>
 800663e:	6041      	str	r1, [r0, #4]
 8006640:	4620      	mov	r0, r4
 8006642:	f000 fd9f 	bl	8007184 <_Balloc>
 8006646:	9000      	str	r0, [sp, #0]
 8006648:	2800      	cmp	r0, #0
 800664a:	d139      	bne.n	80066c0 <_dtoa_r+0x320>
 800664c:	4b16      	ldr	r3, [pc, #88]	; (80066a8 <_dtoa_r+0x308>)
 800664e:	4602      	mov	r2, r0
 8006650:	f240 11af 	movw	r1, #431	; 0x1af
 8006654:	e6bd      	b.n	80063d2 <_dtoa_r+0x32>
 8006656:	2301      	movs	r3, #1
 8006658:	e7e1      	b.n	800661e <_dtoa_r+0x27e>
 800665a:	2501      	movs	r5, #1
 800665c:	2300      	movs	r3, #0
 800665e:	9307      	str	r3, [sp, #28]
 8006660:	9509      	str	r5, [sp, #36]	; 0x24
 8006662:	f04f 33ff 	mov.w	r3, #4294967295
 8006666:	9301      	str	r3, [sp, #4]
 8006668:	9304      	str	r3, [sp, #16]
 800666a:	2200      	movs	r2, #0
 800666c:	2312      	movs	r3, #18
 800666e:	e7d1      	b.n	8006614 <_dtoa_r+0x274>
 8006670:	636f4361 	.word	0x636f4361
 8006674:	3fd287a7 	.word	0x3fd287a7
 8006678:	8b60c8b3 	.word	0x8b60c8b3
 800667c:	3fc68a28 	.word	0x3fc68a28
 8006680:	509f79fb 	.word	0x509f79fb
 8006684:	3fd34413 	.word	0x3fd34413
 8006688:	08009a84 	.word	0x08009a84
 800668c:	08009b75 	.word	0x08009b75
 8006690:	7ff00000 	.word	0x7ff00000
 8006694:	08009b71 	.word	0x08009b71
 8006698:	08009b68 	.word	0x08009b68
 800669c:	08009b04 	.word	0x08009b04
 80066a0:	3ff80000 	.word	0x3ff80000
 80066a4:	08009c60 	.word	0x08009c60
 80066a8:	08009bcd 	.word	0x08009bcd
 80066ac:	2301      	movs	r3, #1
 80066ae:	9309      	str	r3, [sp, #36]	; 0x24
 80066b0:	e7d7      	b.n	8006662 <_dtoa_r+0x2c2>
 80066b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066b4:	9301      	str	r3, [sp, #4]
 80066b6:	9304      	str	r3, [sp, #16]
 80066b8:	e7ba      	b.n	8006630 <_dtoa_r+0x290>
 80066ba:	3101      	adds	r1, #1
 80066bc:	0052      	lsls	r2, r2, #1
 80066be:	e7ba      	b.n	8006636 <_dtoa_r+0x296>
 80066c0:	69e3      	ldr	r3, [r4, #28]
 80066c2:	9a00      	ldr	r2, [sp, #0]
 80066c4:	601a      	str	r2, [r3, #0]
 80066c6:	9b04      	ldr	r3, [sp, #16]
 80066c8:	2b0e      	cmp	r3, #14
 80066ca:	f200 80a8 	bhi.w	800681e <_dtoa_r+0x47e>
 80066ce:	2d00      	cmp	r5, #0
 80066d0:	f000 80a5 	beq.w	800681e <_dtoa_r+0x47e>
 80066d4:	f1bb 0f00 	cmp.w	fp, #0
 80066d8:	dd38      	ble.n	800674c <_dtoa_r+0x3ac>
 80066da:	4bc0      	ldr	r3, [pc, #768]	; (80069dc <_dtoa_r+0x63c>)
 80066dc:	f00b 020f 	and.w	r2, fp, #15
 80066e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066e4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80066e8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80066ec:	ea4f 182b 	mov.w	r8, fp, asr #4
 80066f0:	d019      	beq.n	8006726 <_dtoa_r+0x386>
 80066f2:	4bbb      	ldr	r3, [pc, #748]	; (80069e0 <_dtoa_r+0x640>)
 80066f4:	ec51 0b18 	vmov	r0, r1, d8
 80066f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066fc:	f7fa f8ae 	bl	800085c <__aeabi_ddiv>
 8006700:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006704:	f008 080f 	and.w	r8, r8, #15
 8006708:	2503      	movs	r5, #3
 800670a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80069e0 <_dtoa_r+0x640>
 800670e:	f1b8 0f00 	cmp.w	r8, #0
 8006712:	d10a      	bne.n	800672a <_dtoa_r+0x38a>
 8006714:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006718:	4632      	mov	r2, r6
 800671a:	463b      	mov	r3, r7
 800671c:	f7fa f89e 	bl	800085c <__aeabi_ddiv>
 8006720:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006724:	e02b      	b.n	800677e <_dtoa_r+0x3de>
 8006726:	2502      	movs	r5, #2
 8006728:	e7ef      	b.n	800670a <_dtoa_r+0x36a>
 800672a:	f018 0f01 	tst.w	r8, #1
 800672e:	d008      	beq.n	8006742 <_dtoa_r+0x3a2>
 8006730:	4630      	mov	r0, r6
 8006732:	4639      	mov	r1, r7
 8006734:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006738:	f7f9 ff66 	bl	8000608 <__aeabi_dmul>
 800673c:	3501      	adds	r5, #1
 800673e:	4606      	mov	r6, r0
 8006740:	460f      	mov	r7, r1
 8006742:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006746:	f109 0908 	add.w	r9, r9, #8
 800674a:	e7e0      	b.n	800670e <_dtoa_r+0x36e>
 800674c:	f000 809f 	beq.w	800688e <_dtoa_r+0x4ee>
 8006750:	f1cb 0600 	rsb	r6, fp, #0
 8006754:	4ba1      	ldr	r3, [pc, #644]	; (80069dc <_dtoa_r+0x63c>)
 8006756:	4fa2      	ldr	r7, [pc, #648]	; (80069e0 <_dtoa_r+0x640>)
 8006758:	f006 020f 	and.w	r2, r6, #15
 800675c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006764:	ec51 0b18 	vmov	r0, r1, d8
 8006768:	f7f9 ff4e 	bl	8000608 <__aeabi_dmul>
 800676c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006770:	1136      	asrs	r6, r6, #4
 8006772:	2300      	movs	r3, #0
 8006774:	2502      	movs	r5, #2
 8006776:	2e00      	cmp	r6, #0
 8006778:	d17e      	bne.n	8006878 <_dtoa_r+0x4d8>
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1d0      	bne.n	8006720 <_dtoa_r+0x380>
 800677e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006780:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 8084 	beq.w	8006892 <_dtoa_r+0x4f2>
 800678a:	4b96      	ldr	r3, [pc, #600]	; (80069e4 <_dtoa_r+0x644>)
 800678c:	2200      	movs	r2, #0
 800678e:	4640      	mov	r0, r8
 8006790:	4649      	mov	r1, r9
 8006792:	f7fa f9ab 	bl	8000aec <__aeabi_dcmplt>
 8006796:	2800      	cmp	r0, #0
 8006798:	d07b      	beq.n	8006892 <_dtoa_r+0x4f2>
 800679a:	9b04      	ldr	r3, [sp, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d078      	beq.n	8006892 <_dtoa_r+0x4f2>
 80067a0:	9b01      	ldr	r3, [sp, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	dd39      	ble.n	800681a <_dtoa_r+0x47a>
 80067a6:	4b90      	ldr	r3, [pc, #576]	; (80069e8 <_dtoa_r+0x648>)
 80067a8:	2200      	movs	r2, #0
 80067aa:	4640      	mov	r0, r8
 80067ac:	4649      	mov	r1, r9
 80067ae:	f7f9 ff2b 	bl	8000608 <__aeabi_dmul>
 80067b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067b6:	9e01      	ldr	r6, [sp, #4]
 80067b8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80067bc:	3501      	adds	r5, #1
 80067be:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80067c2:	4628      	mov	r0, r5
 80067c4:	f7f9 feb6 	bl	8000534 <__aeabi_i2d>
 80067c8:	4642      	mov	r2, r8
 80067ca:	464b      	mov	r3, r9
 80067cc:	f7f9 ff1c 	bl	8000608 <__aeabi_dmul>
 80067d0:	4b86      	ldr	r3, [pc, #536]	; (80069ec <_dtoa_r+0x64c>)
 80067d2:	2200      	movs	r2, #0
 80067d4:	f7f9 fd62 	bl	800029c <__adddf3>
 80067d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80067dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067e0:	9303      	str	r3, [sp, #12]
 80067e2:	2e00      	cmp	r6, #0
 80067e4:	d158      	bne.n	8006898 <_dtoa_r+0x4f8>
 80067e6:	4b82      	ldr	r3, [pc, #520]	; (80069f0 <_dtoa_r+0x650>)
 80067e8:	2200      	movs	r2, #0
 80067ea:	4640      	mov	r0, r8
 80067ec:	4649      	mov	r1, r9
 80067ee:	f7f9 fd53 	bl	8000298 <__aeabi_dsub>
 80067f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067f6:	4680      	mov	r8, r0
 80067f8:	4689      	mov	r9, r1
 80067fa:	f7fa f995 	bl	8000b28 <__aeabi_dcmpgt>
 80067fe:	2800      	cmp	r0, #0
 8006800:	f040 8296 	bne.w	8006d30 <_dtoa_r+0x990>
 8006804:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006808:	4640      	mov	r0, r8
 800680a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800680e:	4649      	mov	r1, r9
 8006810:	f7fa f96c 	bl	8000aec <__aeabi_dcmplt>
 8006814:	2800      	cmp	r0, #0
 8006816:	f040 8289 	bne.w	8006d2c <_dtoa_r+0x98c>
 800681a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800681e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006820:	2b00      	cmp	r3, #0
 8006822:	f2c0 814e 	blt.w	8006ac2 <_dtoa_r+0x722>
 8006826:	f1bb 0f0e 	cmp.w	fp, #14
 800682a:	f300 814a 	bgt.w	8006ac2 <_dtoa_r+0x722>
 800682e:	4b6b      	ldr	r3, [pc, #428]	; (80069dc <_dtoa_r+0x63c>)
 8006830:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006834:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800683a:	2b00      	cmp	r3, #0
 800683c:	f280 80dc 	bge.w	80069f8 <_dtoa_r+0x658>
 8006840:	9b04      	ldr	r3, [sp, #16]
 8006842:	2b00      	cmp	r3, #0
 8006844:	f300 80d8 	bgt.w	80069f8 <_dtoa_r+0x658>
 8006848:	f040 826f 	bne.w	8006d2a <_dtoa_r+0x98a>
 800684c:	4b68      	ldr	r3, [pc, #416]	; (80069f0 <_dtoa_r+0x650>)
 800684e:	2200      	movs	r2, #0
 8006850:	4640      	mov	r0, r8
 8006852:	4649      	mov	r1, r9
 8006854:	f7f9 fed8 	bl	8000608 <__aeabi_dmul>
 8006858:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800685c:	f7fa f95a 	bl	8000b14 <__aeabi_dcmpge>
 8006860:	9e04      	ldr	r6, [sp, #16]
 8006862:	4637      	mov	r7, r6
 8006864:	2800      	cmp	r0, #0
 8006866:	f040 8245 	bne.w	8006cf4 <_dtoa_r+0x954>
 800686a:	9d00      	ldr	r5, [sp, #0]
 800686c:	2331      	movs	r3, #49	; 0x31
 800686e:	f805 3b01 	strb.w	r3, [r5], #1
 8006872:	f10b 0b01 	add.w	fp, fp, #1
 8006876:	e241      	b.n	8006cfc <_dtoa_r+0x95c>
 8006878:	07f2      	lsls	r2, r6, #31
 800687a:	d505      	bpl.n	8006888 <_dtoa_r+0x4e8>
 800687c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006880:	f7f9 fec2 	bl	8000608 <__aeabi_dmul>
 8006884:	3501      	adds	r5, #1
 8006886:	2301      	movs	r3, #1
 8006888:	1076      	asrs	r6, r6, #1
 800688a:	3708      	adds	r7, #8
 800688c:	e773      	b.n	8006776 <_dtoa_r+0x3d6>
 800688e:	2502      	movs	r5, #2
 8006890:	e775      	b.n	800677e <_dtoa_r+0x3de>
 8006892:	9e04      	ldr	r6, [sp, #16]
 8006894:	465f      	mov	r7, fp
 8006896:	e792      	b.n	80067be <_dtoa_r+0x41e>
 8006898:	9900      	ldr	r1, [sp, #0]
 800689a:	4b50      	ldr	r3, [pc, #320]	; (80069dc <_dtoa_r+0x63c>)
 800689c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80068a0:	4431      	add	r1, r6
 80068a2:	9102      	str	r1, [sp, #8]
 80068a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068a6:	eeb0 9a47 	vmov.f32	s18, s14
 80068aa:	eef0 9a67 	vmov.f32	s19, s15
 80068ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80068b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80068b6:	2900      	cmp	r1, #0
 80068b8:	d044      	beq.n	8006944 <_dtoa_r+0x5a4>
 80068ba:	494e      	ldr	r1, [pc, #312]	; (80069f4 <_dtoa_r+0x654>)
 80068bc:	2000      	movs	r0, #0
 80068be:	f7f9 ffcd 	bl	800085c <__aeabi_ddiv>
 80068c2:	ec53 2b19 	vmov	r2, r3, d9
 80068c6:	f7f9 fce7 	bl	8000298 <__aeabi_dsub>
 80068ca:	9d00      	ldr	r5, [sp, #0]
 80068cc:	ec41 0b19 	vmov	d9, r0, r1
 80068d0:	4649      	mov	r1, r9
 80068d2:	4640      	mov	r0, r8
 80068d4:	f7fa f948 	bl	8000b68 <__aeabi_d2iz>
 80068d8:	4606      	mov	r6, r0
 80068da:	f7f9 fe2b 	bl	8000534 <__aeabi_i2d>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	4640      	mov	r0, r8
 80068e4:	4649      	mov	r1, r9
 80068e6:	f7f9 fcd7 	bl	8000298 <__aeabi_dsub>
 80068ea:	3630      	adds	r6, #48	; 0x30
 80068ec:	f805 6b01 	strb.w	r6, [r5], #1
 80068f0:	ec53 2b19 	vmov	r2, r3, d9
 80068f4:	4680      	mov	r8, r0
 80068f6:	4689      	mov	r9, r1
 80068f8:	f7fa f8f8 	bl	8000aec <__aeabi_dcmplt>
 80068fc:	2800      	cmp	r0, #0
 80068fe:	d164      	bne.n	80069ca <_dtoa_r+0x62a>
 8006900:	4642      	mov	r2, r8
 8006902:	464b      	mov	r3, r9
 8006904:	4937      	ldr	r1, [pc, #220]	; (80069e4 <_dtoa_r+0x644>)
 8006906:	2000      	movs	r0, #0
 8006908:	f7f9 fcc6 	bl	8000298 <__aeabi_dsub>
 800690c:	ec53 2b19 	vmov	r2, r3, d9
 8006910:	f7fa f8ec 	bl	8000aec <__aeabi_dcmplt>
 8006914:	2800      	cmp	r0, #0
 8006916:	f040 80b6 	bne.w	8006a86 <_dtoa_r+0x6e6>
 800691a:	9b02      	ldr	r3, [sp, #8]
 800691c:	429d      	cmp	r5, r3
 800691e:	f43f af7c 	beq.w	800681a <_dtoa_r+0x47a>
 8006922:	4b31      	ldr	r3, [pc, #196]	; (80069e8 <_dtoa_r+0x648>)
 8006924:	ec51 0b19 	vmov	r0, r1, d9
 8006928:	2200      	movs	r2, #0
 800692a:	f7f9 fe6d 	bl	8000608 <__aeabi_dmul>
 800692e:	4b2e      	ldr	r3, [pc, #184]	; (80069e8 <_dtoa_r+0x648>)
 8006930:	ec41 0b19 	vmov	d9, r0, r1
 8006934:	2200      	movs	r2, #0
 8006936:	4640      	mov	r0, r8
 8006938:	4649      	mov	r1, r9
 800693a:	f7f9 fe65 	bl	8000608 <__aeabi_dmul>
 800693e:	4680      	mov	r8, r0
 8006940:	4689      	mov	r9, r1
 8006942:	e7c5      	b.n	80068d0 <_dtoa_r+0x530>
 8006944:	ec51 0b17 	vmov	r0, r1, d7
 8006948:	f7f9 fe5e 	bl	8000608 <__aeabi_dmul>
 800694c:	9b02      	ldr	r3, [sp, #8]
 800694e:	9d00      	ldr	r5, [sp, #0]
 8006950:	930f      	str	r3, [sp, #60]	; 0x3c
 8006952:	ec41 0b19 	vmov	d9, r0, r1
 8006956:	4649      	mov	r1, r9
 8006958:	4640      	mov	r0, r8
 800695a:	f7fa f905 	bl	8000b68 <__aeabi_d2iz>
 800695e:	4606      	mov	r6, r0
 8006960:	f7f9 fde8 	bl	8000534 <__aeabi_i2d>
 8006964:	3630      	adds	r6, #48	; 0x30
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	4640      	mov	r0, r8
 800696c:	4649      	mov	r1, r9
 800696e:	f7f9 fc93 	bl	8000298 <__aeabi_dsub>
 8006972:	f805 6b01 	strb.w	r6, [r5], #1
 8006976:	9b02      	ldr	r3, [sp, #8]
 8006978:	429d      	cmp	r5, r3
 800697a:	4680      	mov	r8, r0
 800697c:	4689      	mov	r9, r1
 800697e:	f04f 0200 	mov.w	r2, #0
 8006982:	d124      	bne.n	80069ce <_dtoa_r+0x62e>
 8006984:	4b1b      	ldr	r3, [pc, #108]	; (80069f4 <_dtoa_r+0x654>)
 8006986:	ec51 0b19 	vmov	r0, r1, d9
 800698a:	f7f9 fc87 	bl	800029c <__adddf3>
 800698e:	4602      	mov	r2, r0
 8006990:	460b      	mov	r3, r1
 8006992:	4640      	mov	r0, r8
 8006994:	4649      	mov	r1, r9
 8006996:	f7fa f8c7 	bl	8000b28 <__aeabi_dcmpgt>
 800699a:	2800      	cmp	r0, #0
 800699c:	d173      	bne.n	8006a86 <_dtoa_r+0x6e6>
 800699e:	ec53 2b19 	vmov	r2, r3, d9
 80069a2:	4914      	ldr	r1, [pc, #80]	; (80069f4 <_dtoa_r+0x654>)
 80069a4:	2000      	movs	r0, #0
 80069a6:	f7f9 fc77 	bl	8000298 <__aeabi_dsub>
 80069aa:	4602      	mov	r2, r0
 80069ac:	460b      	mov	r3, r1
 80069ae:	4640      	mov	r0, r8
 80069b0:	4649      	mov	r1, r9
 80069b2:	f7fa f89b 	bl	8000aec <__aeabi_dcmplt>
 80069b6:	2800      	cmp	r0, #0
 80069b8:	f43f af2f 	beq.w	800681a <_dtoa_r+0x47a>
 80069bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80069be:	1e6b      	subs	r3, r5, #1
 80069c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80069c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069c6:	2b30      	cmp	r3, #48	; 0x30
 80069c8:	d0f8      	beq.n	80069bc <_dtoa_r+0x61c>
 80069ca:	46bb      	mov	fp, r7
 80069cc:	e04a      	b.n	8006a64 <_dtoa_r+0x6c4>
 80069ce:	4b06      	ldr	r3, [pc, #24]	; (80069e8 <_dtoa_r+0x648>)
 80069d0:	f7f9 fe1a 	bl	8000608 <__aeabi_dmul>
 80069d4:	4680      	mov	r8, r0
 80069d6:	4689      	mov	r9, r1
 80069d8:	e7bd      	b.n	8006956 <_dtoa_r+0x5b6>
 80069da:	bf00      	nop
 80069dc:	08009c60 	.word	0x08009c60
 80069e0:	08009c38 	.word	0x08009c38
 80069e4:	3ff00000 	.word	0x3ff00000
 80069e8:	40240000 	.word	0x40240000
 80069ec:	401c0000 	.word	0x401c0000
 80069f0:	40140000 	.word	0x40140000
 80069f4:	3fe00000 	.word	0x3fe00000
 80069f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80069fc:	9d00      	ldr	r5, [sp, #0]
 80069fe:	4642      	mov	r2, r8
 8006a00:	464b      	mov	r3, r9
 8006a02:	4630      	mov	r0, r6
 8006a04:	4639      	mov	r1, r7
 8006a06:	f7f9 ff29 	bl	800085c <__aeabi_ddiv>
 8006a0a:	f7fa f8ad 	bl	8000b68 <__aeabi_d2iz>
 8006a0e:	9001      	str	r0, [sp, #4]
 8006a10:	f7f9 fd90 	bl	8000534 <__aeabi_i2d>
 8006a14:	4642      	mov	r2, r8
 8006a16:	464b      	mov	r3, r9
 8006a18:	f7f9 fdf6 	bl	8000608 <__aeabi_dmul>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	460b      	mov	r3, r1
 8006a20:	4630      	mov	r0, r6
 8006a22:	4639      	mov	r1, r7
 8006a24:	f7f9 fc38 	bl	8000298 <__aeabi_dsub>
 8006a28:	9e01      	ldr	r6, [sp, #4]
 8006a2a:	9f04      	ldr	r7, [sp, #16]
 8006a2c:	3630      	adds	r6, #48	; 0x30
 8006a2e:	f805 6b01 	strb.w	r6, [r5], #1
 8006a32:	9e00      	ldr	r6, [sp, #0]
 8006a34:	1bae      	subs	r6, r5, r6
 8006a36:	42b7      	cmp	r7, r6
 8006a38:	4602      	mov	r2, r0
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	d134      	bne.n	8006aa8 <_dtoa_r+0x708>
 8006a3e:	f7f9 fc2d 	bl	800029c <__adddf3>
 8006a42:	4642      	mov	r2, r8
 8006a44:	464b      	mov	r3, r9
 8006a46:	4606      	mov	r6, r0
 8006a48:	460f      	mov	r7, r1
 8006a4a:	f7fa f86d 	bl	8000b28 <__aeabi_dcmpgt>
 8006a4e:	b9c8      	cbnz	r0, 8006a84 <_dtoa_r+0x6e4>
 8006a50:	4642      	mov	r2, r8
 8006a52:	464b      	mov	r3, r9
 8006a54:	4630      	mov	r0, r6
 8006a56:	4639      	mov	r1, r7
 8006a58:	f7fa f83e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a5c:	b110      	cbz	r0, 8006a64 <_dtoa_r+0x6c4>
 8006a5e:	9b01      	ldr	r3, [sp, #4]
 8006a60:	07db      	lsls	r3, r3, #31
 8006a62:	d40f      	bmi.n	8006a84 <_dtoa_r+0x6e4>
 8006a64:	4651      	mov	r1, sl
 8006a66:	4620      	mov	r0, r4
 8006a68:	f000 fbcc 	bl	8007204 <_Bfree>
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a70:	702b      	strb	r3, [r5, #0]
 8006a72:	f10b 0301 	add.w	r3, fp, #1
 8006a76:	6013      	str	r3, [r2, #0]
 8006a78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f43f ace2 	beq.w	8006444 <_dtoa_r+0xa4>
 8006a80:	601d      	str	r5, [r3, #0]
 8006a82:	e4df      	b.n	8006444 <_dtoa_r+0xa4>
 8006a84:	465f      	mov	r7, fp
 8006a86:	462b      	mov	r3, r5
 8006a88:	461d      	mov	r5, r3
 8006a8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a8e:	2a39      	cmp	r2, #57	; 0x39
 8006a90:	d106      	bne.n	8006aa0 <_dtoa_r+0x700>
 8006a92:	9a00      	ldr	r2, [sp, #0]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d1f7      	bne.n	8006a88 <_dtoa_r+0x6e8>
 8006a98:	9900      	ldr	r1, [sp, #0]
 8006a9a:	2230      	movs	r2, #48	; 0x30
 8006a9c:	3701      	adds	r7, #1
 8006a9e:	700a      	strb	r2, [r1, #0]
 8006aa0:	781a      	ldrb	r2, [r3, #0]
 8006aa2:	3201      	adds	r2, #1
 8006aa4:	701a      	strb	r2, [r3, #0]
 8006aa6:	e790      	b.n	80069ca <_dtoa_r+0x62a>
 8006aa8:	4ba3      	ldr	r3, [pc, #652]	; (8006d38 <_dtoa_r+0x998>)
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f7f9 fdac 	bl	8000608 <__aeabi_dmul>
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	4606      	mov	r6, r0
 8006ab6:	460f      	mov	r7, r1
 8006ab8:	f7fa f80e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	d09e      	beq.n	80069fe <_dtoa_r+0x65e>
 8006ac0:	e7d0      	b.n	8006a64 <_dtoa_r+0x6c4>
 8006ac2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ac4:	2a00      	cmp	r2, #0
 8006ac6:	f000 80ca 	beq.w	8006c5e <_dtoa_r+0x8be>
 8006aca:	9a07      	ldr	r2, [sp, #28]
 8006acc:	2a01      	cmp	r2, #1
 8006ace:	f300 80ad 	bgt.w	8006c2c <_dtoa_r+0x88c>
 8006ad2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ad4:	2a00      	cmp	r2, #0
 8006ad6:	f000 80a5 	beq.w	8006c24 <_dtoa_r+0x884>
 8006ada:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006ade:	9e08      	ldr	r6, [sp, #32]
 8006ae0:	9d05      	ldr	r5, [sp, #20]
 8006ae2:	9a05      	ldr	r2, [sp, #20]
 8006ae4:	441a      	add	r2, r3
 8006ae6:	9205      	str	r2, [sp, #20]
 8006ae8:	9a06      	ldr	r2, [sp, #24]
 8006aea:	2101      	movs	r1, #1
 8006aec:	441a      	add	r2, r3
 8006aee:	4620      	mov	r0, r4
 8006af0:	9206      	str	r2, [sp, #24]
 8006af2:	f000 fc87 	bl	8007404 <__i2b>
 8006af6:	4607      	mov	r7, r0
 8006af8:	b165      	cbz	r5, 8006b14 <_dtoa_r+0x774>
 8006afa:	9b06      	ldr	r3, [sp, #24]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	dd09      	ble.n	8006b14 <_dtoa_r+0x774>
 8006b00:	42ab      	cmp	r3, r5
 8006b02:	9a05      	ldr	r2, [sp, #20]
 8006b04:	bfa8      	it	ge
 8006b06:	462b      	movge	r3, r5
 8006b08:	1ad2      	subs	r2, r2, r3
 8006b0a:	9205      	str	r2, [sp, #20]
 8006b0c:	9a06      	ldr	r2, [sp, #24]
 8006b0e:	1aed      	subs	r5, r5, r3
 8006b10:	1ad3      	subs	r3, r2, r3
 8006b12:	9306      	str	r3, [sp, #24]
 8006b14:	9b08      	ldr	r3, [sp, #32]
 8006b16:	b1f3      	cbz	r3, 8006b56 <_dtoa_r+0x7b6>
 8006b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	f000 80a3 	beq.w	8006c66 <_dtoa_r+0x8c6>
 8006b20:	2e00      	cmp	r6, #0
 8006b22:	dd10      	ble.n	8006b46 <_dtoa_r+0x7a6>
 8006b24:	4639      	mov	r1, r7
 8006b26:	4632      	mov	r2, r6
 8006b28:	4620      	mov	r0, r4
 8006b2a:	f000 fd2b 	bl	8007584 <__pow5mult>
 8006b2e:	4652      	mov	r2, sl
 8006b30:	4601      	mov	r1, r0
 8006b32:	4607      	mov	r7, r0
 8006b34:	4620      	mov	r0, r4
 8006b36:	f000 fc7b 	bl	8007430 <__multiply>
 8006b3a:	4651      	mov	r1, sl
 8006b3c:	4680      	mov	r8, r0
 8006b3e:	4620      	mov	r0, r4
 8006b40:	f000 fb60 	bl	8007204 <_Bfree>
 8006b44:	46c2      	mov	sl, r8
 8006b46:	9b08      	ldr	r3, [sp, #32]
 8006b48:	1b9a      	subs	r2, r3, r6
 8006b4a:	d004      	beq.n	8006b56 <_dtoa_r+0x7b6>
 8006b4c:	4651      	mov	r1, sl
 8006b4e:	4620      	mov	r0, r4
 8006b50:	f000 fd18 	bl	8007584 <__pow5mult>
 8006b54:	4682      	mov	sl, r0
 8006b56:	2101      	movs	r1, #1
 8006b58:	4620      	mov	r0, r4
 8006b5a:	f000 fc53 	bl	8007404 <__i2b>
 8006b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	4606      	mov	r6, r0
 8006b64:	f340 8081 	ble.w	8006c6a <_dtoa_r+0x8ca>
 8006b68:	461a      	mov	r2, r3
 8006b6a:	4601      	mov	r1, r0
 8006b6c:	4620      	mov	r0, r4
 8006b6e:	f000 fd09 	bl	8007584 <__pow5mult>
 8006b72:	9b07      	ldr	r3, [sp, #28]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	4606      	mov	r6, r0
 8006b78:	dd7a      	ble.n	8006c70 <_dtoa_r+0x8d0>
 8006b7a:	f04f 0800 	mov.w	r8, #0
 8006b7e:	6933      	ldr	r3, [r6, #16]
 8006b80:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006b84:	6918      	ldr	r0, [r3, #16]
 8006b86:	f000 fbef 	bl	8007368 <__hi0bits>
 8006b8a:	f1c0 0020 	rsb	r0, r0, #32
 8006b8e:	9b06      	ldr	r3, [sp, #24]
 8006b90:	4418      	add	r0, r3
 8006b92:	f010 001f 	ands.w	r0, r0, #31
 8006b96:	f000 8094 	beq.w	8006cc2 <_dtoa_r+0x922>
 8006b9a:	f1c0 0320 	rsb	r3, r0, #32
 8006b9e:	2b04      	cmp	r3, #4
 8006ba0:	f340 8085 	ble.w	8006cae <_dtoa_r+0x90e>
 8006ba4:	9b05      	ldr	r3, [sp, #20]
 8006ba6:	f1c0 001c 	rsb	r0, r0, #28
 8006baa:	4403      	add	r3, r0
 8006bac:	9305      	str	r3, [sp, #20]
 8006bae:	9b06      	ldr	r3, [sp, #24]
 8006bb0:	4403      	add	r3, r0
 8006bb2:	4405      	add	r5, r0
 8006bb4:	9306      	str	r3, [sp, #24]
 8006bb6:	9b05      	ldr	r3, [sp, #20]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	dd05      	ble.n	8006bc8 <_dtoa_r+0x828>
 8006bbc:	4651      	mov	r1, sl
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	f000 fd39 	bl	8007638 <__lshift>
 8006bc6:	4682      	mov	sl, r0
 8006bc8:	9b06      	ldr	r3, [sp, #24]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	dd05      	ble.n	8006bda <_dtoa_r+0x83a>
 8006bce:	4631      	mov	r1, r6
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	f000 fd30 	bl	8007638 <__lshift>
 8006bd8:	4606      	mov	r6, r0
 8006bda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d072      	beq.n	8006cc6 <_dtoa_r+0x926>
 8006be0:	4631      	mov	r1, r6
 8006be2:	4650      	mov	r0, sl
 8006be4:	f000 fd94 	bl	8007710 <__mcmp>
 8006be8:	2800      	cmp	r0, #0
 8006bea:	da6c      	bge.n	8006cc6 <_dtoa_r+0x926>
 8006bec:	2300      	movs	r3, #0
 8006bee:	4651      	mov	r1, sl
 8006bf0:	220a      	movs	r2, #10
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	f000 fb28 	bl	8007248 <__multadd>
 8006bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bfa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006bfe:	4682      	mov	sl, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	f000 81b0 	beq.w	8006f66 <_dtoa_r+0xbc6>
 8006c06:	2300      	movs	r3, #0
 8006c08:	4639      	mov	r1, r7
 8006c0a:	220a      	movs	r2, #10
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	f000 fb1b 	bl	8007248 <__multadd>
 8006c12:	9b01      	ldr	r3, [sp, #4]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	4607      	mov	r7, r0
 8006c18:	f300 8096 	bgt.w	8006d48 <_dtoa_r+0x9a8>
 8006c1c:	9b07      	ldr	r3, [sp, #28]
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	dc59      	bgt.n	8006cd6 <_dtoa_r+0x936>
 8006c22:	e091      	b.n	8006d48 <_dtoa_r+0x9a8>
 8006c24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c2a:	e758      	b.n	8006ade <_dtoa_r+0x73e>
 8006c2c:	9b04      	ldr	r3, [sp, #16]
 8006c2e:	1e5e      	subs	r6, r3, #1
 8006c30:	9b08      	ldr	r3, [sp, #32]
 8006c32:	42b3      	cmp	r3, r6
 8006c34:	bfbf      	itttt	lt
 8006c36:	9b08      	ldrlt	r3, [sp, #32]
 8006c38:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006c3a:	9608      	strlt	r6, [sp, #32]
 8006c3c:	1af3      	sublt	r3, r6, r3
 8006c3e:	bfb4      	ite	lt
 8006c40:	18d2      	addlt	r2, r2, r3
 8006c42:	1b9e      	subge	r6, r3, r6
 8006c44:	9b04      	ldr	r3, [sp, #16]
 8006c46:	bfbc      	itt	lt
 8006c48:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006c4a:	2600      	movlt	r6, #0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	bfb7      	itett	lt
 8006c50:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006c54:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006c58:	1a9d      	sublt	r5, r3, r2
 8006c5a:	2300      	movlt	r3, #0
 8006c5c:	e741      	b.n	8006ae2 <_dtoa_r+0x742>
 8006c5e:	9e08      	ldr	r6, [sp, #32]
 8006c60:	9d05      	ldr	r5, [sp, #20]
 8006c62:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006c64:	e748      	b.n	8006af8 <_dtoa_r+0x758>
 8006c66:	9a08      	ldr	r2, [sp, #32]
 8006c68:	e770      	b.n	8006b4c <_dtoa_r+0x7ac>
 8006c6a:	9b07      	ldr	r3, [sp, #28]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	dc19      	bgt.n	8006ca4 <_dtoa_r+0x904>
 8006c70:	9b02      	ldr	r3, [sp, #8]
 8006c72:	b9bb      	cbnz	r3, 8006ca4 <_dtoa_r+0x904>
 8006c74:	9b03      	ldr	r3, [sp, #12]
 8006c76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c7a:	b99b      	cbnz	r3, 8006ca4 <_dtoa_r+0x904>
 8006c7c:	9b03      	ldr	r3, [sp, #12]
 8006c7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c82:	0d1b      	lsrs	r3, r3, #20
 8006c84:	051b      	lsls	r3, r3, #20
 8006c86:	b183      	cbz	r3, 8006caa <_dtoa_r+0x90a>
 8006c88:	9b05      	ldr	r3, [sp, #20]
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	9305      	str	r3, [sp, #20]
 8006c8e:	9b06      	ldr	r3, [sp, #24]
 8006c90:	3301      	adds	r3, #1
 8006c92:	9306      	str	r3, [sp, #24]
 8006c94:	f04f 0801 	mov.w	r8, #1
 8006c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f47f af6f 	bne.w	8006b7e <_dtoa_r+0x7de>
 8006ca0:	2001      	movs	r0, #1
 8006ca2:	e774      	b.n	8006b8e <_dtoa_r+0x7ee>
 8006ca4:	f04f 0800 	mov.w	r8, #0
 8006ca8:	e7f6      	b.n	8006c98 <_dtoa_r+0x8f8>
 8006caa:	4698      	mov	r8, r3
 8006cac:	e7f4      	b.n	8006c98 <_dtoa_r+0x8f8>
 8006cae:	d082      	beq.n	8006bb6 <_dtoa_r+0x816>
 8006cb0:	9a05      	ldr	r2, [sp, #20]
 8006cb2:	331c      	adds	r3, #28
 8006cb4:	441a      	add	r2, r3
 8006cb6:	9205      	str	r2, [sp, #20]
 8006cb8:	9a06      	ldr	r2, [sp, #24]
 8006cba:	441a      	add	r2, r3
 8006cbc:	441d      	add	r5, r3
 8006cbe:	9206      	str	r2, [sp, #24]
 8006cc0:	e779      	b.n	8006bb6 <_dtoa_r+0x816>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	e7f4      	b.n	8006cb0 <_dtoa_r+0x910>
 8006cc6:	9b04      	ldr	r3, [sp, #16]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	dc37      	bgt.n	8006d3c <_dtoa_r+0x99c>
 8006ccc:	9b07      	ldr	r3, [sp, #28]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	dd34      	ble.n	8006d3c <_dtoa_r+0x99c>
 8006cd2:	9b04      	ldr	r3, [sp, #16]
 8006cd4:	9301      	str	r3, [sp, #4]
 8006cd6:	9b01      	ldr	r3, [sp, #4]
 8006cd8:	b963      	cbnz	r3, 8006cf4 <_dtoa_r+0x954>
 8006cda:	4631      	mov	r1, r6
 8006cdc:	2205      	movs	r2, #5
 8006cde:	4620      	mov	r0, r4
 8006ce0:	f000 fab2 	bl	8007248 <__multadd>
 8006ce4:	4601      	mov	r1, r0
 8006ce6:	4606      	mov	r6, r0
 8006ce8:	4650      	mov	r0, sl
 8006cea:	f000 fd11 	bl	8007710 <__mcmp>
 8006cee:	2800      	cmp	r0, #0
 8006cf0:	f73f adbb 	bgt.w	800686a <_dtoa_r+0x4ca>
 8006cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cf6:	9d00      	ldr	r5, [sp, #0]
 8006cf8:	ea6f 0b03 	mvn.w	fp, r3
 8006cfc:	f04f 0800 	mov.w	r8, #0
 8006d00:	4631      	mov	r1, r6
 8006d02:	4620      	mov	r0, r4
 8006d04:	f000 fa7e 	bl	8007204 <_Bfree>
 8006d08:	2f00      	cmp	r7, #0
 8006d0a:	f43f aeab 	beq.w	8006a64 <_dtoa_r+0x6c4>
 8006d0e:	f1b8 0f00 	cmp.w	r8, #0
 8006d12:	d005      	beq.n	8006d20 <_dtoa_r+0x980>
 8006d14:	45b8      	cmp	r8, r7
 8006d16:	d003      	beq.n	8006d20 <_dtoa_r+0x980>
 8006d18:	4641      	mov	r1, r8
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	f000 fa72 	bl	8007204 <_Bfree>
 8006d20:	4639      	mov	r1, r7
 8006d22:	4620      	mov	r0, r4
 8006d24:	f000 fa6e 	bl	8007204 <_Bfree>
 8006d28:	e69c      	b.n	8006a64 <_dtoa_r+0x6c4>
 8006d2a:	2600      	movs	r6, #0
 8006d2c:	4637      	mov	r7, r6
 8006d2e:	e7e1      	b.n	8006cf4 <_dtoa_r+0x954>
 8006d30:	46bb      	mov	fp, r7
 8006d32:	4637      	mov	r7, r6
 8006d34:	e599      	b.n	800686a <_dtoa_r+0x4ca>
 8006d36:	bf00      	nop
 8006d38:	40240000 	.word	0x40240000
 8006d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f000 80c8 	beq.w	8006ed4 <_dtoa_r+0xb34>
 8006d44:	9b04      	ldr	r3, [sp, #16]
 8006d46:	9301      	str	r3, [sp, #4]
 8006d48:	2d00      	cmp	r5, #0
 8006d4a:	dd05      	ble.n	8006d58 <_dtoa_r+0x9b8>
 8006d4c:	4639      	mov	r1, r7
 8006d4e:	462a      	mov	r2, r5
 8006d50:	4620      	mov	r0, r4
 8006d52:	f000 fc71 	bl	8007638 <__lshift>
 8006d56:	4607      	mov	r7, r0
 8006d58:	f1b8 0f00 	cmp.w	r8, #0
 8006d5c:	d05b      	beq.n	8006e16 <_dtoa_r+0xa76>
 8006d5e:	6879      	ldr	r1, [r7, #4]
 8006d60:	4620      	mov	r0, r4
 8006d62:	f000 fa0f 	bl	8007184 <_Balloc>
 8006d66:	4605      	mov	r5, r0
 8006d68:	b928      	cbnz	r0, 8006d76 <_dtoa_r+0x9d6>
 8006d6a:	4b83      	ldr	r3, [pc, #524]	; (8006f78 <_dtoa_r+0xbd8>)
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006d72:	f7ff bb2e 	b.w	80063d2 <_dtoa_r+0x32>
 8006d76:	693a      	ldr	r2, [r7, #16]
 8006d78:	3202      	adds	r2, #2
 8006d7a:	0092      	lsls	r2, r2, #2
 8006d7c:	f107 010c 	add.w	r1, r7, #12
 8006d80:	300c      	adds	r0, #12
 8006d82:	f001 ff97 	bl	8008cb4 <memcpy>
 8006d86:	2201      	movs	r2, #1
 8006d88:	4629      	mov	r1, r5
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	f000 fc54 	bl	8007638 <__lshift>
 8006d90:	9b00      	ldr	r3, [sp, #0]
 8006d92:	3301      	adds	r3, #1
 8006d94:	9304      	str	r3, [sp, #16]
 8006d96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d9a:	4413      	add	r3, r2
 8006d9c:	9308      	str	r3, [sp, #32]
 8006d9e:	9b02      	ldr	r3, [sp, #8]
 8006da0:	f003 0301 	and.w	r3, r3, #1
 8006da4:	46b8      	mov	r8, r7
 8006da6:	9306      	str	r3, [sp, #24]
 8006da8:	4607      	mov	r7, r0
 8006daa:	9b04      	ldr	r3, [sp, #16]
 8006dac:	4631      	mov	r1, r6
 8006dae:	3b01      	subs	r3, #1
 8006db0:	4650      	mov	r0, sl
 8006db2:	9301      	str	r3, [sp, #4]
 8006db4:	f7ff fa6a 	bl	800628c <quorem>
 8006db8:	4641      	mov	r1, r8
 8006dba:	9002      	str	r0, [sp, #8]
 8006dbc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006dc0:	4650      	mov	r0, sl
 8006dc2:	f000 fca5 	bl	8007710 <__mcmp>
 8006dc6:	463a      	mov	r2, r7
 8006dc8:	9005      	str	r0, [sp, #20]
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4620      	mov	r0, r4
 8006dce:	f000 fcbb 	bl	8007748 <__mdiff>
 8006dd2:	68c2      	ldr	r2, [r0, #12]
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	bb02      	cbnz	r2, 8006e1a <_dtoa_r+0xa7a>
 8006dd8:	4601      	mov	r1, r0
 8006dda:	4650      	mov	r0, sl
 8006ddc:	f000 fc98 	bl	8007710 <__mcmp>
 8006de0:	4602      	mov	r2, r0
 8006de2:	4629      	mov	r1, r5
 8006de4:	4620      	mov	r0, r4
 8006de6:	9209      	str	r2, [sp, #36]	; 0x24
 8006de8:	f000 fa0c 	bl	8007204 <_Bfree>
 8006dec:	9b07      	ldr	r3, [sp, #28]
 8006dee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006df0:	9d04      	ldr	r5, [sp, #16]
 8006df2:	ea43 0102 	orr.w	r1, r3, r2
 8006df6:	9b06      	ldr	r3, [sp, #24]
 8006df8:	4319      	orrs	r1, r3
 8006dfa:	d110      	bne.n	8006e1e <_dtoa_r+0xa7e>
 8006dfc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e00:	d029      	beq.n	8006e56 <_dtoa_r+0xab6>
 8006e02:	9b05      	ldr	r3, [sp, #20]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	dd02      	ble.n	8006e0e <_dtoa_r+0xa6e>
 8006e08:	9b02      	ldr	r3, [sp, #8]
 8006e0a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006e0e:	9b01      	ldr	r3, [sp, #4]
 8006e10:	f883 9000 	strb.w	r9, [r3]
 8006e14:	e774      	b.n	8006d00 <_dtoa_r+0x960>
 8006e16:	4638      	mov	r0, r7
 8006e18:	e7ba      	b.n	8006d90 <_dtoa_r+0x9f0>
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	e7e1      	b.n	8006de2 <_dtoa_r+0xa42>
 8006e1e:	9b05      	ldr	r3, [sp, #20]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	db04      	blt.n	8006e2e <_dtoa_r+0xa8e>
 8006e24:	9907      	ldr	r1, [sp, #28]
 8006e26:	430b      	orrs	r3, r1
 8006e28:	9906      	ldr	r1, [sp, #24]
 8006e2a:	430b      	orrs	r3, r1
 8006e2c:	d120      	bne.n	8006e70 <_dtoa_r+0xad0>
 8006e2e:	2a00      	cmp	r2, #0
 8006e30:	dded      	ble.n	8006e0e <_dtoa_r+0xa6e>
 8006e32:	4651      	mov	r1, sl
 8006e34:	2201      	movs	r2, #1
 8006e36:	4620      	mov	r0, r4
 8006e38:	f000 fbfe 	bl	8007638 <__lshift>
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4682      	mov	sl, r0
 8006e40:	f000 fc66 	bl	8007710 <__mcmp>
 8006e44:	2800      	cmp	r0, #0
 8006e46:	dc03      	bgt.n	8006e50 <_dtoa_r+0xab0>
 8006e48:	d1e1      	bne.n	8006e0e <_dtoa_r+0xa6e>
 8006e4a:	f019 0f01 	tst.w	r9, #1
 8006e4e:	d0de      	beq.n	8006e0e <_dtoa_r+0xa6e>
 8006e50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e54:	d1d8      	bne.n	8006e08 <_dtoa_r+0xa68>
 8006e56:	9a01      	ldr	r2, [sp, #4]
 8006e58:	2339      	movs	r3, #57	; 0x39
 8006e5a:	7013      	strb	r3, [r2, #0]
 8006e5c:	462b      	mov	r3, r5
 8006e5e:	461d      	mov	r5, r3
 8006e60:	3b01      	subs	r3, #1
 8006e62:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006e66:	2a39      	cmp	r2, #57	; 0x39
 8006e68:	d06c      	beq.n	8006f44 <_dtoa_r+0xba4>
 8006e6a:	3201      	adds	r2, #1
 8006e6c:	701a      	strb	r2, [r3, #0]
 8006e6e:	e747      	b.n	8006d00 <_dtoa_r+0x960>
 8006e70:	2a00      	cmp	r2, #0
 8006e72:	dd07      	ble.n	8006e84 <_dtoa_r+0xae4>
 8006e74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e78:	d0ed      	beq.n	8006e56 <_dtoa_r+0xab6>
 8006e7a:	9a01      	ldr	r2, [sp, #4]
 8006e7c:	f109 0301 	add.w	r3, r9, #1
 8006e80:	7013      	strb	r3, [r2, #0]
 8006e82:	e73d      	b.n	8006d00 <_dtoa_r+0x960>
 8006e84:	9b04      	ldr	r3, [sp, #16]
 8006e86:	9a08      	ldr	r2, [sp, #32]
 8006e88:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d043      	beq.n	8006f18 <_dtoa_r+0xb78>
 8006e90:	4651      	mov	r1, sl
 8006e92:	2300      	movs	r3, #0
 8006e94:	220a      	movs	r2, #10
 8006e96:	4620      	mov	r0, r4
 8006e98:	f000 f9d6 	bl	8007248 <__multadd>
 8006e9c:	45b8      	cmp	r8, r7
 8006e9e:	4682      	mov	sl, r0
 8006ea0:	f04f 0300 	mov.w	r3, #0
 8006ea4:	f04f 020a 	mov.w	r2, #10
 8006ea8:	4641      	mov	r1, r8
 8006eaa:	4620      	mov	r0, r4
 8006eac:	d107      	bne.n	8006ebe <_dtoa_r+0xb1e>
 8006eae:	f000 f9cb 	bl	8007248 <__multadd>
 8006eb2:	4680      	mov	r8, r0
 8006eb4:	4607      	mov	r7, r0
 8006eb6:	9b04      	ldr	r3, [sp, #16]
 8006eb8:	3301      	adds	r3, #1
 8006eba:	9304      	str	r3, [sp, #16]
 8006ebc:	e775      	b.n	8006daa <_dtoa_r+0xa0a>
 8006ebe:	f000 f9c3 	bl	8007248 <__multadd>
 8006ec2:	4639      	mov	r1, r7
 8006ec4:	4680      	mov	r8, r0
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	220a      	movs	r2, #10
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f000 f9bc 	bl	8007248 <__multadd>
 8006ed0:	4607      	mov	r7, r0
 8006ed2:	e7f0      	b.n	8006eb6 <_dtoa_r+0xb16>
 8006ed4:	9b04      	ldr	r3, [sp, #16]
 8006ed6:	9301      	str	r3, [sp, #4]
 8006ed8:	9d00      	ldr	r5, [sp, #0]
 8006eda:	4631      	mov	r1, r6
 8006edc:	4650      	mov	r0, sl
 8006ede:	f7ff f9d5 	bl	800628c <quorem>
 8006ee2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006ee6:	9b00      	ldr	r3, [sp, #0]
 8006ee8:	f805 9b01 	strb.w	r9, [r5], #1
 8006eec:	1aea      	subs	r2, r5, r3
 8006eee:	9b01      	ldr	r3, [sp, #4]
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	dd07      	ble.n	8006f04 <_dtoa_r+0xb64>
 8006ef4:	4651      	mov	r1, sl
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	220a      	movs	r2, #10
 8006efa:	4620      	mov	r0, r4
 8006efc:	f000 f9a4 	bl	8007248 <__multadd>
 8006f00:	4682      	mov	sl, r0
 8006f02:	e7ea      	b.n	8006eda <_dtoa_r+0xb3a>
 8006f04:	9b01      	ldr	r3, [sp, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	bfc8      	it	gt
 8006f0a:	461d      	movgt	r5, r3
 8006f0c:	9b00      	ldr	r3, [sp, #0]
 8006f0e:	bfd8      	it	le
 8006f10:	2501      	movle	r5, #1
 8006f12:	441d      	add	r5, r3
 8006f14:	f04f 0800 	mov.w	r8, #0
 8006f18:	4651      	mov	r1, sl
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	f000 fb8b 	bl	8007638 <__lshift>
 8006f22:	4631      	mov	r1, r6
 8006f24:	4682      	mov	sl, r0
 8006f26:	f000 fbf3 	bl	8007710 <__mcmp>
 8006f2a:	2800      	cmp	r0, #0
 8006f2c:	dc96      	bgt.n	8006e5c <_dtoa_r+0xabc>
 8006f2e:	d102      	bne.n	8006f36 <_dtoa_r+0xb96>
 8006f30:	f019 0f01 	tst.w	r9, #1
 8006f34:	d192      	bne.n	8006e5c <_dtoa_r+0xabc>
 8006f36:	462b      	mov	r3, r5
 8006f38:	461d      	mov	r5, r3
 8006f3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f3e:	2a30      	cmp	r2, #48	; 0x30
 8006f40:	d0fa      	beq.n	8006f38 <_dtoa_r+0xb98>
 8006f42:	e6dd      	b.n	8006d00 <_dtoa_r+0x960>
 8006f44:	9a00      	ldr	r2, [sp, #0]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d189      	bne.n	8006e5e <_dtoa_r+0xabe>
 8006f4a:	f10b 0b01 	add.w	fp, fp, #1
 8006f4e:	2331      	movs	r3, #49	; 0x31
 8006f50:	e796      	b.n	8006e80 <_dtoa_r+0xae0>
 8006f52:	4b0a      	ldr	r3, [pc, #40]	; (8006f7c <_dtoa_r+0xbdc>)
 8006f54:	f7ff ba99 	b.w	800648a <_dtoa_r+0xea>
 8006f58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f47f aa6d 	bne.w	800643a <_dtoa_r+0x9a>
 8006f60:	4b07      	ldr	r3, [pc, #28]	; (8006f80 <_dtoa_r+0xbe0>)
 8006f62:	f7ff ba92 	b.w	800648a <_dtoa_r+0xea>
 8006f66:	9b01      	ldr	r3, [sp, #4]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	dcb5      	bgt.n	8006ed8 <_dtoa_r+0xb38>
 8006f6c:	9b07      	ldr	r3, [sp, #28]
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	f73f aeb1 	bgt.w	8006cd6 <_dtoa_r+0x936>
 8006f74:	e7b0      	b.n	8006ed8 <_dtoa_r+0xb38>
 8006f76:	bf00      	nop
 8006f78:	08009bcd 	.word	0x08009bcd
 8006f7c:	08009b03 	.word	0x08009b03
 8006f80:	08009b68 	.word	0x08009b68

08006f84 <_free_r>:
 8006f84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f86:	2900      	cmp	r1, #0
 8006f88:	d044      	beq.n	8007014 <_free_r+0x90>
 8006f8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f8e:	9001      	str	r0, [sp, #4]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f1a1 0404 	sub.w	r4, r1, #4
 8006f96:	bfb8      	it	lt
 8006f98:	18e4      	addlt	r4, r4, r3
 8006f9a:	f000 f8e7 	bl	800716c <__malloc_lock>
 8006f9e:	4a1e      	ldr	r2, [pc, #120]	; (8007018 <_free_r+0x94>)
 8006fa0:	9801      	ldr	r0, [sp, #4]
 8006fa2:	6813      	ldr	r3, [r2, #0]
 8006fa4:	b933      	cbnz	r3, 8006fb4 <_free_r+0x30>
 8006fa6:	6063      	str	r3, [r4, #4]
 8006fa8:	6014      	str	r4, [r2, #0]
 8006faa:	b003      	add	sp, #12
 8006fac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006fb0:	f000 b8e2 	b.w	8007178 <__malloc_unlock>
 8006fb4:	42a3      	cmp	r3, r4
 8006fb6:	d908      	bls.n	8006fca <_free_r+0x46>
 8006fb8:	6825      	ldr	r5, [r4, #0]
 8006fba:	1961      	adds	r1, r4, r5
 8006fbc:	428b      	cmp	r3, r1
 8006fbe:	bf01      	itttt	eq
 8006fc0:	6819      	ldreq	r1, [r3, #0]
 8006fc2:	685b      	ldreq	r3, [r3, #4]
 8006fc4:	1949      	addeq	r1, r1, r5
 8006fc6:	6021      	streq	r1, [r4, #0]
 8006fc8:	e7ed      	b.n	8006fa6 <_free_r+0x22>
 8006fca:	461a      	mov	r2, r3
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	b10b      	cbz	r3, 8006fd4 <_free_r+0x50>
 8006fd0:	42a3      	cmp	r3, r4
 8006fd2:	d9fa      	bls.n	8006fca <_free_r+0x46>
 8006fd4:	6811      	ldr	r1, [r2, #0]
 8006fd6:	1855      	adds	r5, r2, r1
 8006fd8:	42a5      	cmp	r5, r4
 8006fda:	d10b      	bne.n	8006ff4 <_free_r+0x70>
 8006fdc:	6824      	ldr	r4, [r4, #0]
 8006fde:	4421      	add	r1, r4
 8006fe0:	1854      	adds	r4, r2, r1
 8006fe2:	42a3      	cmp	r3, r4
 8006fe4:	6011      	str	r1, [r2, #0]
 8006fe6:	d1e0      	bne.n	8006faa <_free_r+0x26>
 8006fe8:	681c      	ldr	r4, [r3, #0]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	6053      	str	r3, [r2, #4]
 8006fee:	440c      	add	r4, r1
 8006ff0:	6014      	str	r4, [r2, #0]
 8006ff2:	e7da      	b.n	8006faa <_free_r+0x26>
 8006ff4:	d902      	bls.n	8006ffc <_free_r+0x78>
 8006ff6:	230c      	movs	r3, #12
 8006ff8:	6003      	str	r3, [r0, #0]
 8006ffa:	e7d6      	b.n	8006faa <_free_r+0x26>
 8006ffc:	6825      	ldr	r5, [r4, #0]
 8006ffe:	1961      	adds	r1, r4, r5
 8007000:	428b      	cmp	r3, r1
 8007002:	bf04      	itt	eq
 8007004:	6819      	ldreq	r1, [r3, #0]
 8007006:	685b      	ldreq	r3, [r3, #4]
 8007008:	6063      	str	r3, [r4, #4]
 800700a:	bf04      	itt	eq
 800700c:	1949      	addeq	r1, r1, r5
 800700e:	6021      	streq	r1, [r4, #0]
 8007010:	6054      	str	r4, [r2, #4]
 8007012:	e7ca      	b.n	8006faa <_free_r+0x26>
 8007014:	b003      	add	sp, #12
 8007016:	bd30      	pop	{r4, r5, pc}
 8007018:	20000498 	.word	0x20000498

0800701c <malloc>:
 800701c:	4b02      	ldr	r3, [pc, #8]	; (8007028 <malloc+0xc>)
 800701e:	4601      	mov	r1, r0
 8007020:	6818      	ldr	r0, [r3, #0]
 8007022:	f000 b823 	b.w	800706c <_malloc_r>
 8007026:	bf00      	nop
 8007028:	20000070 	.word	0x20000070

0800702c <sbrk_aligned>:
 800702c:	b570      	push	{r4, r5, r6, lr}
 800702e:	4e0e      	ldr	r6, [pc, #56]	; (8007068 <sbrk_aligned+0x3c>)
 8007030:	460c      	mov	r4, r1
 8007032:	6831      	ldr	r1, [r6, #0]
 8007034:	4605      	mov	r5, r0
 8007036:	b911      	cbnz	r1, 800703e <sbrk_aligned+0x12>
 8007038:	f001 fe2c 	bl	8008c94 <_sbrk_r>
 800703c:	6030      	str	r0, [r6, #0]
 800703e:	4621      	mov	r1, r4
 8007040:	4628      	mov	r0, r5
 8007042:	f001 fe27 	bl	8008c94 <_sbrk_r>
 8007046:	1c43      	adds	r3, r0, #1
 8007048:	d00a      	beq.n	8007060 <sbrk_aligned+0x34>
 800704a:	1cc4      	adds	r4, r0, #3
 800704c:	f024 0403 	bic.w	r4, r4, #3
 8007050:	42a0      	cmp	r0, r4
 8007052:	d007      	beq.n	8007064 <sbrk_aligned+0x38>
 8007054:	1a21      	subs	r1, r4, r0
 8007056:	4628      	mov	r0, r5
 8007058:	f001 fe1c 	bl	8008c94 <_sbrk_r>
 800705c:	3001      	adds	r0, #1
 800705e:	d101      	bne.n	8007064 <sbrk_aligned+0x38>
 8007060:	f04f 34ff 	mov.w	r4, #4294967295
 8007064:	4620      	mov	r0, r4
 8007066:	bd70      	pop	{r4, r5, r6, pc}
 8007068:	2000049c 	.word	0x2000049c

0800706c <_malloc_r>:
 800706c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007070:	1ccd      	adds	r5, r1, #3
 8007072:	f025 0503 	bic.w	r5, r5, #3
 8007076:	3508      	adds	r5, #8
 8007078:	2d0c      	cmp	r5, #12
 800707a:	bf38      	it	cc
 800707c:	250c      	movcc	r5, #12
 800707e:	2d00      	cmp	r5, #0
 8007080:	4607      	mov	r7, r0
 8007082:	db01      	blt.n	8007088 <_malloc_r+0x1c>
 8007084:	42a9      	cmp	r1, r5
 8007086:	d905      	bls.n	8007094 <_malloc_r+0x28>
 8007088:	230c      	movs	r3, #12
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	2600      	movs	r6, #0
 800708e:	4630      	mov	r0, r6
 8007090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007094:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007168 <_malloc_r+0xfc>
 8007098:	f000 f868 	bl	800716c <__malloc_lock>
 800709c:	f8d8 3000 	ldr.w	r3, [r8]
 80070a0:	461c      	mov	r4, r3
 80070a2:	bb5c      	cbnz	r4, 80070fc <_malloc_r+0x90>
 80070a4:	4629      	mov	r1, r5
 80070a6:	4638      	mov	r0, r7
 80070a8:	f7ff ffc0 	bl	800702c <sbrk_aligned>
 80070ac:	1c43      	adds	r3, r0, #1
 80070ae:	4604      	mov	r4, r0
 80070b0:	d155      	bne.n	800715e <_malloc_r+0xf2>
 80070b2:	f8d8 4000 	ldr.w	r4, [r8]
 80070b6:	4626      	mov	r6, r4
 80070b8:	2e00      	cmp	r6, #0
 80070ba:	d145      	bne.n	8007148 <_malloc_r+0xdc>
 80070bc:	2c00      	cmp	r4, #0
 80070be:	d048      	beq.n	8007152 <_malloc_r+0xe6>
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	4631      	mov	r1, r6
 80070c4:	4638      	mov	r0, r7
 80070c6:	eb04 0903 	add.w	r9, r4, r3
 80070ca:	f001 fde3 	bl	8008c94 <_sbrk_r>
 80070ce:	4581      	cmp	r9, r0
 80070d0:	d13f      	bne.n	8007152 <_malloc_r+0xe6>
 80070d2:	6821      	ldr	r1, [r4, #0]
 80070d4:	1a6d      	subs	r5, r5, r1
 80070d6:	4629      	mov	r1, r5
 80070d8:	4638      	mov	r0, r7
 80070da:	f7ff ffa7 	bl	800702c <sbrk_aligned>
 80070de:	3001      	adds	r0, #1
 80070e0:	d037      	beq.n	8007152 <_malloc_r+0xe6>
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	442b      	add	r3, r5
 80070e6:	6023      	str	r3, [r4, #0]
 80070e8:	f8d8 3000 	ldr.w	r3, [r8]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d038      	beq.n	8007162 <_malloc_r+0xf6>
 80070f0:	685a      	ldr	r2, [r3, #4]
 80070f2:	42a2      	cmp	r2, r4
 80070f4:	d12b      	bne.n	800714e <_malloc_r+0xe2>
 80070f6:	2200      	movs	r2, #0
 80070f8:	605a      	str	r2, [r3, #4]
 80070fa:	e00f      	b.n	800711c <_malloc_r+0xb0>
 80070fc:	6822      	ldr	r2, [r4, #0]
 80070fe:	1b52      	subs	r2, r2, r5
 8007100:	d41f      	bmi.n	8007142 <_malloc_r+0xd6>
 8007102:	2a0b      	cmp	r2, #11
 8007104:	d917      	bls.n	8007136 <_malloc_r+0xca>
 8007106:	1961      	adds	r1, r4, r5
 8007108:	42a3      	cmp	r3, r4
 800710a:	6025      	str	r5, [r4, #0]
 800710c:	bf18      	it	ne
 800710e:	6059      	strne	r1, [r3, #4]
 8007110:	6863      	ldr	r3, [r4, #4]
 8007112:	bf08      	it	eq
 8007114:	f8c8 1000 	streq.w	r1, [r8]
 8007118:	5162      	str	r2, [r4, r5]
 800711a:	604b      	str	r3, [r1, #4]
 800711c:	4638      	mov	r0, r7
 800711e:	f104 060b 	add.w	r6, r4, #11
 8007122:	f000 f829 	bl	8007178 <__malloc_unlock>
 8007126:	f026 0607 	bic.w	r6, r6, #7
 800712a:	1d23      	adds	r3, r4, #4
 800712c:	1af2      	subs	r2, r6, r3
 800712e:	d0ae      	beq.n	800708e <_malloc_r+0x22>
 8007130:	1b9b      	subs	r3, r3, r6
 8007132:	50a3      	str	r3, [r4, r2]
 8007134:	e7ab      	b.n	800708e <_malloc_r+0x22>
 8007136:	42a3      	cmp	r3, r4
 8007138:	6862      	ldr	r2, [r4, #4]
 800713a:	d1dd      	bne.n	80070f8 <_malloc_r+0x8c>
 800713c:	f8c8 2000 	str.w	r2, [r8]
 8007140:	e7ec      	b.n	800711c <_malloc_r+0xb0>
 8007142:	4623      	mov	r3, r4
 8007144:	6864      	ldr	r4, [r4, #4]
 8007146:	e7ac      	b.n	80070a2 <_malloc_r+0x36>
 8007148:	4634      	mov	r4, r6
 800714a:	6876      	ldr	r6, [r6, #4]
 800714c:	e7b4      	b.n	80070b8 <_malloc_r+0x4c>
 800714e:	4613      	mov	r3, r2
 8007150:	e7cc      	b.n	80070ec <_malloc_r+0x80>
 8007152:	230c      	movs	r3, #12
 8007154:	603b      	str	r3, [r7, #0]
 8007156:	4638      	mov	r0, r7
 8007158:	f000 f80e 	bl	8007178 <__malloc_unlock>
 800715c:	e797      	b.n	800708e <_malloc_r+0x22>
 800715e:	6025      	str	r5, [r4, #0]
 8007160:	e7dc      	b.n	800711c <_malloc_r+0xb0>
 8007162:	605b      	str	r3, [r3, #4]
 8007164:	deff      	udf	#255	; 0xff
 8007166:	bf00      	nop
 8007168:	20000498 	.word	0x20000498

0800716c <__malloc_lock>:
 800716c:	4801      	ldr	r0, [pc, #4]	; (8007174 <__malloc_lock+0x8>)
 800716e:	f7ff b866 	b.w	800623e <__retarget_lock_acquire_recursive>
 8007172:	bf00      	nop
 8007174:	20000494 	.word	0x20000494

08007178 <__malloc_unlock>:
 8007178:	4801      	ldr	r0, [pc, #4]	; (8007180 <__malloc_unlock+0x8>)
 800717a:	f7ff b861 	b.w	8006240 <__retarget_lock_release_recursive>
 800717e:	bf00      	nop
 8007180:	20000494 	.word	0x20000494

08007184 <_Balloc>:
 8007184:	b570      	push	{r4, r5, r6, lr}
 8007186:	69c6      	ldr	r6, [r0, #28]
 8007188:	4604      	mov	r4, r0
 800718a:	460d      	mov	r5, r1
 800718c:	b976      	cbnz	r6, 80071ac <_Balloc+0x28>
 800718e:	2010      	movs	r0, #16
 8007190:	f7ff ff44 	bl	800701c <malloc>
 8007194:	4602      	mov	r2, r0
 8007196:	61e0      	str	r0, [r4, #28]
 8007198:	b920      	cbnz	r0, 80071a4 <_Balloc+0x20>
 800719a:	4b18      	ldr	r3, [pc, #96]	; (80071fc <_Balloc+0x78>)
 800719c:	4818      	ldr	r0, [pc, #96]	; (8007200 <_Balloc+0x7c>)
 800719e:	216b      	movs	r1, #107	; 0x6b
 80071a0:	f7ff f856 	bl	8006250 <__assert_func>
 80071a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071a8:	6006      	str	r6, [r0, #0]
 80071aa:	60c6      	str	r6, [r0, #12]
 80071ac:	69e6      	ldr	r6, [r4, #28]
 80071ae:	68f3      	ldr	r3, [r6, #12]
 80071b0:	b183      	cbz	r3, 80071d4 <_Balloc+0x50>
 80071b2:	69e3      	ldr	r3, [r4, #28]
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80071ba:	b9b8      	cbnz	r0, 80071ec <_Balloc+0x68>
 80071bc:	2101      	movs	r1, #1
 80071be:	fa01 f605 	lsl.w	r6, r1, r5
 80071c2:	1d72      	adds	r2, r6, #5
 80071c4:	0092      	lsls	r2, r2, #2
 80071c6:	4620      	mov	r0, r4
 80071c8:	f001 fd91 	bl	8008cee <_calloc_r>
 80071cc:	b160      	cbz	r0, 80071e8 <_Balloc+0x64>
 80071ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80071d2:	e00e      	b.n	80071f2 <_Balloc+0x6e>
 80071d4:	2221      	movs	r2, #33	; 0x21
 80071d6:	2104      	movs	r1, #4
 80071d8:	4620      	mov	r0, r4
 80071da:	f001 fd88 	bl	8008cee <_calloc_r>
 80071de:	69e3      	ldr	r3, [r4, #28]
 80071e0:	60f0      	str	r0, [r6, #12]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d1e4      	bne.n	80071b2 <_Balloc+0x2e>
 80071e8:	2000      	movs	r0, #0
 80071ea:	bd70      	pop	{r4, r5, r6, pc}
 80071ec:	6802      	ldr	r2, [r0, #0]
 80071ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071f2:	2300      	movs	r3, #0
 80071f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071f8:	e7f7      	b.n	80071ea <_Balloc+0x66>
 80071fa:	bf00      	nop
 80071fc:	08009a84 	.word	0x08009a84
 8007200:	08009bde 	.word	0x08009bde

08007204 <_Bfree>:
 8007204:	b570      	push	{r4, r5, r6, lr}
 8007206:	69c6      	ldr	r6, [r0, #28]
 8007208:	4605      	mov	r5, r0
 800720a:	460c      	mov	r4, r1
 800720c:	b976      	cbnz	r6, 800722c <_Bfree+0x28>
 800720e:	2010      	movs	r0, #16
 8007210:	f7ff ff04 	bl	800701c <malloc>
 8007214:	4602      	mov	r2, r0
 8007216:	61e8      	str	r0, [r5, #28]
 8007218:	b920      	cbnz	r0, 8007224 <_Bfree+0x20>
 800721a:	4b09      	ldr	r3, [pc, #36]	; (8007240 <_Bfree+0x3c>)
 800721c:	4809      	ldr	r0, [pc, #36]	; (8007244 <_Bfree+0x40>)
 800721e:	218f      	movs	r1, #143	; 0x8f
 8007220:	f7ff f816 	bl	8006250 <__assert_func>
 8007224:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007228:	6006      	str	r6, [r0, #0]
 800722a:	60c6      	str	r6, [r0, #12]
 800722c:	b13c      	cbz	r4, 800723e <_Bfree+0x3a>
 800722e:	69eb      	ldr	r3, [r5, #28]
 8007230:	6862      	ldr	r2, [r4, #4]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007238:	6021      	str	r1, [r4, #0]
 800723a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800723e:	bd70      	pop	{r4, r5, r6, pc}
 8007240:	08009a84 	.word	0x08009a84
 8007244:	08009bde 	.word	0x08009bde

08007248 <__multadd>:
 8007248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800724c:	690d      	ldr	r5, [r1, #16]
 800724e:	4607      	mov	r7, r0
 8007250:	460c      	mov	r4, r1
 8007252:	461e      	mov	r6, r3
 8007254:	f101 0c14 	add.w	ip, r1, #20
 8007258:	2000      	movs	r0, #0
 800725a:	f8dc 3000 	ldr.w	r3, [ip]
 800725e:	b299      	uxth	r1, r3
 8007260:	fb02 6101 	mla	r1, r2, r1, r6
 8007264:	0c1e      	lsrs	r6, r3, #16
 8007266:	0c0b      	lsrs	r3, r1, #16
 8007268:	fb02 3306 	mla	r3, r2, r6, r3
 800726c:	b289      	uxth	r1, r1
 800726e:	3001      	adds	r0, #1
 8007270:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007274:	4285      	cmp	r5, r0
 8007276:	f84c 1b04 	str.w	r1, [ip], #4
 800727a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800727e:	dcec      	bgt.n	800725a <__multadd+0x12>
 8007280:	b30e      	cbz	r6, 80072c6 <__multadd+0x7e>
 8007282:	68a3      	ldr	r3, [r4, #8]
 8007284:	42ab      	cmp	r3, r5
 8007286:	dc19      	bgt.n	80072bc <__multadd+0x74>
 8007288:	6861      	ldr	r1, [r4, #4]
 800728a:	4638      	mov	r0, r7
 800728c:	3101      	adds	r1, #1
 800728e:	f7ff ff79 	bl	8007184 <_Balloc>
 8007292:	4680      	mov	r8, r0
 8007294:	b928      	cbnz	r0, 80072a2 <__multadd+0x5a>
 8007296:	4602      	mov	r2, r0
 8007298:	4b0c      	ldr	r3, [pc, #48]	; (80072cc <__multadd+0x84>)
 800729a:	480d      	ldr	r0, [pc, #52]	; (80072d0 <__multadd+0x88>)
 800729c:	21ba      	movs	r1, #186	; 0xba
 800729e:	f7fe ffd7 	bl	8006250 <__assert_func>
 80072a2:	6922      	ldr	r2, [r4, #16]
 80072a4:	3202      	adds	r2, #2
 80072a6:	f104 010c 	add.w	r1, r4, #12
 80072aa:	0092      	lsls	r2, r2, #2
 80072ac:	300c      	adds	r0, #12
 80072ae:	f001 fd01 	bl	8008cb4 <memcpy>
 80072b2:	4621      	mov	r1, r4
 80072b4:	4638      	mov	r0, r7
 80072b6:	f7ff ffa5 	bl	8007204 <_Bfree>
 80072ba:	4644      	mov	r4, r8
 80072bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80072c0:	3501      	adds	r5, #1
 80072c2:	615e      	str	r6, [r3, #20]
 80072c4:	6125      	str	r5, [r4, #16]
 80072c6:	4620      	mov	r0, r4
 80072c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072cc:	08009bcd 	.word	0x08009bcd
 80072d0:	08009bde 	.word	0x08009bde

080072d4 <__s2b>:
 80072d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072d8:	460c      	mov	r4, r1
 80072da:	4615      	mov	r5, r2
 80072dc:	461f      	mov	r7, r3
 80072de:	2209      	movs	r2, #9
 80072e0:	3308      	adds	r3, #8
 80072e2:	4606      	mov	r6, r0
 80072e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80072e8:	2100      	movs	r1, #0
 80072ea:	2201      	movs	r2, #1
 80072ec:	429a      	cmp	r2, r3
 80072ee:	db09      	blt.n	8007304 <__s2b+0x30>
 80072f0:	4630      	mov	r0, r6
 80072f2:	f7ff ff47 	bl	8007184 <_Balloc>
 80072f6:	b940      	cbnz	r0, 800730a <__s2b+0x36>
 80072f8:	4602      	mov	r2, r0
 80072fa:	4b19      	ldr	r3, [pc, #100]	; (8007360 <__s2b+0x8c>)
 80072fc:	4819      	ldr	r0, [pc, #100]	; (8007364 <__s2b+0x90>)
 80072fe:	21d3      	movs	r1, #211	; 0xd3
 8007300:	f7fe ffa6 	bl	8006250 <__assert_func>
 8007304:	0052      	lsls	r2, r2, #1
 8007306:	3101      	adds	r1, #1
 8007308:	e7f0      	b.n	80072ec <__s2b+0x18>
 800730a:	9b08      	ldr	r3, [sp, #32]
 800730c:	6143      	str	r3, [r0, #20]
 800730e:	2d09      	cmp	r5, #9
 8007310:	f04f 0301 	mov.w	r3, #1
 8007314:	6103      	str	r3, [r0, #16]
 8007316:	dd16      	ble.n	8007346 <__s2b+0x72>
 8007318:	f104 0909 	add.w	r9, r4, #9
 800731c:	46c8      	mov	r8, r9
 800731e:	442c      	add	r4, r5
 8007320:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007324:	4601      	mov	r1, r0
 8007326:	3b30      	subs	r3, #48	; 0x30
 8007328:	220a      	movs	r2, #10
 800732a:	4630      	mov	r0, r6
 800732c:	f7ff ff8c 	bl	8007248 <__multadd>
 8007330:	45a0      	cmp	r8, r4
 8007332:	d1f5      	bne.n	8007320 <__s2b+0x4c>
 8007334:	f1a5 0408 	sub.w	r4, r5, #8
 8007338:	444c      	add	r4, r9
 800733a:	1b2d      	subs	r5, r5, r4
 800733c:	1963      	adds	r3, r4, r5
 800733e:	42bb      	cmp	r3, r7
 8007340:	db04      	blt.n	800734c <__s2b+0x78>
 8007342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007346:	340a      	adds	r4, #10
 8007348:	2509      	movs	r5, #9
 800734a:	e7f6      	b.n	800733a <__s2b+0x66>
 800734c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007350:	4601      	mov	r1, r0
 8007352:	3b30      	subs	r3, #48	; 0x30
 8007354:	220a      	movs	r2, #10
 8007356:	4630      	mov	r0, r6
 8007358:	f7ff ff76 	bl	8007248 <__multadd>
 800735c:	e7ee      	b.n	800733c <__s2b+0x68>
 800735e:	bf00      	nop
 8007360:	08009bcd 	.word	0x08009bcd
 8007364:	08009bde 	.word	0x08009bde

08007368 <__hi0bits>:
 8007368:	0c03      	lsrs	r3, r0, #16
 800736a:	041b      	lsls	r3, r3, #16
 800736c:	b9d3      	cbnz	r3, 80073a4 <__hi0bits+0x3c>
 800736e:	0400      	lsls	r0, r0, #16
 8007370:	2310      	movs	r3, #16
 8007372:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007376:	bf04      	itt	eq
 8007378:	0200      	lsleq	r0, r0, #8
 800737a:	3308      	addeq	r3, #8
 800737c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007380:	bf04      	itt	eq
 8007382:	0100      	lsleq	r0, r0, #4
 8007384:	3304      	addeq	r3, #4
 8007386:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800738a:	bf04      	itt	eq
 800738c:	0080      	lsleq	r0, r0, #2
 800738e:	3302      	addeq	r3, #2
 8007390:	2800      	cmp	r0, #0
 8007392:	db05      	blt.n	80073a0 <__hi0bits+0x38>
 8007394:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007398:	f103 0301 	add.w	r3, r3, #1
 800739c:	bf08      	it	eq
 800739e:	2320      	moveq	r3, #32
 80073a0:	4618      	mov	r0, r3
 80073a2:	4770      	bx	lr
 80073a4:	2300      	movs	r3, #0
 80073a6:	e7e4      	b.n	8007372 <__hi0bits+0xa>

080073a8 <__lo0bits>:
 80073a8:	6803      	ldr	r3, [r0, #0]
 80073aa:	f013 0207 	ands.w	r2, r3, #7
 80073ae:	d00c      	beq.n	80073ca <__lo0bits+0x22>
 80073b0:	07d9      	lsls	r1, r3, #31
 80073b2:	d422      	bmi.n	80073fa <__lo0bits+0x52>
 80073b4:	079a      	lsls	r2, r3, #30
 80073b6:	bf49      	itett	mi
 80073b8:	085b      	lsrmi	r3, r3, #1
 80073ba:	089b      	lsrpl	r3, r3, #2
 80073bc:	6003      	strmi	r3, [r0, #0]
 80073be:	2201      	movmi	r2, #1
 80073c0:	bf5c      	itt	pl
 80073c2:	6003      	strpl	r3, [r0, #0]
 80073c4:	2202      	movpl	r2, #2
 80073c6:	4610      	mov	r0, r2
 80073c8:	4770      	bx	lr
 80073ca:	b299      	uxth	r1, r3
 80073cc:	b909      	cbnz	r1, 80073d2 <__lo0bits+0x2a>
 80073ce:	0c1b      	lsrs	r3, r3, #16
 80073d0:	2210      	movs	r2, #16
 80073d2:	b2d9      	uxtb	r1, r3
 80073d4:	b909      	cbnz	r1, 80073da <__lo0bits+0x32>
 80073d6:	3208      	adds	r2, #8
 80073d8:	0a1b      	lsrs	r3, r3, #8
 80073da:	0719      	lsls	r1, r3, #28
 80073dc:	bf04      	itt	eq
 80073de:	091b      	lsreq	r3, r3, #4
 80073e0:	3204      	addeq	r2, #4
 80073e2:	0799      	lsls	r1, r3, #30
 80073e4:	bf04      	itt	eq
 80073e6:	089b      	lsreq	r3, r3, #2
 80073e8:	3202      	addeq	r2, #2
 80073ea:	07d9      	lsls	r1, r3, #31
 80073ec:	d403      	bmi.n	80073f6 <__lo0bits+0x4e>
 80073ee:	085b      	lsrs	r3, r3, #1
 80073f0:	f102 0201 	add.w	r2, r2, #1
 80073f4:	d003      	beq.n	80073fe <__lo0bits+0x56>
 80073f6:	6003      	str	r3, [r0, #0]
 80073f8:	e7e5      	b.n	80073c6 <__lo0bits+0x1e>
 80073fa:	2200      	movs	r2, #0
 80073fc:	e7e3      	b.n	80073c6 <__lo0bits+0x1e>
 80073fe:	2220      	movs	r2, #32
 8007400:	e7e1      	b.n	80073c6 <__lo0bits+0x1e>
	...

08007404 <__i2b>:
 8007404:	b510      	push	{r4, lr}
 8007406:	460c      	mov	r4, r1
 8007408:	2101      	movs	r1, #1
 800740a:	f7ff febb 	bl	8007184 <_Balloc>
 800740e:	4602      	mov	r2, r0
 8007410:	b928      	cbnz	r0, 800741e <__i2b+0x1a>
 8007412:	4b05      	ldr	r3, [pc, #20]	; (8007428 <__i2b+0x24>)
 8007414:	4805      	ldr	r0, [pc, #20]	; (800742c <__i2b+0x28>)
 8007416:	f240 1145 	movw	r1, #325	; 0x145
 800741a:	f7fe ff19 	bl	8006250 <__assert_func>
 800741e:	2301      	movs	r3, #1
 8007420:	6144      	str	r4, [r0, #20]
 8007422:	6103      	str	r3, [r0, #16]
 8007424:	bd10      	pop	{r4, pc}
 8007426:	bf00      	nop
 8007428:	08009bcd 	.word	0x08009bcd
 800742c:	08009bde 	.word	0x08009bde

08007430 <__multiply>:
 8007430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007434:	4691      	mov	r9, r2
 8007436:	690a      	ldr	r2, [r1, #16]
 8007438:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800743c:	429a      	cmp	r2, r3
 800743e:	bfb8      	it	lt
 8007440:	460b      	movlt	r3, r1
 8007442:	460c      	mov	r4, r1
 8007444:	bfbc      	itt	lt
 8007446:	464c      	movlt	r4, r9
 8007448:	4699      	movlt	r9, r3
 800744a:	6927      	ldr	r7, [r4, #16]
 800744c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007450:	68a3      	ldr	r3, [r4, #8]
 8007452:	6861      	ldr	r1, [r4, #4]
 8007454:	eb07 060a 	add.w	r6, r7, sl
 8007458:	42b3      	cmp	r3, r6
 800745a:	b085      	sub	sp, #20
 800745c:	bfb8      	it	lt
 800745e:	3101      	addlt	r1, #1
 8007460:	f7ff fe90 	bl	8007184 <_Balloc>
 8007464:	b930      	cbnz	r0, 8007474 <__multiply+0x44>
 8007466:	4602      	mov	r2, r0
 8007468:	4b44      	ldr	r3, [pc, #272]	; (800757c <__multiply+0x14c>)
 800746a:	4845      	ldr	r0, [pc, #276]	; (8007580 <__multiply+0x150>)
 800746c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007470:	f7fe feee 	bl	8006250 <__assert_func>
 8007474:	f100 0514 	add.w	r5, r0, #20
 8007478:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800747c:	462b      	mov	r3, r5
 800747e:	2200      	movs	r2, #0
 8007480:	4543      	cmp	r3, r8
 8007482:	d321      	bcc.n	80074c8 <__multiply+0x98>
 8007484:	f104 0314 	add.w	r3, r4, #20
 8007488:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800748c:	f109 0314 	add.w	r3, r9, #20
 8007490:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007494:	9202      	str	r2, [sp, #8]
 8007496:	1b3a      	subs	r2, r7, r4
 8007498:	3a15      	subs	r2, #21
 800749a:	f022 0203 	bic.w	r2, r2, #3
 800749e:	3204      	adds	r2, #4
 80074a0:	f104 0115 	add.w	r1, r4, #21
 80074a4:	428f      	cmp	r7, r1
 80074a6:	bf38      	it	cc
 80074a8:	2204      	movcc	r2, #4
 80074aa:	9201      	str	r2, [sp, #4]
 80074ac:	9a02      	ldr	r2, [sp, #8]
 80074ae:	9303      	str	r3, [sp, #12]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d80c      	bhi.n	80074ce <__multiply+0x9e>
 80074b4:	2e00      	cmp	r6, #0
 80074b6:	dd03      	ble.n	80074c0 <__multiply+0x90>
 80074b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d05b      	beq.n	8007578 <__multiply+0x148>
 80074c0:	6106      	str	r6, [r0, #16]
 80074c2:	b005      	add	sp, #20
 80074c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c8:	f843 2b04 	str.w	r2, [r3], #4
 80074cc:	e7d8      	b.n	8007480 <__multiply+0x50>
 80074ce:	f8b3 a000 	ldrh.w	sl, [r3]
 80074d2:	f1ba 0f00 	cmp.w	sl, #0
 80074d6:	d024      	beq.n	8007522 <__multiply+0xf2>
 80074d8:	f104 0e14 	add.w	lr, r4, #20
 80074dc:	46a9      	mov	r9, r5
 80074de:	f04f 0c00 	mov.w	ip, #0
 80074e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80074e6:	f8d9 1000 	ldr.w	r1, [r9]
 80074ea:	fa1f fb82 	uxth.w	fp, r2
 80074ee:	b289      	uxth	r1, r1
 80074f0:	fb0a 110b 	mla	r1, sl, fp, r1
 80074f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80074f8:	f8d9 2000 	ldr.w	r2, [r9]
 80074fc:	4461      	add	r1, ip
 80074fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007502:	fb0a c20b 	mla	r2, sl, fp, ip
 8007506:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800750a:	b289      	uxth	r1, r1
 800750c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007510:	4577      	cmp	r7, lr
 8007512:	f849 1b04 	str.w	r1, [r9], #4
 8007516:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800751a:	d8e2      	bhi.n	80074e2 <__multiply+0xb2>
 800751c:	9a01      	ldr	r2, [sp, #4]
 800751e:	f845 c002 	str.w	ip, [r5, r2]
 8007522:	9a03      	ldr	r2, [sp, #12]
 8007524:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007528:	3304      	adds	r3, #4
 800752a:	f1b9 0f00 	cmp.w	r9, #0
 800752e:	d021      	beq.n	8007574 <__multiply+0x144>
 8007530:	6829      	ldr	r1, [r5, #0]
 8007532:	f104 0c14 	add.w	ip, r4, #20
 8007536:	46ae      	mov	lr, r5
 8007538:	f04f 0a00 	mov.w	sl, #0
 800753c:	f8bc b000 	ldrh.w	fp, [ip]
 8007540:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007544:	fb09 220b 	mla	r2, r9, fp, r2
 8007548:	4452      	add	r2, sl
 800754a:	b289      	uxth	r1, r1
 800754c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007550:	f84e 1b04 	str.w	r1, [lr], #4
 8007554:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007558:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800755c:	f8be 1000 	ldrh.w	r1, [lr]
 8007560:	fb09 110a 	mla	r1, r9, sl, r1
 8007564:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007568:	4567      	cmp	r7, ip
 800756a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800756e:	d8e5      	bhi.n	800753c <__multiply+0x10c>
 8007570:	9a01      	ldr	r2, [sp, #4]
 8007572:	50a9      	str	r1, [r5, r2]
 8007574:	3504      	adds	r5, #4
 8007576:	e799      	b.n	80074ac <__multiply+0x7c>
 8007578:	3e01      	subs	r6, #1
 800757a:	e79b      	b.n	80074b4 <__multiply+0x84>
 800757c:	08009bcd 	.word	0x08009bcd
 8007580:	08009bde 	.word	0x08009bde

08007584 <__pow5mult>:
 8007584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007588:	4615      	mov	r5, r2
 800758a:	f012 0203 	ands.w	r2, r2, #3
 800758e:	4606      	mov	r6, r0
 8007590:	460f      	mov	r7, r1
 8007592:	d007      	beq.n	80075a4 <__pow5mult+0x20>
 8007594:	4c25      	ldr	r4, [pc, #148]	; (800762c <__pow5mult+0xa8>)
 8007596:	3a01      	subs	r2, #1
 8007598:	2300      	movs	r3, #0
 800759a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800759e:	f7ff fe53 	bl	8007248 <__multadd>
 80075a2:	4607      	mov	r7, r0
 80075a4:	10ad      	asrs	r5, r5, #2
 80075a6:	d03d      	beq.n	8007624 <__pow5mult+0xa0>
 80075a8:	69f4      	ldr	r4, [r6, #28]
 80075aa:	b97c      	cbnz	r4, 80075cc <__pow5mult+0x48>
 80075ac:	2010      	movs	r0, #16
 80075ae:	f7ff fd35 	bl	800701c <malloc>
 80075b2:	4602      	mov	r2, r0
 80075b4:	61f0      	str	r0, [r6, #28]
 80075b6:	b928      	cbnz	r0, 80075c4 <__pow5mult+0x40>
 80075b8:	4b1d      	ldr	r3, [pc, #116]	; (8007630 <__pow5mult+0xac>)
 80075ba:	481e      	ldr	r0, [pc, #120]	; (8007634 <__pow5mult+0xb0>)
 80075bc:	f240 11b3 	movw	r1, #435	; 0x1b3
 80075c0:	f7fe fe46 	bl	8006250 <__assert_func>
 80075c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075c8:	6004      	str	r4, [r0, #0]
 80075ca:	60c4      	str	r4, [r0, #12]
 80075cc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80075d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075d4:	b94c      	cbnz	r4, 80075ea <__pow5mult+0x66>
 80075d6:	f240 2171 	movw	r1, #625	; 0x271
 80075da:	4630      	mov	r0, r6
 80075dc:	f7ff ff12 	bl	8007404 <__i2b>
 80075e0:	2300      	movs	r3, #0
 80075e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80075e6:	4604      	mov	r4, r0
 80075e8:	6003      	str	r3, [r0, #0]
 80075ea:	f04f 0900 	mov.w	r9, #0
 80075ee:	07eb      	lsls	r3, r5, #31
 80075f0:	d50a      	bpl.n	8007608 <__pow5mult+0x84>
 80075f2:	4639      	mov	r1, r7
 80075f4:	4622      	mov	r2, r4
 80075f6:	4630      	mov	r0, r6
 80075f8:	f7ff ff1a 	bl	8007430 <__multiply>
 80075fc:	4639      	mov	r1, r7
 80075fe:	4680      	mov	r8, r0
 8007600:	4630      	mov	r0, r6
 8007602:	f7ff fdff 	bl	8007204 <_Bfree>
 8007606:	4647      	mov	r7, r8
 8007608:	106d      	asrs	r5, r5, #1
 800760a:	d00b      	beq.n	8007624 <__pow5mult+0xa0>
 800760c:	6820      	ldr	r0, [r4, #0]
 800760e:	b938      	cbnz	r0, 8007620 <__pow5mult+0x9c>
 8007610:	4622      	mov	r2, r4
 8007612:	4621      	mov	r1, r4
 8007614:	4630      	mov	r0, r6
 8007616:	f7ff ff0b 	bl	8007430 <__multiply>
 800761a:	6020      	str	r0, [r4, #0]
 800761c:	f8c0 9000 	str.w	r9, [r0]
 8007620:	4604      	mov	r4, r0
 8007622:	e7e4      	b.n	80075ee <__pow5mult+0x6a>
 8007624:	4638      	mov	r0, r7
 8007626:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800762a:	bf00      	nop
 800762c:	08009d28 	.word	0x08009d28
 8007630:	08009a84 	.word	0x08009a84
 8007634:	08009bde 	.word	0x08009bde

08007638 <__lshift>:
 8007638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800763c:	460c      	mov	r4, r1
 800763e:	6849      	ldr	r1, [r1, #4]
 8007640:	6923      	ldr	r3, [r4, #16]
 8007642:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007646:	68a3      	ldr	r3, [r4, #8]
 8007648:	4607      	mov	r7, r0
 800764a:	4691      	mov	r9, r2
 800764c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007650:	f108 0601 	add.w	r6, r8, #1
 8007654:	42b3      	cmp	r3, r6
 8007656:	db0b      	blt.n	8007670 <__lshift+0x38>
 8007658:	4638      	mov	r0, r7
 800765a:	f7ff fd93 	bl	8007184 <_Balloc>
 800765e:	4605      	mov	r5, r0
 8007660:	b948      	cbnz	r0, 8007676 <__lshift+0x3e>
 8007662:	4602      	mov	r2, r0
 8007664:	4b28      	ldr	r3, [pc, #160]	; (8007708 <__lshift+0xd0>)
 8007666:	4829      	ldr	r0, [pc, #164]	; (800770c <__lshift+0xd4>)
 8007668:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800766c:	f7fe fdf0 	bl	8006250 <__assert_func>
 8007670:	3101      	adds	r1, #1
 8007672:	005b      	lsls	r3, r3, #1
 8007674:	e7ee      	b.n	8007654 <__lshift+0x1c>
 8007676:	2300      	movs	r3, #0
 8007678:	f100 0114 	add.w	r1, r0, #20
 800767c:	f100 0210 	add.w	r2, r0, #16
 8007680:	4618      	mov	r0, r3
 8007682:	4553      	cmp	r3, sl
 8007684:	db33      	blt.n	80076ee <__lshift+0xb6>
 8007686:	6920      	ldr	r0, [r4, #16]
 8007688:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800768c:	f104 0314 	add.w	r3, r4, #20
 8007690:	f019 091f 	ands.w	r9, r9, #31
 8007694:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007698:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800769c:	d02b      	beq.n	80076f6 <__lshift+0xbe>
 800769e:	f1c9 0e20 	rsb	lr, r9, #32
 80076a2:	468a      	mov	sl, r1
 80076a4:	2200      	movs	r2, #0
 80076a6:	6818      	ldr	r0, [r3, #0]
 80076a8:	fa00 f009 	lsl.w	r0, r0, r9
 80076ac:	4310      	orrs	r0, r2
 80076ae:	f84a 0b04 	str.w	r0, [sl], #4
 80076b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80076b6:	459c      	cmp	ip, r3
 80076b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80076bc:	d8f3      	bhi.n	80076a6 <__lshift+0x6e>
 80076be:	ebac 0304 	sub.w	r3, ip, r4
 80076c2:	3b15      	subs	r3, #21
 80076c4:	f023 0303 	bic.w	r3, r3, #3
 80076c8:	3304      	adds	r3, #4
 80076ca:	f104 0015 	add.w	r0, r4, #21
 80076ce:	4584      	cmp	ip, r0
 80076d0:	bf38      	it	cc
 80076d2:	2304      	movcc	r3, #4
 80076d4:	50ca      	str	r2, [r1, r3]
 80076d6:	b10a      	cbz	r2, 80076dc <__lshift+0xa4>
 80076d8:	f108 0602 	add.w	r6, r8, #2
 80076dc:	3e01      	subs	r6, #1
 80076de:	4638      	mov	r0, r7
 80076e0:	612e      	str	r6, [r5, #16]
 80076e2:	4621      	mov	r1, r4
 80076e4:	f7ff fd8e 	bl	8007204 <_Bfree>
 80076e8:	4628      	mov	r0, r5
 80076ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80076f2:	3301      	adds	r3, #1
 80076f4:	e7c5      	b.n	8007682 <__lshift+0x4a>
 80076f6:	3904      	subs	r1, #4
 80076f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80076fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007700:	459c      	cmp	ip, r3
 8007702:	d8f9      	bhi.n	80076f8 <__lshift+0xc0>
 8007704:	e7ea      	b.n	80076dc <__lshift+0xa4>
 8007706:	bf00      	nop
 8007708:	08009bcd 	.word	0x08009bcd
 800770c:	08009bde 	.word	0x08009bde

08007710 <__mcmp>:
 8007710:	b530      	push	{r4, r5, lr}
 8007712:	6902      	ldr	r2, [r0, #16]
 8007714:	690c      	ldr	r4, [r1, #16]
 8007716:	1b12      	subs	r2, r2, r4
 8007718:	d10e      	bne.n	8007738 <__mcmp+0x28>
 800771a:	f100 0314 	add.w	r3, r0, #20
 800771e:	3114      	adds	r1, #20
 8007720:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007724:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007728:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800772c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007730:	42a5      	cmp	r5, r4
 8007732:	d003      	beq.n	800773c <__mcmp+0x2c>
 8007734:	d305      	bcc.n	8007742 <__mcmp+0x32>
 8007736:	2201      	movs	r2, #1
 8007738:	4610      	mov	r0, r2
 800773a:	bd30      	pop	{r4, r5, pc}
 800773c:	4283      	cmp	r3, r0
 800773e:	d3f3      	bcc.n	8007728 <__mcmp+0x18>
 8007740:	e7fa      	b.n	8007738 <__mcmp+0x28>
 8007742:	f04f 32ff 	mov.w	r2, #4294967295
 8007746:	e7f7      	b.n	8007738 <__mcmp+0x28>

08007748 <__mdiff>:
 8007748:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800774c:	460c      	mov	r4, r1
 800774e:	4606      	mov	r6, r0
 8007750:	4611      	mov	r1, r2
 8007752:	4620      	mov	r0, r4
 8007754:	4690      	mov	r8, r2
 8007756:	f7ff ffdb 	bl	8007710 <__mcmp>
 800775a:	1e05      	subs	r5, r0, #0
 800775c:	d110      	bne.n	8007780 <__mdiff+0x38>
 800775e:	4629      	mov	r1, r5
 8007760:	4630      	mov	r0, r6
 8007762:	f7ff fd0f 	bl	8007184 <_Balloc>
 8007766:	b930      	cbnz	r0, 8007776 <__mdiff+0x2e>
 8007768:	4b3a      	ldr	r3, [pc, #232]	; (8007854 <__mdiff+0x10c>)
 800776a:	4602      	mov	r2, r0
 800776c:	f240 2137 	movw	r1, #567	; 0x237
 8007770:	4839      	ldr	r0, [pc, #228]	; (8007858 <__mdiff+0x110>)
 8007772:	f7fe fd6d 	bl	8006250 <__assert_func>
 8007776:	2301      	movs	r3, #1
 8007778:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800777c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007780:	bfa4      	itt	ge
 8007782:	4643      	movge	r3, r8
 8007784:	46a0      	movge	r8, r4
 8007786:	4630      	mov	r0, r6
 8007788:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800778c:	bfa6      	itte	ge
 800778e:	461c      	movge	r4, r3
 8007790:	2500      	movge	r5, #0
 8007792:	2501      	movlt	r5, #1
 8007794:	f7ff fcf6 	bl	8007184 <_Balloc>
 8007798:	b920      	cbnz	r0, 80077a4 <__mdiff+0x5c>
 800779a:	4b2e      	ldr	r3, [pc, #184]	; (8007854 <__mdiff+0x10c>)
 800779c:	4602      	mov	r2, r0
 800779e:	f240 2145 	movw	r1, #581	; 0x245
 80077a2:	e7e5      	b.n	8007770 <__mdiff+0x28>
 80077a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80077a8:	6926      	ldr	r6, [r4, #16]
 80077aa:	60c5      	str	r5, [r0, #12]
 80077ac:	f104 0914 	add.w	r9, r4, #20
 80077b0:	f108 0514 	add.w	r5, r8, #20
 80077b4:	f100 0e14 	add.w	lr, r0, #20
 80077b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80077bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80077c0:	f108 0210 	add.w	r2, r8, #16
 80077c4:	46f2      	mov	sl, lr
 80077c6:	2100      	movs	r1, #0
 80077c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80077cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80077d0:	fa11 f88b 	uxtah	r8, r1, fp
 80077d4:	b299      	uxth	r1, r3
 80077d6:	0c1b      	lsrs	r3, r3, #16
 80077d8:	eba8 0801 	sub.w	r8, r8, r1
 80077dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80077e0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80077e4:	fa1f f888 	uxth.w	r8, r8
 80077e8:	1419      	asrs	r1, r3, #16
 80077ea:	454e      	cmp	r6, r9
 80077ec:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80077f0:	f84a 3b04 	str.w	r3, [sl], #4
 80077f4:	d8e8      	bhi.n	80077c8 <__mdiff+0x80>
 80077f6:	1b33      	subs	r3, r6, r4
 80077f8:	3b15      	subs	r3, #21
 80077fa:	f023 0303 	bic.w	r3, r3, #3
 80077fe:	3304      	adds	r3, #4
 8007800:	3415      	adds	r4, #21
 8007802:	42a6      	cmp	r6, r4
 8007804:	bf38      	it	cc
 8007806:	2304      	movcc	r3, #4
 8007808:	441d      	add	r5, r3
 800780a:	4473      	add	r3, lr
 800780c:	469e      	mov	lr, r3
 800780e:	462e      	mov	r6, r5
 8007810:	4566      	cmp	r6, ip
 8007812:	d30e      	bcc.n	8007832 <__mdiff+0xea>
 8007814:	f10c 0203 	add.w	r2, ip, #3
 8007818:	1b52      	subs	r2, r2, r5
 800781a:	f022 0203 	bic.w	r2, r2, #3
 800781e:	3d03      	subs	r5, #3
 8007820:	45ac      	cmp	ip, r5
 8007822:	bf38      	it	cc
 8007824:	2200      	movcc	r2, #0
 8007826:	4413      	add	r3, r2
 8007828:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800782c:	b17a      	cbz	r2, 800784e <__mdiff+0x106>
 800782e:	6107      	str	r7, [r0, #16]
 8007830:	e7a4      	b.n	800777c <__mdiff+0x34>
 8007832:	f856 8b04 	ldr.w	r8, [r6], #4
 8007836:	fa11 f288 	uxtah	r2, r1, r8
 800783a:	1414      	asrs	r4, r2, #16
 800783c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007840:	b292      	uxth	r2, r2
 8007842:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007846:	f84e 2b04 	str.w	r2, [lr], #4
 800784a:	1421      	asrs	r1, r4, #16
 800784c:	e7e0      	b.n	8007810 <__mdiff+0xc8>
 800784e:	3f01      	subs	r7, #1
 8007850:	e7ea      	b.n	8007828 <__mdiff+0xe0>
 8007852:	bf00      	nop
 8007854:	08009bcd 	.word	0x08009bcd
 8007858:	08009bde 	.word	0x08009bde

0800785c <__ulp>:
 800785c:	b082      	sub	sp, #8
 800785e:	ed8d 0b00 	vstr	d0, [sp]
 8007862:	9a01      	ldr	r2, [sp, #4]
 8007864:	4b0f      	ldr	r3, [pc, #60]	; (80078a4 <__ulp+0x48>)
 8007866:	4013      	ands	r3, r2
 8007868:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800786c:	2b00      	cmp	r3, #0
 800786e:	dc08      	bgt.n	8007882 <__ulp+0x26>
 8007870:	425b      	negs	r3, r3
 8007872:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007876:	ea4f 5223 	mov.w	r2, r3, asr #20
 800787a:	da04      	bge.n	8007886 <__ulp+0x2a>
 800787c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007880:	4113      	asrs	r3, r2
 8007882:	2200      	movs	r2, #0
 8007884:	e008      	b.n	8007898 <__ulp+0x3c>
 8007886:	f1a2 0314 	sub.w	r3, r2, #20
 800788a:	2b1e      	cmp	r3, #30
 800788c:	bfda      	itte	le
 800788e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007892:	40da      	lsrle	r2, r3
 8007894:	2201      	movgt	r2, #1
 8007896:	2300      	movs	r3, #0
 8007898:	4619      	mov	r1, r3
 800789a:	4610      	mov	r0, r2
 800789c:	ec41 0b10 	vmov	d0, r0, r1
 80078a0:	b002      	add	sp, #8
 80078a2:	4770      	bx	lr
 80078a4:	7ff00000 	.word	0x7ff00000

080078a8 <__b2d>:
 80078a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078ac:	6906      	ldr	r6, [r0, #16]
 80078ae:	f100 0814 	add.w	r8, r0, #20
 80078b2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80078b6:	1f37      	subs	r7, r6, #4
 80078b8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80078bc:	4610      	mov	r0, r2
 80078be:	f7ff fd53 	bl	8007368 <__hi0bits>
 80078c2:	f1c0 0320 	rsb	r3, r0, #32
 80078c6:	280a      	cmp	r0, #10
 80078c8:	600b      	str	r3, [r1, #0]
 80078ca:	491b      	ldr	r1, [pc, #108]	; (8007938 <__b2d+0x90>)
 80078cc:	dc15      	bgt.n	80078fa <__b2d+0x52>
 80078ce:	f1c0 0c0b 	rsb	ip, r0, #11
 80078d2:	fa22 f30c 	lsr.w	r3, r2, ip
 80078d6:	45b8      	cmp	r8, r7
 80078d8:	ea43 0501 	orr.w	r5, r3, r1
 80078dc:	bf34      	ite	cc
 80078de:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80078e2:	2300      	movcs	r3, #0
 80078e4:	3015      	adds	r0, #21
 80078e6:	fa02 f000 	lsl.w	r0, r2, r0
 80078ea:	fa23 f30c 	lsr.w	r3, r3, ip
 80078ee:	4303      	orrs	r3, r0
 80078f0:	461c      	mov	r4, r3
 80078f2:	ec45 4b10 	vmov	d0, r4, r5
 80078f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078fa:	45b8      	cmp	r8, r7
 80078fc:	bf3a      	itte	cc
 80078fe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007902:	f1a6 0708 	subcc.w	r7, r6, #8
 8007906:	2300      	movcs	r3, #0
 8007908:	380b      	subs	r0, #11
 800790a:	d012      	beq.n	8007932 <__b2d+0x8a>
 800790c:	f1c0 0120 	rsb	r1, r0, #32
 8007910:	fa23 f401 	lsr.w	r4, r3, r1
 8007914:	4082      	lsls	r2, r0
 8007916:	4322      	orrs	r2, r4
 8007918:	4547      	cmp	r7, r8
 800791a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800791e:	bf8c      	ite	hi
 8007920:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007924:	2200      	movls	r2, #0
 8007926:	4083      	lsls	r3, r0
 8007928:	40ca      	lsrs	r2, r1
 800792a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800792e:	4313      	orrs	r3, r2
 8007930:	e7de      	b.n	80078f0 <__b2d+0x48>
 8007932:	ea42 0501 	orr.w	r5, r2, r1
 8007936:	e7db      	b.n	80078f0 <__b2d+0x48>
 8007938:	3ff00000 	.word	0x3ff00000

0800793c <__d2b>:
 800793c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007940:	460f      	mov	r7, r1
 8007942:	2101      	movs	r1, #1
 8007944:	ec59 8b10 	vmov	r8, r9, d0
 8007948:	4616      	mov	r6, r2
 800794a:	f7ff fc1b 	bl	8007184 <_Balloc>
 800794e:	4604      	mov	r4, r0
 8007950:	b930      	cbnz	r0, 8007960 <__d2b+0x24>
 8007952:	4602      	mov	r2, r0
 8007954:	4b24      	ldr	r3, [pc, #144]	; (80079e8 <__d2b+0xac>)
 8007956:	4825      	ldr	r0, [pc, #148]	; (80079ec <__d2b+0xb0>)
 8007958:	f240 310f 	movw	r1, #783	; 0x30f
 800795c:	f7fe fc78 	bl	8006250 <__assert_func>
 8007960:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007964:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007968:	bb2d      	cbnz	r5, 80079b6 <__d2b+0x7a>
 800796a:	9301      	str	r3, [sp, #4]
 800796c:	f1b8 0300 	subs.w	r3, r8, #0
 8007970:	d026      	beq.n	80079c0 <__d2b+0x84>
 8007972:	4668      	mov	r0, sp
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	f7ff fd17 	bl	80073a8 <__lo0bits>
 800797a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800797e:	b1e8      	cbz	r0, 80079bc <__d2b+0x80>
 8007980:	f1c0 0320 	rsb	r3, r0, #32
 8007984:	fa02 f303 	lsl.w	r3, r2, r3
 8007988:	430b      	orrs	r3, r1
 800798a:	40c2      	lsrs	r2, r0
 800798c:	6163      	str	r3, [r4, #20]
 800798e:	9201      	str	r2, [sp, #4]
 8007990:	9b01      	ldr	r3, [sp, #4]
 8007992:	61a3      	str	r3, [r4, #24]
 8007994:	2b00      	cmp	r3, #0
 8007996:	bf14      	ite	ne
 8007998:	2202      	movne	r2, #2
 800799a:	2201      	moveq	r2, #1
 800799c:	6122      	str	r2, [r4, #16]
 800799e:	b1bd      	cbz	r5, 80079d0 <__d2b+0x94>
 80079a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80079a4:	4405      	add	r5, r0
 80079a6:	603d      	str	r5, [r7, #0]
 80079a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80079ac:	6030      	str	r0, [r6, #0]
 80079ae:	4620      	mov	r0, r4
 80079b0:	b003      	add	sp, #12
 80079b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079ba:	e7d6      	b.n	800796a <__d2b+0x2e>
 80079bc:	6161      	str	r1, [r4, #20]
 80079be:	e7e7      	b.n	8007990 <__d2b+0x54>
 80079c0:	a801      	add	r0, sp, #4
 80079c2:	f7ff fcf1 	bl	80073a8 <__lo0bits>
 80079c6:	9b01      	ldr	r3, [sp, #4]
 80079c8:	6163      	str	r3, [r4, #20]
 80079ca:	3020      	adds	r0, #32
 80079cc:	2201      	movs	r2, #1
 80079ce:	e7e5      	b.n	800799c <__d2b+0x60>
 80079d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079d8:	6038      	str	r0, [r7, #0]
 80079da:	6918      	ldr	r0, [r3, #16]
 80079dc:	f7ff fcc4 	bl	8007368 <__hi0bits>
 80079e0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079e4:	e7e2      	b.n	80079ac <__d2b+0x70>
 80079e6:	bf00      	nop
 80079e8:	08009bcd 	.word	0x08009bcd
 80079ec:	08009bde 	.word	0x08009bde

080079f0 <__ratio>:
 80079f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f4:	4688      	mov	r8, r1
 80079f6:	4669      	mov	r1, sp
 80079f8:	4681      	mov	r9, r0
 80079fa:	f7ff ff55 	bl	80078a8 <__b2d>
 80079fe:	a901      	add	r1, sp, #4
 8007a00:	4640      	mov	r0, r8
 8007a02:	ec55 4b10 	vmov	r4, r5, d0
 8007a06:	f7ff ff4f 	bl	80078a8 <__b2d>
 8007a0a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007a0e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007a12:	eba3 0c02 	sub.w	ip, r3, r2
 8007a16:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007a1a:	1a9b      	subs	r3, r3, r2
 8007a1c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007a20:	ec51 0b10 	vmov	r0, r1, d0
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	bfd6      	itet	le
 8007a28:	460a      	movle	r2, r1
 8007a2a:	462a      	movgt	r2, r5
 8007a2c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007a30:	468b      	mov	fp, r1
 8007a32:	462f      	mov	r7, r5
 8007a34:	bfd4      	ite	le
 8007a36:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007a3a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007a3e:	4620      	mov	r0, r4
 8007a40:	ee10 2a10 	vmov	r2, s0
 8007a44:	465b      	mov	r3, fp
 8007a46:	4639      	mov	r1, r7
 8007a48:	f7f8 ff08 	bl	800085c <__aeabi_ddiv>
 8007a4c:	ec41 0b10 	vmov	d0, r0, r1
 8007a50:	b003      	add	sp, #12
 8007a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007a56 <__copybits>:
 8007a56:	3901      	subs	r1, #1
 8007a58:	b570      	push	{r4, r5, r6, lr}
 8007a5a:	1149      	asrs	r1, r1, #5
 8007a5c:	6914      	ldr	r4, [r2, #16]
 8007a5e:	3101      	adds	r1, #1
 8007a60:	f102 0314 	add.w	r3, r2, #20
 8007a64:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007a68:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007a6c:	1f05      	subs	r5, r0, #4
 8007a6e:	42a3      	cmp	r3, r4
 8007a70:	d30c      	bcc.n	8007a8c <__copybits+0x36>
 8007a72:	1aa3      	subs	r3, r4, r2
 8007a74:	3b11      	subs	r3, #17
 8007a76:	f023 0303 	bic.w	r3, r3, #3
 8007a7a:	3211      	adds	r2, #17
 8007a7c:	42a2      	cmp	r2, r4
 8007a7e:	bf88      	it	hi
 8007a80:	2300      	movhi	r3, #0
 8007a82:	4418      	add	r0, r3
 8007a84:	2300      	movs	r3, #0
 8007a86:	4288      	cmp	r0, r1
 8007a88:	d305      	bcc.n	8007a96 <__copybits+0x40>
 8007a8a:	bd70      	pop	{r4, r5, r6, pc}
 8007a8c:	f853 6b04 	ldr.w	r6, [r3], #4
 8007a90:	f845 6f04 	str.w	r6, [r5, #4]!
 8007a94:	e7eb      	b.n	8007a6e <__copybits+0x18>
 8007a96:	f840 3b04 	str.w	r3, [r0], #4
 8007a9a:	e7f4      	b.n	8007a86 <__copybits+0x30>

08007a9c <__any_on>:
 8007a9c:	f100 0214 	add.w	r2, r0, #20
 8007aa0:	6900      	ldr	r0, [r0, #16]
 8007aa2:	114b      	asrs	r3, r1, #5
 8007aa4:	4298      	cmp	r0, r3
 8007aa6:	b510      	push	{r4, lr}
 8007aa8:	db11      	blt.n	8007ace <__any_on+0x32>
 8007aaa:	dd0a      	ble.n	8007ac2 <__any_on+0x26>
 8007aac:	f011 011f 	ands.w	r1, r1, #31
 8007ab0:	d007      	beq.n	8007ac2 <__any_on+0x26>
 8007ab2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007ab6:	fa24 f001 	lsr.w	r0, r4, r1
 8007aba:	fa00 f101 	lsl.w	r1, r0, r1
 8007abe:	428c      	cmp	r4, r1
 8007ac0:	d10b      	bne.n	8007ada <__any_on+0x3e>
 8007ac2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d803      	bhi.n	8007ad2 <__any_on+0x36>
 8007aca:	2000      	movs	r0, #0
 8007acc:	bd10      	pop	{r4, pc}
 8007ace:	4603      	mov	r3, r0
 8007ad0:	e7f7      	b.n	8007ac2 <__any_on+0x26>
 8007ad2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ad6:	2900      	cmp	r1, #0
 8007ad8:	d0f5      	beq.n	8007ac6 <__any_on+0x2a>
 8007ada:	2001      	movs	r0, #1
 8007adc:	e7f6      	b.n	8007acc <__any_on+0x30>

08007ade <sulp>:
 8007ade:	b570      	push	{r4, r5, r6, lr}
 8007ae0:	4604      	mov	r4, r0
 8007ae2:	460d      	mov	r5, r1
 8007ae4:	ec45 4b10 	vmov	d0, r4, r5
 8007ae8:	4616      	mov	r6, r2
 8007aea:	f7ff feb7 	bl	800785c <__ulp>
 8007aee:	ec51 0b10 	vmov	r0, r1, d0
 8007af2:	b17e      	cbz	r6, 8007b14 <sulp+0x36>
 8007af4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007af8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	dd09      	ble.n	8007b14 <sulp+0x36>
 8007b00:	051b      	lsls	r3, r3, #20
 8007b02:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007b06:	2400      	movs	r4, #0
 8007b08:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007b0c:	4622      	mov	r2, r4
 8007b0e:	462b      	mov	r3, r5
 8007b10:	f7f8 fd7a 	bl	8000608 <__aeabi_dmul>
 8007b14:	bd70      	pop	{r4, r5, r6, pc}
	...

08007b18 <_strtod_l>:
 8007b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1c:	ed2d 8b02 	vpush	{d8}
 8007b20:	b09b      	sub	sp, #108	; 0x6c
 8007b22:	4604      	mov	r4, r0
 8007b24:	9213      	str	r2, [sp, #76]	; 0x4c
 8007b26:	2200      	movs	r2, #0
 8007b28:	9216      	str	r2, [sp, #88]	; 0x58
 8007b2a:	460d      	mov	r5, r1
 8007b2c:	f04f 0800 	mov.w	r8, #0
 8007b30:	f04f 0900 	mov.w	r9, #0
 8007b34:	460a      	mov	r2, r1
 8007b36:	9215      	str	r2, [sp, #84]	; 0x54
 8007b38:	7811      	ldrb	r1, [r2, #0]
 8007b3a:	292b      	cmp	r1, #43	; 0x2b
 8007b3c:	d04c      	beq.n	8007bd8 <_strtod_l+0xc0>
 8007b3e:	d83a      	bhi.n	8007bb6 <_strtod_l+0x9e>
 8007b40:	290d      	cmp	r1, #13
 8007b42:	d834      	bhi.n	8007bae <_strtod_l+0x96>
 8007b44:	2908      	cmp	r1, #8
 8007b46:	d834      	bhi.n	8007bb2 <_strtod_l+0x9a>
 8007b48:	2900      	cmp	r1, #0
 8007b4a:	d03d      	beq.n	8007bc8 <_strtod_l+0xb0>
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	920a      	str	r2, [sp, #40]	; 0x28
 8007b50:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8007b52:	7832      	ldrb	r2, [r6, #0]
 8007b54:	2a30      	cmp	r2, #48	; 0x30
 8007b56:	f040 80b4 	bne.w	8007cc2 <_strtod_l+0x1aa>
 8007b5a:	7872      	ldrb	r2, [r6, #1]
 8007b5c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007b60:	2a58      	cmp	r2, #88	; 0x58
 8007b62:	d170      	bne.n	8007c46 <_strtod_l+0x12e>
 8007b64:	9302      	str	r3, [sp, #8]
 8007b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b68:	9301      	str	r3, [sp, #4]
 8007b6a:	ab16      	add	r3, sp, #88	; 0x58
 8007b6c:	9300      	str	r3, [sp, #0]
 8007b6e:	4a8e      	ldr	r2, [pc, #568]	; (8007da8 <_strtod_l+0x290>)
 8007b70:	ab17      	add	r3, sp, #92	; 0x5c
 8007b72:	a915      	add	r1, sp, #84	; 0x54
 8007b74:	4620      	mov	r0, r4
 8007b76:	f001 f937 	bl	8008de8 <__gethex>
 8007b7a:	f010 070f 	ands.w	r7, r0, #15
 8007b7e:	4605      	mov	r5, r0
 8007b80:	d005      	beq.n	8007b8e <_strtod_l+0x76>
 8007b82:	2f06      	cmp	r7, #6
 8007b84:	d12a      	bne.n	8007bdc <_strtod_l+0xc4>
 8007b86:	3601      	adds	r6, #1
 8007b88:	2300      	movs	r3, #0
 8007b8a:	9615      	str	r6, [sp, #84]	; 0x54
 8007b8c:	930a      	str	r3, [sp, #40]	; 0x28
 8007b8e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f040 857f 	bne.w	8008694 <_strtod_l+0xb7c>
 8007b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b98:	b1db      	cbz	r3, 8007bd2 <_strtod_l+0xba>
 8007b9a:	4642      	mov	r2, r8
 8007b9c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007ba0:	ec43 2b10 	vmov	d0, r2, r3
 8007ba4:	b01b      	add	sp, #108	; 0x6c
 8007ba6:	ecbd 8b02 	vpop	{d8}
 8007baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bae:	2920      	cmp	r1, #32
 8007bb0:	d1cc      	bne.n	8007b4c <_strtod_l+0x34>
 8007bb2:	3201      	adds	r2, #1
 8007bb4:	e7bf      	b.n	8007b36 <_strtod_l+0x1e>
 8007bb6:	292d      	cmp	r1, #45	; 0x2d
 8007bb8:	d1c8      	bne.n	8007b4c <_strtod_l+0x34>
 8007bba:	2101      	movs	r1, #1
 8007bbc:	910a      	str	r1, [sp, #40]	; 0x28
 8007bbe:	1c51      	adds	r1, r2, #1
 8007bc0:	9115      	str	r1, [sp, #84]	; 0x54
 8007bc2:	7852      	ldrb	r2, [r2, #1]
 8007bc4:	2a00      	cmp	r2, #0
 8007bc6:	d1c3      	bne.n	8007b50 <_strtod_l+0x38>
 8007bc8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007bca:	9515      	str	r5, [sp, #84]	; 0x54
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	f040 855f 	bne.w	8008690 <_strtod_l+0xb78>
 8007bd2:	4642      	mov	r2, r8
 8007bd4:	464b      	mov	r3, r9
 8007bd6:	e7e3      	b.n	8007ba0 <_strtod_l+0x88>
 8007bd8:	2100      	movs	r1, #0
 8007bda:	e7ef      	b.n	8007bbc <_strtod_l+0xa4>
 8007bdc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007bde:	b13a      	cbz	r2, 8007bf0 <_strtod_l+0xd8>
 8007be0:	2135      	movs	r1, #53	; 0x35
 8007be2:	a818      	add	r0, sp, #96	; 0x60
 8007be4:	f7ff ff37 	bl	8007a56 <__copybits>
 8007be8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007bea:	4620      	mov	r0, r4
 8007bec:	f7ff fb0a 	bl	8007204 <_Bfree>
 8007bf0:	3f01      	subs	r7, #1
 8007bf2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007bf4:	2f04      	cmp	r7, #4
 8007bf6:	d806      	bhi.n	8007c06 <_strtod_l+0xee>
 8007bf8:	e8df f007 	tbb	[pc, r7]
 8007bfc:	201d0314 	.word	0x201d0314
 8007c00:	14          	.byte	0x14
 8007c01:	00          	.byte	0x00
 8007c02:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8007c06:	05e9      	lsls	r1, r5, #23
 8007c08:	bf48      	it	mi
 8007c0a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007c0e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007c12:	0d1b      	lsrs	r3, r3, #20
 8007c14:	051b      	lsls	r3, r3, #20
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1b9      	bne.n	8007b8e <_strtod_l+0x76>
 8007c1a:	f7fe fae5 	bl	80061e8 <__errno>
 8007c1e:	2322      	movs	r3, #34	; 0x22
 8007c20:	6003      	str	r3, [r0, #0]
 8007c22:	e7b4      	b.n	8007b8e <_strtod_l+0x76>
 8007c24:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007c28:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007c2c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007c30:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007c34:	e7e7      	b.n	8007c06 <_strtod_l+0xee>
 8007c36:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007db0 <_strtod_l+0x298>
 8007c3a:	e7e4      	b.n	8007c06 <_strtod_l+0xee>
 8007c3c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007c40:	f04f 38ff 	mov.w	r8, #4294967295
 8007c44:	e7df      	b.n	8007c06 <_strtod_l+0xee>
 8007c46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c48:	1c5a      	adds	r2, r3, #1
 8007c4a:	9215      	str	r2, [sp, #84]	; 0x54
 8007c4c:	785b      	ldrb	r3, [r3, #1]
 8007c4e:	2b30      	cmp	r3, #48	; 0x30
 8007c50:	d0f9      	beq.n	8007c46 <_strtod_l+0x12e>
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d09b      	beq.n	8007b8e <_strtod_l+0x76>
 8007c56:	2301      	movs	r3, #1
 8007c58:	f04f 0a00 	mov.w	sl, #0
 8007c5c:	9304      	str	r3, [sp, #16]
 8007c5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c60:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c62:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007c66:	46d3      	mov	fp, sl
 8007c68:	220a      	movs	r2, #10
 8007c6a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007c6c:	7806      	ldrb	r6, [r0, #0]
 8007c6e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007c72:	b2d9      	uxtb	r1, r3
 8007c74:	2909      	cmp	r1, #9
 8007c76:	d926      	bls.n	8007cc6 <_strtod_l+0x1ae>
 8007c78:	494c      	ldr	r1, [pc, #304]	; (8007dac <_strtod_l+0x294>)
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f000 fff8 	bl	8008c70 <strncmp>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d030      	beq.n	8007ce6 <_strtod_l+0x1ce>
 8007c84:	2000      	movs	r0, #0
 8007c86:	4632      	mov	r2, r6
 8007c88:	9005      	str	r0, [sp, #20]
 8007c8a:	465e      	mov	r6, fp
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2a65      	cmp	r2, #101	; 0x65
 8007c90:	d001      	beq.n	8007c96 <_strtod_l+0x17e>
 8007c92:	2a45      	cmp	r2, #69	; 0x45
 8007c94:	d113      	bne.n	8007cbe <_strtod_l+0x1a6>
 8007c96:	b91e      	cbnz	r6, 8007ca0 <_strtod_l+0x188>
 8007c98:	9a04      	ldr	r2, [sp, #16]
 8007c9a:	4302      	orrs	r2, r0
 8007c9c:	d094      	beq.n	8007bc8 <_strtod_l+0xb0>
 8007c9e:	2600      	movs	r6, #0
 8007ca0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007ca2:	1c6a      	adds	r2, r5, #1
 8007ca4:	9215      	str	r2, [sp, #84]	; 0x54
 8007ca6:	786a      	ldrb	r2, [r5, #1]
 8007ca8:	2a2b      	cmp	r2, #43	; 0x2b
 8007caa:	d074      	beq.n	8007d96 <_strtod_l+0x27e>
 8007cac:	2a2d      	cmp	r2, #45	; 0x2d
 8007cae:	d078      	beq.n	8007da2 <_strtod_l+0x28a>
 8007cb0:	f04f 0c00 	mov.w	ip, #0
 8007cb4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007cb8:	2909      	cmp	r1, #9
 8007cba:	d97f      	bls.n	8007dbc <_strtod_l+0x2a4>
 8007cbc:	9515      	str	r5, [sp, #84]	; 0x54
 8007cbe:	2700      	movs	r7, #0
 8007cc0:	e09e      	b.n	8007e00 <_strtod_l+0x2e8>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	e7c8      	b.n	8007c58 <_strtod_l+0x140>
 8007cc6:	f1bb 0f08 	cmp.w	fp, #8
 8007cca:	bfd8      	it	le
 8007ccc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007cce:	f100 0001 	add.w	r0, r0, #1
 8007cd2:	bfda      	itte	le
 8007cd4:	fb02 3301 	mlale	r3, r2, r1, r3
 8007cd8:	9309      	strle	r3, [sp, #36]	; 0x24
 8007cda:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007cde:	f10b 0b01 	add.w	fp, fp, #1
 8007ce2:	9015      	str	r0, [sp, #84]	; 0x54
 8007ce4:	e7c1      	b.n	8007c6a <_strtod_l+0x152>
 8007ce6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ce8:	1c5a      	adds	r2, r3, #1
 8007cea:	9215      	str	r2, [sp, #84]	; 0x54
 8007cec:	785a      	ldrb	r2, [r3, #1]
 8007cee:	f1bb 0f00 	cmp.w	fp, #0
 8007cf2:	d037      	beq.n	8007d64 <_strtod_l+0x24c>
 8007cf4:	9005      	str	r0, [sp, #20]
 8007cf6:	465e      	mov	r6, fp
 8007cf8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007cfc:	2b09      	cmp	r3, #9
 8007cfe:	d912      	bls.n	8007d26 <_strtod_l+0x20e>
 8007d00:	2301      	movs	r3, #1
 8007d02:	e7c4      	b.n	8007c8e <_strtod_l+0x176>
 8007d04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	9215      	str	r2, [sp, #84]	; 0x54
 8007d0a:	785a      	ldrb	r2, [r3, #1]
 8007d0c:	3001      	adds	r0, #1
 8007d0e:	2a30      	cmp	r2, #48	; 0x30
 8007d10:	d0f8      	beq.n	8007d04 <_strtod_l+0x1ec>
 8007d12:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007d16:	2b08      	cmp	r3, #8
 8007d18:	f200 84c1 	bhi.w	800869e <_strtod_l+0xb86>
 8007d1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d1e:	9005      	str	r0, [sp, #20]
 8007d20:	2000      	movs	r0, #0
 8007d22:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d24:	4606      	mov	r6, r0
 8007d26:	3a30      	subs	r2, #48	; 0x30
 8007d28:	f100 0301 	add.w	r3, r0, #1
 8007d2c:	d014      	beq.n	8007d58 <_strtod_l+0x240>
 8007d2e:	9905      	ldr	r1, [sp, #20]
 8007d30:	4419      	add	r1, r3
 8007d32:	9105      	str	r1, [sp, #20]
 8007d34:	4633      	mov	r3, r6
 8007d36:	eb00 0c06 	add.w	ip, r0, r6
 8007d3a:	210a      	movs	r1, #10
 8007d3c:	4563      	cmp	r3, ip
 8007d3e:	d113      	bne.n	8007d68 <_strtod_l+0x250>
 8007d40:	1833      	adds	r3, r6, r0
 8007d42:	2b08      	cmp	r3, #8
 8007d44:	f106 0601 	add.w	r6, r6, #1
 8007d48:	4406      	add	r6, r0
 8007d4a:	dc1a      	bgt.n	8007d82 <_strtod_l+0x26a>
 8007d4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d4e:	230a      	movs	r3, #10
 8007d50:	fb03 2301 	mla	r3, r3, r1, r2
 8007d54:	9309      	str	r3, [sp, #36]	; 0x24
 8007d56:	2300      	movs	r3, #0
 8007d58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007d5a:	1c51      	adds	r1, r2, #1
 8007d5c:	9115      	str	r1, [sp, #84]	; 0x54
 8007d5e:	7852      	ldrb	r2, [r2, #1]
 8007d60:	4618      	mov	r0, r3
 8007d62:	e7c9      	b.n	8007cf8 <_strtod_l+0x1e0>
 8007d64:	4658      	mov	r0, fp
 8007d66:	e7d2      	b.n	8007d0e <_strtod_l+0x1f6>
 8007d68:	2b08      	cmp	r3, #8
 8007d6a:	f103 0301 	add.w	r3, r3, #1
 8007d6e:	dc03      	bgt.n	8007d78 <_strtod_l+0x260>
 8007d70:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007d72:	434f      	muls	r7, r1
 8007d74:	9709      	str	r7, [sp, #36]	; 0x24
 8007d76:	e7e1      	b.n	8007d3c <_strtod_l+0x224>
 8007d78:	2b10      	cmp	r3, #16
 8007d7a:	bfd8      	it	le
 8007d7c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007d80:	e7dc      	b.n	8007d3c <_strtod_l+0x224>
 8007d82:	2e10      	cmp	r6, #16
 8007d84:	bfdc      	itt	le
 8007d86:	230a      	movle	r3, #10
 8007d88:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007d8c:	e7e3      	b.n	8007d56 <_strtod_l+0x23e>
 8007d8e:	2300      	movs	r3, #0
 8007d90:	9305      	str	r3, [sp, #20]
 8007d92:	2301      	movs	r3, #1
 8007d94:	e780      	b.n	8007c98 <_strtod_l+0x180>
 8007d96:	f04f 0c00 	mov.w	ip, #0
 8007d9a:	1caa      	adds	r2, r5, #2
 8007d9c:	9215      	str	r2, [sp, #84]	; 0x54
 8007d9e:	78aa      	ldrb	r2, [r5, #2]
 8007da0:	e788      	b.n	8007cb4 <_strtod_l+0x19c>
 8007da2:	f04f 0c01 	mov.w	ip, #1
 8007da6:	e7f8      	b.n	8007d9a <_strtod_l+0x282>
 8007da8:	08009d38 	.word	0x08009d38
 8007dac:	08009d34 	.word	0x08009d34
 8007db0:	7ff00000 	.word	0x7ff00000
 8007db4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007db6:	1c51      	adds	r1, r2, #1
 8007db8:	9115      	str	r1, [sp, #84]	; 0x54
 8007dba:	7852      	ldrb	r2, [r2, #1]
 8007dbc:	2a30      	cmp	r2, #48	; 0x30
 8007dbe:	d0f9      	beq.n	8007db4 <_strtod_l+0x29c>
 8007dc0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007dc4:	2908      	cmp	r1, #8
 8007dc6:	f63f af7a 	bhi.w	8007cbe <_strtod_l+0x1a6>
 8007dca:	3a30      	subs	r2, #48	; 0x30
 8007dcc:	9208      	str	r2, [sp, #32]
 8007dce:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007dd0:	920c      	str	r2, [sp, #48]	; 0x30
 8007dd2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007dd4:	1c57      	adds	r7, r2, #1
 8007dd6:	9715      	str	r7, [sp, #84]	; 0x54
 8007dd8:	7852      	ldrb	r2, [r2, #1]
 8007dda:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007dde:	f1be 0f09 	cmp.w	lr, #9
 8007de2:	d938      	bls.n	8007e56 <_strtod_l+0x33e>
 8007de4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007de6:	1a7f      	subs	r7, r7, r1
 8007de8:	2f08      	cmp	r7, #8
 8007dea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007dee:	dc03      	bgt.n	8007df8 <_strtod_l+0x2e0>
 8007df0:	9908      	ldr	r1, [sp, #32]
 8007df2:	428f      	cmp	r7, r1
 8007df4:	bfa8      	it	ge
 8007df6:	460f      	movge	r7, r1
 8007df8:	f1bc 0f00 	cmp.w	ip, #0
 8007dfc:	d000      	beq.n	8007e00 <_strtod_l+0x2e8>
 8007dfe:	427f      	negs	r7, r7
 8007e00:	2e00      	cmp	r6, #0
 8007e02:	d14f      	bne.n	8007ea4 <_strtod_l+0x38c>
 8007e04:	9904      	ldr	r1, [sp, #16]
 8007e06:	4301      	orrs	r1, r0
 8007e08:	f47f aec1 	bne.w	8007b8e <_strtod_l+0x76>
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f47f aedb 	bne.w	8007bc8 <_strtod_l+0xb0>
 8007e12:	2a69      	cmp	r2, #105	; 0x69
 8007e14:	d029      	beq.n	8007e6a <_strtod_l+0x352>
 8007e16:	dc26      	bgt.n	8007e66 <_strtod_l+0x34e>
 8007e18:	2a49      	cmp	r2, #73	; 0x49
 8007e1a:	d026      	beq.n	8007e6a <_strtod_l+0x352>
 8007e1c:	2a4e      	cmp	r2, #78	; 0x4e
 8007e1e:	f47f aed3 	bne.w	8007bc8 <_strtod_l+0xb0>
 8007e22:	499b      	ldr	r1, [pc, #620]	; (8008090 <_strtod_l+0x578>)
 8007e24:	a815      	add	r0, sp, #84	; 0x54
 8007e26:	f001 fa1f 	bl	8009268 <__match>
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	f43f aecc 	beq.w	8007bc8 <_strtod_l+0xb0>
 8007e30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	2b28      	cmp	r3, #40	; 0x28
 8007e36:	d12f      	bne.n	8007e98 <_strtod_l+0x380>
 8007e38:	4996      	ldr	r1, [pc, #600]	; (8008094 <_strtod_l+0x57c>)
 8007e3a:	aa18      	add	r2, sp, #96	; 0x60
 8007e3c:	a815      	add	r0, sp, #84	; 0x54
 8007e3e:	f001 fa27 	bl	8009290 <__hexnan>
 8007e42:	2805      	cmp	r0, #5
 8007e44:	d128      	bne.n	8007e98 <_strtod_l+0x380>
 8007e46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007e4c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007e50:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007e54:	e69b      	b.n	8007b8e <_strtod_l+0x76>
 8007e56:	9f08      	ldr	r7, [sp, #32]
 8007e58:	210a      	movs	r1, #10
 8007e5a:	fb01 2107 	mla	r1, r1, r7, r2
 8007e5e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007e62:	9208      	str	r2, [sp, #32]
 8007e64:	e7b5      	b.n	8007dd2 <_strtod_l+0x2ba>
 8007e66:	2a6e      	cmp	r2, #110	; 0x6e
 8007e68:	e7d9      	b.n	8007e1e <_strtod_l+0x306>
 8007e6a:	498b      	ldr	r1, [pc, #556]	; (8008098 <_strtod_l+0x580>)
 8007e6c:	a815      	add	r0, sp, #84	; 0x54
 8007e6e:	f001 f9fb 	bl	8009268 <__match>
 8007e72:	2800      	cmp	r0, #0
 8007e74:	f43f aea8 	beq.w	8007bc8 <_strtod_l+0xb0>
 8007e78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e7a:	4988      	ldr	r1, [pc, #544]	; (800809c <_strtod_l+0x584>)
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	a815      	add	r0, sp, #84	; 0x54
 8007e80:	9315      	str	r3, [sp, #84]	; 0x54
 8007e82:	f001 f9f1 	bl	8009268 <__match>
 8007e86:	b910      	cbnz	r0, 8007e8e <_strtod_l+0x376>
 8007e88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	9315      	str	r3, [sp, #84]	; 0x54
 8007e8e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80080ac <_strtod_l+0x594>
 8007e92:	f04f 0800 	mov.w	r8, #0
 8007e96:	e67a      	b.n	8007b8e <_strtod_l+0x76>
 8007e98:	4881      	ldr	r0, [pc, #516]	; (80080a0 <_strtod_l+0x588>)
 8007e9a:	f000 ff19 	bl	8008cd0 <nan>
 8007e9e:	ec59 8b10 	vmov	r8, r9, d0
 8007ea2:	e674      	b.n	8007b8e <_strtod_l+0x76>
 8007ea4:	9b05      	ldr	r3, [sp, #20]
 8007ea6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ea8:	1afb      	subs	r3, r7, r3
 8007eaa:	f1bb 0f00 	cmp.w	fp, #0
 8007eae:	bf08      	it	eq
 8007eb0:	46b3      	moveq	fp, r6
 8007eb2:	2e10      	cmp	r6, #16
 8007eb4:	9308      	str	r3, [sp, #32]
 8007eb6:	4635      	mov	r5, r6
 8007eb8:	bfa8      	it	ge
 8007eba:	2510      	movge	r5, #16
 8007ebc:	f7f8 fb2a 	bl	8000514 <__aeabi_ui2d>
 8007ec0:	2e09      	cmp	r6, #9
 8007ec2:	4680      	mov	r8, r0
 8007ec4:	4689      	mov	r9, r1
 8007ec6:	dd13      	ble.n	8007ef0 <_strtod_l+0x3d8>
 8007ec8:	4b76      	ldr	r3, [pc, #472]	; (80080a4 <_strtod_l+0x58c>)
 8007eca:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007ece:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007ed2:	f7f8 fb99 	bl	8000608 <__aeabi_dmul>
 8007ed6:	4680      	mov	r8, r0
 8007ed8:	4650      	mov	r0, sl
 8007eda:	4689      	mov	r9, r1
 8007edc:	f7f8 fb1a 	bl	8000514 <__aeabi_ui2d>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	4640      	mov	r0, r8
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	f7f8 f9d8 	bl	800029c <__adddf3>
 8007eec:	4680      	mov	r8, r0
 8007eee:	4689      	mov	r9, r1
 8007ef0:	2e0f      	cmp	r6, #15
 8007ef2:	dc38      	bgt.n	8007f66 <_strtod_l+0x44e>
 8007ef4:	9b08      	ldr	r3, [sp, #32]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	f43f ae49 	beq.w	8007b8e <_strtod_l+0x76>
 8007efc:	dd24      	ble.n	8007f48 <_strtod_l+0x430>
 8007efe:	2b16      	cmp	r3, #22
 8007f00:	dc0b      	bgt.n	8007f1a <_strtod_l+0x402>
 8007f02:	4968      	ldr	r1, [pc, #416]	; (80080a4 <_strtod_l+0x58c>)
 8007f04:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f0c:	4642      	mov	r2, r8
 8007f0e:	464b      	mov	r3, r9
 8007f10:	f7f8 fb7a 	bl	8000608 <__aeabi_dmul>
 8007f14:	4680      	mov	r8, r0
 8007f16:	4689      	mov	r9, r1
 8007f18:	e639      	b.n	8007b8e <_strtod_l+0x76>
 8007f1a:	9a08      	ldr	r2, [sp, #32]
 8007f1c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007f20:	4293      	cmp	r3, r2
 8007f22:	db20      	blt.n	8007f66 <_strtod_l+0x44e>
 8007f24:	4c5f      	ldr	r4, [pc, #380]	; (80080a4 <_strtod_l+0x58c>)
 8007f26:	f1c6 060f 	rsb	r6, r6, #15
 8007f2a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007f2e:	4642      	mov	r2, r8
 8007f30:	464b      	mov	r3, r9
 8007f32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f36:	f7f8 fb67 	bl	8000608 <__aeabi_dmul>
 8007f3a:	9b08      	ldr	r3, [sp, #32]
 8007f3c:	1b9e      	subs	r6, r3, r6
 8007f3e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007f42:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007f46:	e7e3      	b.n	8007f10 <_strtod_l+0x3f8>
 8007f48:	9b08      	ldr	r3, [sp, #32]
 8007f4a:	3316      	adds	r3, #22
 8007f4c:	db0b      	blt.n	8007f66 <_strtod_l+0x44e>
 8007f4e:	9b05      	ldr	r3, [sp, #20]
 8007f50:	1bdf      	subs	r7, r3, r7
 8007f52:	4b54      	ldr	r3, [pc, #336]	; (80080a4 <_strtod_l+0x58c>)
 8007f54:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007f58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f5c:	4640      	mov	r0, r8
 8007f5e:	4649      	mov	r1, r9
 8007f60:	f7f8 fc7c 	bl	800085c <__aeabi_ddiv>
 8007f64:	e7d6      	b.n	8007f14 <_strtod_l+0x3fc>
 8007f66:	9b08      	ldr	r3, [sp, #32]
 8007f68:	1b75      	subs	r5, r6, r5
 8007f6a:	441d      	add	r5, r3
 8007f6c:	2d00      	cmp	r5, #0
 8007f6e:	dd70      	ble.n	8008052 <_strtod_l+0x53a>
 8007f70:	f015 030f 	ands.w	r3, r5, #15
 8007f74:	d00a      	beq.n	8007f8c <_strtod_l+0x474>
 8007f76:	494b      	ldr	r1, [pc, #300]	; (80080a4 <_strtod_l+0x58c>)
 8007f78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f7c:	4642      	mov	r2, r8
 8007f7e:	464b      	mov	r3, r9
 8007f80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f84:	f7f8 fb40 	bl	8000608 <__aeabi_dmul>
 8007f88:	4680      	mov	r8, r0
 8007f8a:	4689      	mov	r9, r1
 8007f8c:	f035 050f 	bics.w	r5, r5, #15
 8007f90:	d04d      	beq.n	800802e <_strtod_l+0x516>
 8007f92:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007f96:	dd22      	ble.n	8007fde <_strtod_l+0x4c6>
 8007f98:	2500      	movs	r5, #0
 8007f9a:	46ab      	mov	fp, r5
 8007f9c:	9509      	str	r5, [sp, #36]	; 0x24
 8007f9e:	9505      	str	r5, [sp, #20]
 8007fa0:	2322      	movs	r3, #34	; 0x22
 8007fa2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80080ac <_strtod_l+0x594>
 8007fa6:	6023      	str	r3, [r4, #0]
 8007fa8:	f04f 0800 	mov.w	r8, #0
 8007fac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	f43f aded 	beq.w	8007b8e <_strtod_l+0x76>
 8007fb4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	f7ff f924 	bl	8007204 <_Bfree>
 8007fbc:	9905      	ldr	r1, [sp, #20]
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f7ff f920 	bl	8007204 <_Bfree>
 8007fc4:	4659      	mov	r1, fp
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f7ff f91c 	bl	8007204 <_Bfree>
 8007fcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fce:	4620      	mov	r0, r4
 8007fd0:	f7ff f918 	bl	8007204 <_Bfree>
 8007fd4:	4629      	mov	r1, r5
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f7ff f914 	bl	8007204 <_Bfree>
 8007fdc:	e5d7      	b.n	8007b8e <_strtod_l+0x76>
 8007fde:	4b32      	ldr	r3, [pc, #200]	; (80080a8 <_strtod_l+0x590>)
 8007fe0:	9304      	str	r3, [sp, #16]
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	112d      	asrs	r5, r5, #4
 8007fe6:	4640      	mov	r0, r8
 8007fe8:	4649      	mov	r1, r9
 8007fea:	469a      	mov	sl, r3
 8007fec:	2d01      	cmp	r5, #1
 8007fee:	dc21      	bgt.n	8008034 <_strtod_l+0x51c>
 8007ff0:	b10b      	cbz	r3, 8007ff6 <_strtod_l+0x4de>
 8007ff2:	4680      	mov	r8, r0
 8007ff4:	4689      	mov	r9, r1
 8007ff6:	492c      	ldr	r1, [pc, #176]	; (80080a8 <_strtod_l+0x590>)
 8007ff8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007ffc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008000:	4642      	mov	r2, r8
 8008002:	464b      	mov	r3, r9
 8008004:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008008:	f7f8 fafe 	bl	8000608 <__aeabi_dmul>
 800800c:	4b27      	ldr	r3, [pc, #156]	; (80080ac <_strtod_l+0x594>)
 800800e:	460a      	mov	r2, r1
 8008010:	400b      	ands	r3, r1
 8008012:	4927      	ldr	r1, [pc, #156]	; (80080b0 <_strtod_l+0x598>)
 8008014:	428b      	cmp	r3, r1
 8008016:	4680      	mov	r8, r0
 8008018:	d8be      	bhi.n	8007f98 <_strtod_l+0x480>
 800801a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800801e:	428b      	cmp	r3, r1
 8008020:	bf86      	itte	hi
 8008022:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80080b4 <_strtod_l+0x59c>
 8008026:	f04f 38ff 	movhi.w	r8, #4294967295
 800802a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800802e:	2300      	movs	r3, #0
 8008030:	9304      	str	r3, [sp, #16]
 8008032:	e07b      	b.n	800812c <_strtod_l+0x614>
 8008034:	07ea      	lsls	r2, r5, #31
 8008036:	d505      	bpl.n	8008044 <_strtod_l+0x52c>
 8008038:	9b04      	ldr	r3, [sp, #16]
 800803a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803e:	f7f8 fae3 	bl	8000608 <__aeabi_dmul>
 8008042:	2301      	movs	r3, #1
 8008044:	9a04      	ldr	r2, [sp, #16]
 8008046:	3208      	adds	r2, #8
 8008048:	f10a 0a01 	add.w	sl, sl, #1
 800804c:	106d      	asrs	r5, r5, #1
 800804e:	9204      	str	r2, [sp, #16]
 8008050:	e7cc      	b.n	8007fec <_strtod_l+0x4d4>
 8008052:	d0ec      	beq.n	800802e <_strtod_l+0x516>
 8008054:	426d      	negs	r5, r5
 8008056:	f015 020f 	ands.w	r2, r5, #15
 800805a:	d00a      	beq.n	8008072 <_strtod_l+0x55a>
 800805c:	4b11      	ldr	r3, [pc, #68]	; (80080a4 <_strtod_l+0x58c>)
 800805e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008062:	4640      	mov	r0, r8
 8008064:	4649      	mov	r1, r9
 8008066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806a:	f7f8 fbf7 	bl	800085c <__aeabi_ddiv>
 800806e:	4680      	mov	r8, r0
 8008070:	4689      	mov	r9, r1
 8008072:	112d      	asrs	r5, r5, #4
 8008074:	d0db      	beq.n	800802e <_strtod_l+0x516>
 8008076:	2d1f      	cmp	r5, #31
 8008078:	dd1e      	ble.n	80080b8 <_strtod_l+0x5a0>
 800807a:	2500      	movs	r5, #0
 800807c:	46ab      	mov	fp, r5
 800807e:	9509      	str	r5, [sp, #36]	; 0x24
 8008080:	9505      	str	r5, [sp, #20]
 8008082:	2322      	movs	r3, #34	; 0x22
 8008084:	f04f 0800 	mov.w	r8, #0
 8008088:	f04f 0900 	mov.w	r9, #0
 800808c:	6023      	str	r3, [r4, #0]
 800808e:	e78d      	b.n	8007fac <_strtod_l+0x494>
 8008090:	08009b00 	.word	0x08009b00
 8008094:	08009d4c 	.word	0x08009d4c
 8008098:	08009af8 	.word	0x08009af8
 800809c:	08009b6b 	.word	0x08009b6b
 80080a0:	08009b67 	.word	0x08009b67
 80080a4:	08009c60 	.word	0x08009c60
 80080a8:	08009c38 	.word	0x08009c38
 80080ac:	7ff00000 	.word	0x7ff00000
 80080b0:	7ca00000 	.word	0x7ca00000
 80080b4:	7fefffff 	.word	0x7fefffff
 80080b8:	f015 0310 	ands.w	r3, r5, #16
 80080bc:	bf18      	it	ne
 80080be:	236a      	movne	r3, #106	; 0x6a
 80080c0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008464 <_strtod_l+0x94c>
 80080c4:	9304      	str	r3, [sp, #16]
 80080c6:	4640      	mov	r0, r8
 80080c8:	4649      	mov	r1, r9
 80080ca:	2300      	movs	r3, #0
 80080cc:	07ea      	lsls	r2, r5, #31
 80080ce:	d504      	bpl.n	80080da <_strtod_l+0x5c2>
 80080d0:	e9da 2300 	ldrd	r2, r3, [sl]
 80080d4:	f7f8 fa98 	bl	8000608 <__aeabi_dmul>
 80080d8:	2301      	movs	r3, #1
 80080da:	106d      	asrs	r5, r5, #1
 80080dc:	f10a 0a08 	add.w	sl, sl, #8
 80080e0:	d1f4      	bne.n	80080cc <_strtod_l+0x5b4>
 80080e2:	b10b      	cbz	r3, 80080e8 <_strtod_l+0x5d0>
 80080e4:	4680      	mov	r8, r0
 80080e6:	4689      	mov	r9, r1
 80080e8:	9b04      	ldr	r3, [sp, #16]
 80080ea:	b1bb      	cbz	r3, 800811c <_strtod_l+0x604>
 80080ec:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80080f0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	4649      	mov	r1, r9
 80080f8:	dd10      	ble.n	800811c <_strtod_l+0x604>
 80080fa:	2b1f      	cmp	r3, #31
 80080fc:	f340 811e 	ble.w	800833c <_strtod_l+0x824>
 8008100:	2b34      	cmp	r3, #52	; 0x34
 8008102:	bfde      	ittt	le
 8008104:	f04f 33ff 	movle.w	r3, #4294967295
 8008108:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800810c:	4093      	lslle	r3, r2
 800810e:	f04f 0800 	mov.w	r8, #0
 8008112:	bfcc      	ite	gt
 8008114:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008118:	ea03 0901 	andle.w	r9, r3, r1
 800811c:	2200      	movs	r2, #0
 800811e:	2300      	movs	r3, #0
 8008120:	4640      	mov	r0, r8
 8008122:	4649      	mov	r1, r9
 8008124:	f7f8 fcd8 	bl	8000ad8 <__aeabi_dcmpeq>
 8008128:	2800      	cmp	r0, #0
 800812a:	d1a6      	bne.n	800807a <_strtod_l+0x562>
 800812c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800812e:	9300      	str	r3, [sp, #0]
 8008130:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008132:	4633      	mov	r3, r6
 8008134:	465a      	mov	r2, fp
 8008136:	4620      	mov	r0, r4
 8008138:	f7ff f8cc 	bl	80072d4 <__s2b>
 800813c:	9009      	str	r0, [sp, #36]	; 0x24
 800813e:	2800      	cmp	r0, #0
 8008140:	f43f af2a 	beq.w	8007f98 <_strtod_l+0x480>
 8008144:	9a08      	ldr	r2, [sp, #32]
 8008146:	9b05      	ldr	r3, [sp, #20]
 8008148:	2a00      	cmp	r2, #0
 800814a:	eba3 0307 	sub.w	r3, r3, r7
 800814e:	bfa8      	it	ge
 8008150:	2300      	movge	r3, #0
 8008152:	930c      	str	r3, [sp, #48]	; 0x30
 8008154:	2500      	movs	r5, #0
 8008156:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800815a:	9312      	str	r3, [sp, #72]	; 0x48
 800815c:	46ab      	mov	fp, r5
 800815e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008160:	4620      	mov	r0, r4
 8008162:	6859      	ldr	r1, [r3, #4]
 8008164:	f7ff f80e 	bl	8007184 <_Balloc>
 8008168:	9005      	str	r0, [sp, #20]
 800816a:	2800      	cmp	r0, #0
 800816c:	f43f af18 	beq.w	8007fa0 <_strtod_l+0x488>
 8008170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008172:	691a      	ldr	r2, [r3, #16]
 8008174:	3202      	adds	r2, #2
 8008176:	f103 010c 	add.w	r1, r3, #12
 800817a:	0092      	lsls	r2, r2, #2
 800817c:	300c      	adds	r0, #12
 800817e:	f000 fd99 	bl	8008cb4 <memcpy>
 8008182:	ec49 8b10 	vmov	d0, r8, r9
 8008186:	aa18      	add	r2, sp, #96	; 0x60
 8008188:	a917      	add	r1, sp, #92	; 0x5c
 800818a:	4620      	mov	r0, r4
 800818c:	f7ff fbd6 	bl	800793c <__d2b>
 8008190:	ec49 8b18 	vmov	d8, r8, r9
 8008194:	9016      	str	r0, [sp, #88]	; 0x58
 8008196:	2800      	cmp	r0, #0
 8008198:	f43f af02 	beq.w	8007fa0 <_strtod_l+0x488>
 800819c:	2101      	movs	r1, #1
 800819e:	4620      	mov	r0, r4
 80081a0:	f7ff f930 	bl	8007404 <__i2b>
 80081a4:	4683      	mov	fp, r0
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f43f aefa 	beq.w	8007fa0 <_strtod_l+0x488>
 80081ac:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80081ae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80081b0:	2e00      	cmp	r6, #0
 80081b2:	bfab      	itete	ge
 80081b4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80081b6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80081b8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80081ba:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80081be:	bfac      	ite	ge
 80081c0:	eb06 0a03 	addge.w	sl, r6, r3
 80081c4:	1b9f      	sublt	r7, r3, r6
 80081c6:	9b04      	ldr	r3, [sp, #16]
 80081c8:	1af6      	subs	r6, r6, r3
 80081ca:	4416      	add	r6, r2
 80081cc:	4ba0      	ldr	r3, [pc, #640]	; (8008450 <_strtod_l+0x938>)
 80081ce:	3e01      	subs	r6, #1
 80081d0:	429e      	cmp	r6, r3
 80081d2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80081d6:	f280 80c4 	bge.w	8008362 <_strtod_l+0x84a>
 80081da:	1b9b      	subs	r3, r3, r6
 80081dc:	2b1f      	cmp	r3, #31
 80081de:	eba2 0203 	sub.w	r2, r2, r3
 80081e2:	f04f 0101 	mov.w	r1, #1
 80081e6:	f300 80b0 	bgt.w	800834a <_strtod_l+0x832>
 80081ea:	fa01 f303 	lsl.w	r3, r1, r3
 80081ee:	930e      	str	r3, [sp, #56]	; 0x38
 80081f0:	2300      	movs	r3, #0
 80081f2:	930d      	str	r3, [sp, #52]	; 0x34
 80081f4:	eb0a 0602 	add.w	r6, sl, r2
 80081f8:	9b04      	ldr	r3, [sp, #16]
 80081fa:	45b2      	cmp	sl, r6
 80081fc:	4417      	add	r7, r2
 80081fe:	441f      	add	r7, r3
 8008200:	4653      	mov	r3, sl
 8008202:	bfa8      	it	ge
 8008204:	4633      	movge	r3, r6
 8008206:	42bb      	cmp	r3, r7
 8008208:	bfa8      	it	ge
 800820a:	463b      	movge	r3, r7
 800820c:	2b00      	cmp	r3, #0
 800820e:	bfc2      	ittt	gt
 8008210:	1af6      	subgt	r6, r6, r3
 8008212:	1aff      	subgt	r7, r7, r3
 8008214:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008218:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800821a:	2b00      	cmp	r3, #0
 800821c:	dd17      	ble.n	800824e <_strtod_l+0x736>
 800821e:	4659      	mov	r1, fp
 8008220:	461a      	mov	r2, r3
 8008222:	4620      	mov	r0, r4
 8008224:	f7ff f9ae 	bl	8007584 <__pow5mult>
 8008228:	4683      	mov	fp, r0
 800822a:	2800      	cmp	r0, #0
 800822c:	f43f aeb8 	beq.w	8007fa0 <_strtod_l+0x488>
 8008230:	4601      	mov	r1, r0
 8008232:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008234:	4620      	mov	r0, r4
 8008236:	f7ff f8fb 	bl	8007430 <__multiply>
 800823a:	900b      	str	r0, [sp, #44]	; 0x2c
 800823c:	2800      	cmp	r0, #0
 800823e:	f43f aeaf 	beq.w	8007fa0 <_strtod_l+0x488>
 8008242:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008244:	4620      	mov	r0, r4
 8008246:	f7fe ffdd 	bl	8007204 <_Bfree>
 800824a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800824c:	9316      	str	r3, [sp, #88]	; 0x58
 800824e:	2e00      	cmp	r6, #0
 8008250:	f300 808c 	bgt.w	800836c <_strtod_l+0x854>
 8008254:	9b08      	ldr	r3, [sp, #32]
 8008256:	2b00      	cmp	r3, #0
 8008258:	dd08      	ble.n	800826c <_strtod_l+0x754>
 800825a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800825c:	9905      	ldr	r1, [sp, #20]
 800825e:	4620      	mov	r0, r4
 8008260:	f7ff f990 	bl	8007584 <__pow5mult>
 8008264:	9005      	str	r0, [sp, #20]
 8008266:	2800      	cmp	r0, #0
 8008268:	f43f ae9a 	beq.w	8007fa0 <_strtod_l+0x488>
 800826c:	2f00      	cmp	r7, #0
 800826e:	dd08      	ble.n	8008282 <_strtod_l+0x76a>
 8008270:	9905      	ldr	r1, [sp, #20]
 8008272:	463a      	mov	r2, r7
 8008274:	4620      	mov	r0, r4
 8008276:	f7ff f9df 	bl	8007638 <__lshift>
 800827a:	9005      	str	r0, [sp, #20]
 800827c:	2800      	cmp	r0, #0
 800827e:	f43f ae8f 	beq.w	8007fa0 <_strtod_l+0x488>
 8008282:	f1ba 0f00 	cmp.w	sl, #0
 8008286:	dd08      	ble.n	800829a <_strtod_l+0x782>
 8008288:	4659      	mov	r1, fp
 800828a:	4652      	mov	r2, sl
 800828c:	4620      	mov	r0, r4
 800828e:	f7ff f9d3 	bl	8007638 <__lshift>
 8008292:	4683      	mov	fp, r0
 8008294:	2800      	cmp	r0, #0
 8008296:	f43f ae83 	beq.w	8007fa0 <_strtod_l+0x488>
 800829a:	9a05      	ldr	r2, [sp, #20]
 800829c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800829e:	4620      	mov	r0, r4
 80082a0:	f7ff fa52 	bl	8007748 <__mdiff>
 80082a4:	4605      	mov	r5, r0
 80082a6:	2800      	cmp	r0, #0
 80082a8:	f43f ae7a 	beq.w	8007fa0 <_strtod_l+0x488>
 80082ac:	68c3      	ldr	r3, [r0, #12]
 80082ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80082b0:	2300      	movs	r3, #0
 80082b2:	60c3      	str	r3, [r0, #12]
 80082b4:	4659      	mov	r1, fp
 80082b6:	f7ff fa2b 	bl	8007710 <__mcmp>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	da60      	bge.n	8008380 <_strtod_l+0x868>
 80082be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082c0:	ea53 0308 	orrs.w	r3, r3, r8
 80082c4:	f040 8084 	bne.w	80083d0 <_strtod_l+0x8b8>
 80082c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d17f      	bne.n	80083d0 <_strtod_l+0x8b8>
 80082d0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80082d4:	0d1b      	lsrs	r3, r3, #20
 80082d6:	051b      	lsls	r3, r3, #20
 80082d8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80082dc:	d978      	bls.n	80083d0 <_strtod_l+0x8b8>
 80082de:	696b      	ldr	r3, [r5, #20]
 80082e0:	b913      	cbnz	r3, 80082e8 <_strtod_l+0x7d0>
 80082e2:	692b      	ldr	r3, [r5, #16]
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	dd73      	ble.n	80083d0 <_strtod_l+0x8b8>
 80082e8:	4629      	mov	r1, r5
 80082ea:	2201      	movs	r2, #1
 80082ec:	4620      	mov	r0, r4
 80082ee:	f7ff f9a3 	bl	8007638 <__lshift>
 80082f2:	4659      	mov	r1, fp
 80082f4:	4605      	mov	r5, r0
 80082f6:	f7ff fa0b 	bl	8007710 <__mcmp>
 80082fa:	2800      	cmp	r0, #0
 80082fc:	dd68      	ble.n	80083d0 <_strtod_l+0x8b8>
 80082fe:	9904      	ldr	r1, [sp, #16]
 8008300:	4a54      	ldr	r2, [pc, #336]	; (8008454 <_strtod_l+0x93c>)
 8008302:	464b      	mov	r3, r9
 8008304:	2900      	cmp	r1, #0
 8008306:	f000 8084 	beq.w	8008412 <_strtod_l+0x8fa>
 800830a:	ea02 0109 	and.w	r1, r2, r9
 800830e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008312:	dc7e      	bgt.n	8008412 <_strtod_l+0x8fa>
 8008314:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008318:	f77f aeb3 	ble.w	8008082 <_strtod_l+0x56a>
 800831c:	4b4e      	ldr	r3, [pc, #312]	; (8008458 <_strtod_l+0x940>)
 800831e:	4640      	mov	r0, r8
 8008320:	4649      	mov	r1, r9
 8008322:	2200      	movs	r2, #0
 8008324:	f7f8 f970 	bl	8000608 <__aeabi_dmul>
 8008328:	4b4a      	ldr	r3, [pc, #296]	; (8008454 <_strtod_l+0x93c>)
 800832a:	400b      	ands	r3, r1
 800832c:	4680      	mov	r8, r0
 800832e:	4689      	mov	r9, r1
 8008330:	2b00      	cmp	r3, #0
 8008332:	f47f ae3f 	bne.w	8007fb4 <_strtod_l+0x49c>
 8008336:	2322      	movs	r3, #34	; 0x22
 8008338:	6023      	str	r3, [r4, #0]
 800833a:	e63b      	b.n	8007fb4 <_strtod_l+0x49c>
 800833c:	f04f 32ff 	mov.w	r2, #4294967295
 8008340:	fa02 f303 	lsl.w	r3, r2, r3
 8008344:	ea03 0808 	and.w	r8, r3, r8
 8008348:	e6e8      	b.n	800811c <_strtod_l+0x604>
 800834a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800834e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008352:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008356:	36e2      	adds	r6, #226	; 0xe2
 8008358:	fa01 f306 	lsl.w	r3, r1, r6
 800835c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008360:	e748      	b.n	80081f4 <_strtod_l+0x6dc>
 8008362:	2100      	movs	r1, #0
 8008364:	2301      	movs	r3, #1
 8008366:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800836a:	e743      	b.n	80081f4 <_strtod_l+0x6dc>
 800836c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800836e:	4632      	mov	r2, r6
 8008370:	4620      	mov	r0, r4
 8008372:	f7ff f961 	bl	8007638 <__lshift>
 8008376:	9016      	str	r0, [sp, #88]	; 0x58
 8008378:	2800      	cmp	r0, #0
 800837a:	f47f af6b 	bne.w	8008254 <_strtod_l+0x73c>
 800837e:	e60f      	b.n	8007fa0 <_strtod_l+0x488>
 8008380:	46ca      	mov	sl, r9
 8008382:	d171      	bne.n	8008468 <_strtod_l+0x950>
 8008384:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008386:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800838a:	b352      	cbz	r2, 80083e2 <_strtod_l+0x8ca>
 800838c:	4a33      	ldr	r2, [pc, #204]	; (800845c <_strtod_l+0x944>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d12a      	bne.n	80083e8 <_strtod_l+0x8d0>
 8008392:	9b04      	ldr	r3, [sp, #16]
 8008394:	4641      	mov	r1, r8
 8008396:	b1fb      	cbz	r3, 80083d8 <_strtod_l+0x8c0>
 8008398:	4b2e      	ldr	r3, [pc, #184]	; (8008454 <_strtod_l+0x93c>)
 800839a:	ea09 0303 	and.w	r3, r9, r3
 800839e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80083a2:	f04f 32ff 	mov.w	r2, #4294967295
 80083a6:	d81a      	bhi.n	80083de <_strtod_l+0x8c6>
 80083a8:	0d1b      	lsrs	r3, r3, #20
 80083aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80083ae:	fa02 f303 	lsl.w	r3, r2, r3
 80083b2:	4299      	cmp	r1, r3
 80083b4:	d118      	bne.n	80083e8 <_strtod_l+0x8d0>
 80083b6:	4b2a      	ldr	r3, [pc, #168]	; (8008460 <_strtod_l+0x948>)
 80083b8:	459a      	cmp	sl, r3
 80083ba:	d102      	bne.n	80083c2 <_strtod_l+0x8aa>
 80083bc:	3101      	adds	r1, #1
 80083be:	f43f adef 	beq.w	8007fa0 <_strtod_l+0x488>
 80083c2:	4b24      	ldr	r3, [pc, #144]	; (8008454 <_strtod_l+0x93c>)
 80083c4:	ea0a 0303 	and.w	r3, sl, r3
 80083c8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80083cc:	f04f 0800 	mov.w	r8, #0
 80083d0:	9b04      	ldr	r3, [sp, #16]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d1a2      	bne.n	800831c <_strtod_l+0x804>
 80083d6:	e5ed      	b.n	8007fb4 <_strtod_l+0x49c>
 80083d8:	f04f 33ff 	mov.w	r3, #4294967295
 80083dc:	e7e9      	b.n	80083b2 <_strtod_l+0x89a>
 80083de:	4613      	mov	r3, r2
 80083e0:	e7e7      	b.n	80083b2 <_strtod_l+0x89a>
 80083e2:	ea53 0308 	orrs.w	r3, r3, r8
 80083e6:	d08a      	beq.n	80082fe <_strtod_l+0x7e6>
 80083e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083ea:	b1e3      	cbz	r3, 8008426 <_strtod_l+0x90e>
 80083ec:	ea13 0f0a 	tst.w	r3, sl
 80083f0:	d0ee      	beq.n	80083d0 <_strtod_l+0x8b8>
 80083f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083f4:	9a04      	ldr	r2, [sp, #16]
 80083f6:	4640      	mov	r0, r8
 80083f8:	4649      	mov	r1, r9
 80083fa:	b1c3      	cbz	r3, 800842e <_strtod_l+0x916>
 80083fc:	f7ff fb6f 	bl	8007ade <sulp>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	ec51 0b18 	vmov	r0, r1, d8
 8008408:	f7f7 ff48 	bl	800029c <__adddf3>
 800840c:	4680      	mov	r8, r0
 800840e:	4689      	mov	r9, r1
 8008410:	e7de      	b.n	80083d0 <_strtod_l+0x8b8>
 8008412:	4013      	ands	r3, r2
 8008414:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008418:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800841c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008420:	f04f 38ff 	mov.w	r8, #4294967295
 8008424:	e7d4      	b.n	80083d0 <_strtod_l+0x8b8>
 8008426:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008428:	ea13 0f08 	tst.w	r3, r8
 800842c:	e7e0      	b.n	80083f0 <_strtod_l+0x8d8>
 800842e:	f7ff fb56 	bl	8007ade <sulp>
 8008432:	4602      	mov	r2, r0
 8008434:	460b      	mov	r3, r1
 8008436:	ec51 0b18 	vmov	r0, r1, d8
 800843a:	f7f7 ff2d 	bl	8000298 <__aeabi_dsub>
 800843e:	2200      	movs	r2, #0
 8008440:	2300      	movs	r3, #0
 8008442:	4680      	mov	r8, r0
 8008444:	4689      	mov	r9, r1
 8008446:	f7f8 fb47 	bl	8000ad8 <__aeabi_dcmpeq>
 800844a:	2800      	cmp	r0, #0
 800844c:	d0c0      	beq.n	80083d0 <_strtod_l+0x8b8>
 800844e:	e618      	b.n	8008082 <_strtod_l+0x56a>
 8008450:	fffffc02 	.word	0xfffffc02
 8008454:	7ff00000 	.word	0x7ff00000
 8008458:	39500000 	.word	0x39500000
 800845c:	000fffff 	.word	0x000fffff
 8008460:	7fefffff 	.word	0x7fefffff
 8008464:	08009d60 	.word	0x08009d60
 8008468:	4659      	mov	r1, fp
 800846a:	4628      	mov	r0, r5
 800846c:	f7ff fac0 	bl	80079f0 <__ratio>
 8008470:	ec57 6b10 	vmov	r6, r7, d0
 8008474:	ee10 0a10 	vmov	r0, s0
 8008478:	2200      	movs	r2, #0
 800847a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800847e:	4639      	mov	r1, r7
 8008480:	f7f8 fb3e 	bl	8000b00 <__aeabi_dcmple>
 8008484:	2800      	cmp	r0, #0
 8008486:	d071      	beq.n	800856c <_strtod_l+0xa54>
 8008488:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800848a:	2b00      	cmp	r3, #0
 800848c:	d17c      	bne.n	8008588 <_strtod_l+0xa70>
 800848e:	f1b8 0f00 	cmp.w	r8, #0
 8008492:	d15a      	bne.n	800854a <_strtod_l+0xa32>
 8008494:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008498:	2b00      	cmp	r3, #0
 800849a:	d15d      	bne.n	8008558 <_strtod_l+0xa40>
 800849c:	4b90      	ldr	r3, [pc, #576]	; (80086e0 <_strtod_l+0xbc8>)
 800849e:	2200      	movs	r2, #0
 80084a0:	4630      	mov	r0, r6
 80084a2:	4639      	mov	r1, r7
 80084a4:	f7f8 fb22 	bl	8000aec <__aeabi_dcmplt>
 80084a8:	2800      	cmp	r0, #0
 80084aa:	d15c      	bne.n	8008566 <_strtod_l+0xa4e>
 80084ac:	4630      	mov	r0, r6
 80084ae:	4639      	mov	r1, r7
 80084b0:	4b8c      	ldr	r3, [pc, #560]	; (80086e4 <_strtod_l+0xbcc>)
 80084b2:	2200      	movs	r2, #0
 80084b4:	f7f8 f8a8 	bl	8000608 <__aeabi_dmul>
 80084b8:	4606      	mov	r6, r0
 80084ba:	460f      	mov	r7, r1
 80084bc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80084c0:	9606      	str	r6, [sp, #24]
 80084c2:	9307      	str	r3, [sp, #28]
 80084c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80084c8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80084cc:	4b86      	ldr	r3, [pc, #536]	; (80086e8 <_strtod_l+0xbd0>)
 80084ce:	ea0a 0303 	and.w	r3, sl, r3
 80084d2:	930d      	str	r3, [sp, #52]	; 0x34
 80084d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80084d6:	4b85      	ldr	r3, [pc, #532]	; (80086ec <_strtod_l+0xbd4>)
 80084d8:	429a      	cmp	r2, r3
 80084da:	f040 8090 	bne.w	80085fe <_strtod_l+0xae6>
 80084de:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80084e2:	ec49 8b10 	vmov	d0, r8, r9
 80084e6:	f7ff f9b9 	bl	800785c <__ulp>
 80084ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80084ee:	ec51 0b10 	vmov	r0, r1, d0
 80084f2:	f7f8 f889 	bl	8000608 <__aeabi_dmul>
 80084f6:	4642      	mov	r2, r8
 80084f8:	464b      	mov	r3, r9
 80084fa:	f7f7 fecf 	bl	800029c <__adddf3>
 80084fe:	460b      	mov	r3, r1
 8008500:	4979      	ldr	r1, [pc, #484]	; (80086e8 <_strtod_l+0xbd0>)
 8008502:	4a7b      	ldr	r2, [pc, #492]	; (80086f0 <_strtod_l+0xbd8>)
 8008504:	4019      	ands	r1, r3
 8008506:	4291      	cmp	r1, r2
 8008508:	4680      	mov	r8, r0
 800850a:	d944      	bls.n	8008596 <_strtod_l+0xa7e>
 800850c:	ee18 2a90 	vmov	r2, s17
 8008510:	4b78      	ldr	r3, [pc, #480]	; (80086f4 <_strtod_l+0xbdc>)
 8008512:	429a      	cmp	r2, r3
 8008514:	d104      	bne.n	8008520 <_strtod_l+0xa08>
 8008516:	ee18 3a10 	vmov	r3, s16
 800851a:	3301      	adds	r3, #1
 800851c:	f43f ad40 	beq.w	8007fa0 <_strtod_l+0x488>
 8008520:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80086f4 <_strtod_l+0xbdc>
 8008524:	f04f 38ff 	mov.w	r8, #4294967295
 8008528:	9916      	ldr	r1, [sp, #88]	; 0x58
 800852a:	4620      	mov	r0, r4
 800852c:	f7fe fe6a 	bl	8007204 <_Bfree>
 8008530:	9905      	ldr	r1, [sp, #20]
 8008532:	4620      	mov	r0, r4
 8008534:	f7fe fe66 	bl	8007204 <_Bfree>
 8008538:	4659      	mov	r1, fp
 800853a:	4620      	mov	r0, r4
 800853c:	f7fe fe62 	bl	8007204 <_Bfree>
 8008540:	4629      	mov	r1, r5
 8008542:	4620      	mov	r0, r4
 8008544:	f7fe fe5e 	bl	8007204 <_Bfree>
 8008548:	e609      	b.n	800815e <_strtod_l+0x646>
 800854a:	f1b8 0f01 	cmp.w	r8, #1
 800854e:	d103      	bne.n	8008558 <_strtod_l+0xa40>
 8008550:	f1b9 0f00 	cmp.w	r9, #0
 8008554:	f43f ad95 	beq.w	8008082 <_strtod_l+0x56a>
 8008558:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80086b0 <_strtod_l+0xb98>
 800855c:	4f60      	ldr	r7, [pc, #384]	; (80086e0 <_strtod_l+0xbc8>)
 800855e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008562:	2600      	movs	r6, #0
 8008564:	e7ae      	b.n	80084c4 <_strtod_l+0x9ac>
 8008566:	4f5f      	ldr	r7, [pc, #380]	; (80086e4 <_strtod_l+0xbcc>)
 8008568:	2600      	movs	r6, #0
 800856a:	e7a7      	b.n	80084bc <_strtod_l+0x9a4>
 800856c:	4b5d      	ldr	r3, [pc, #372]	; (80086e4 <_strtod_l+0xbcc>)
 800856e:	4630      	mov	r0, r6
 8008570:	4639      	mov	r1, r7
 8008572:	2200      	movs	r2, #0
 8008574:	f7f8 f848 	bl	8000608 <__aeabi_dmul>
 8008578:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800857a:	4606      	mov	r6, r0
 800857c:	460f      	mov	r7, r1
 800857e:	2b00      	cmp	r3, #0
 8008580:	d09c      	beq.n	80084bc <_strtod_l+0x9a4>
 8008582:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008586:	e79d      	b.n	80084c4 <_strtod_l+0x9ac>
 8008588:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80086b8 <_strtod_l+0xba0>
 800858c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008590:	ec57 6b17 	vmov	r6, r7, d7
 8008594:	e796      	b.n	80084c4 <_strtod_l+0x9ac>
 8008596:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800859a:	9b04      	ldr	r3, [sp, #16]
 800859c:	46ca      	mov	sl, r9
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1c2      	bne.n	8008528 <_strtod_l+0xa10>
 80085a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80085a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80085a8:	0d1b      	lsrs	r3, r3, #20
 80085aa:	051b      	lsls	r3, r3, #20
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d1bb      	bne.n	8008528 <_strtod_l+0xa10>
 80085b0:	4630      	mov	r0, r6
 80085b2:	4639      	mov	r1, r7
 80085b4:	f7f8 fb70 	bl	8000c98 <__aeabi_d2lz>
 80085b8:	f7f7 fff8 	bl	80005ac <__aeabi_l2d>
 80085bc:	4602      	mov	r2, r0
 80085be:	460b      	mov	r3, r1
 80085c0:	4630      	mov	r0, r6
 80085c2:	4639      	mov	r1, r7
 80085c4:	f7f7 fe68 	bl	8000298 <__aeabi_dsub>
 80085c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80085ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085ce:	ea43 0308 	orr.w	r3, r3, r8
 80085d2:	4313      	orrs	r3, r2
 80085d4:	4606      	mov	r6, r0
 80085d6:	460f      	mov	r7, r1
 80085d8:	d054      	beq.n	8008684 <_strtod_l+0xb6c>
 80085da:	a339      	add	r3, pc, #228	; (adr r3, 80086c0 <_strtod_l+0xba8>)
 80085dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e0:	f7f8 fa84 	bl	8000aec <__aeabi_dcmplt>
 80085e4:	2800      	cmp	r0, #0
 80085e6:	f47f ace5 	bne.w	8007fb4 <_strtod_l+0x49c>
 80085ea:	a337      	add	r3, pc, #220	; (adr r3, 80086c8 <_strtod_l+0xbb0>)
 80085ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f0:	4630      	mov	r0, r6
 80085f2:	4639      	mov	r1, r7
 80085f4:	f7f8 fa98 	bl	8000b28 <__aeabi_dcmpgt>
 80085f8:	2800      	cmp	r0, #0
 80085fa:	d095      	beq.n	8008528 <_strtod_l+0xa10>
 80085fc:	e4da      	b.n	8007fb4 <_strtod_l+0x49c>
 80085fe:	9b04      	ldr	r3, [sp, #16]
 8008600:	b333      	cbz	r3, 8008650 <_strtod_l+0xb38>
 8008602:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008604:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008608:	d822      	bhi.n	8008650 <_strtod_l+0xb38>
 800860a:	a331      	add	r3, pc, #196	; (adr r3, 80086d0 <_strtod_l+0xbb8>)
 800860c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008610:	4630      	mov	r0, r6
 8008612:	4639      	mov	r1, r7
 8008614:	f7f8 fa74 	bl	8000b00 <__aeabi_dcmple>
 8008618:	b1a0      	cbz	r0, 8008644 <_strtod_l+0xb2c>
 800861a:	4639      	mov	r1, r7
 800861c:	4630      	mov	r0, r6
 800861e:	f7f8 facb 	bl	8000bb8 <__aeabi_d2uiz>
 8008622:	2801      	cmp	r0, #1
 8008624:	bf38      	it	cc
 8008626:	2001      	movcc	r0, #1
 8008628:	f7f7 ff74 	bl	8000514 <__aeabi_ui2d>
 800862c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800862e:	4606      	mov	r6, r0
 8008630:	460f      	mov	r7, r1
 8008632:	bb23      	cbnz	r3, 800867e <_strtod_l+0xb66>
 8008634:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008638:	9010      	str	r0, [sp, #64]	; 0x40
 800863a:	9311      	str	r3, [sp, #68]	; 0x44
 800863c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008640:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008644:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008646:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008648:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800864c:	1a9b      	subs	r3, r3, r2
 800864e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008650:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008654:	eeb0 0a48 	vmov.f32	s0, s16
 8008658:	eef0 0a68 	vmov.f32	s1, s17
 800865c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008660:	f7ff f8fc 	bl	800785c <__ulp>
 8008664:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008668:	ec53 2b10 	vmov	r2, r3, d0
 800866c:	f7f7 ffcc 	bl	8000608 <__aeabi_dmul>
 8008670:	ec53 2b18 	vmov	r2, r3, d8
 8008674:	f7f7 fe12 	bl	800029c <__adddf3>
 8008678:	4680      	mov	r8, r0
 800867a:	4689      	mov	r9, r1
 800867c:	e78d      	b.n	800859a <_strtod_l+0xa82>
 800867e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008682:	e7db      	b.n	800863c <_strtod_l+0xb24>
 8008684:	a314      	add	r3, pc, #80	; (adr r3, 80086d8 <_strtod_l+0xbc0>)
 8008686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868a:	f7f8 fa2f 	bl	8000aec <__aeabi_dcmplt>
 800868e:	e7b3      	b.n	80085f8 <_strtod_l+0xae0>
 8008690:	2300      	movs	r3, #0
 8008692:	930a      	str	r3, [sp, #40]	; 0x28
 8008694:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008696:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008698:	6013      	str	r3, [r2, #0]
 800869a:	f7ff ba7c 	b.w	8007b96 <_strtod_l+0x7e>
 800869e:	2a65      	cmp	r2, #101	; 0x65
 80086a0:	f43f ab75 	beq.w	8007d8e <_strtod_l+0x276>
 80086a4:	2a45      	cmp	r2, #69	; 0x45
 80086a6:	f43f ab72 	beq.w	8007d8e <_strtod_l+0x276>
 80086aa:	2301      	movs	r3, #1
 80086ac:	f7ff bbaa 	b.w	8007e04 <_strtod_l+0x2ec>
 80086b0:	00000000 	.word	0x00000000
 80086b4:	bff00000 	.word	0xbff00000
 80086b8:	00000000 	.word	0x00000000
 80086bc:	3ff00000 	.word	0x3ff00000
 80086c0:	94a03595 	.word	0x94a03595
 80086c4:	3fdfffff 	.word	0x3fdfffff
 80086c8:	35afe535 	.word	0x35afe535
 80086cc:	3fe00000 	.word	0x3fe00000
 80086d0:	ffc00000 	.word	0xffc00000
 80086d4:	41dfffff 	.word	0x41dfffff
 80086d8:	94a03595 	.word	0x94a03595
 80086dc:	3fcfffff 	.word	0x3fcfffff
 80086e0:	3ff00000 	.word	0x3ff00000
 80086e4:	3fe00000 	.word	0x3fe00000
 80086e8:	7ff00000 	.word	0x7ff00000
 80086ec:	7fe00000 	.word	0x7fe00000
 80086f0:	7c9fffff 	.word	0x7c9fffff
 80086f4:	7fefffff 	.word	0x7fefffff

080086f8 <_strtod_r>:
 80086f8:	4b01      	ldr	r3, [pc, #4]	; (8008700 <_strtod_r+0x8>)
 80086fa:	f7ff ba0d 	b.w	8007b18 <_strtod_l>
 80086fe:	bf00      	nop
 8008700:	20000074 	.word	0x20000074

08008704 <_strtol_l.constprop.0>:
 8008704:	2b01      	cmp	r3, #1
 8008706:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800870a:	d001      	beq.n	8008710 <_strtol_l.constprop.0+0xc>
 800870c:	2b24      	cmp	r3, #36	; 0x24
 800870e:	d906      	bls.n	800871e <_strtol_l.constprop.0+0x1a>
 8008710:	f7fd fd6a 	bl	80061e8 <__errno>
 8008714:	2316      	movs	r3, #22
 8008716:	6003      	str	r3, [r0, #0]
 8008718:	2000      	movs	r0, #0
 800871a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800871e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008804 <_strtol_l.constprop.0+0x100>
 8008722:	460d      	mov	r5, r1
 8008724:	462e      	mov	r6, r5
 8008726:	f815 4b01 	ldrb.w	r4, [r5], #1
 800872a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800872e:	f017 0708 	ands.w	r7, r7, #8
 8008732:	d1f7      	bne.n	8008724 <_strtol_l.constprop.0+0x20>
 8008734:	2c2d      	cmp	r4, #45	; 0x2d
 8008736:	d132      	bne.n	800879e <_strtol_l.constprop.0+0x9a>
 8008738:	782c      	ldrb	r4, [r5, #0]
 800873a:	2701      	movs	r7, #1
 800873c:	1cb5      	adds	r5, r6, #2
 800873e:	2b00      	cmp	r3, #0
 8008740:	d05b      	beq.n	80087fa <_strtol_l.constprop.0+0xf6>
 8008742:	2b10      	cmp	r3, #16
 8008744:	d109      	bne.n	800875a <_strtol_l.constprop.0+0x56>
 8008746:	2c30      	cmp	r4, #48	; 0x30
 8008748:	d107      	bne.n	800875a <_strtol_l.constprop.0+0x56>
 800874a:	782c      	ldrb	r4, [r5, #0]
 800874c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008750:	2c58      	cmp	r4, #88	; 0x58
 8008752:	d14d      	bne.n	80087f0 <_strtol_l.constprop.0+0xec>
 8008754:	786c      	ldrb	r4, [r5, #1]
 8008756:	2310      	movs	r3, #16
 8008758:	3502      	adds	r5, #2
 800875a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800875e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008762:	f04f 0e00 	mov.w	lr, #0
 8008766:	fbb8 f9f3 	udiv	r9, r8, r3
 800876a:	4676      	mov	r6, lr
 800876c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008770:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008774:	f1bc 0f09 	cmp.w	ip, #9
 8008778:	d816      	bhi.n	80087a8 <_strtol_l.constprop.0+0xa4>
 800877a:	4664      	mov	r4, ip
 800877c:	42a3      	cmp	r3, r4
 800877e:	dd24      	ble.n	80087ca <_strtol_l.constprop.0+0xc6>
 8008780:	f1be 3fff 	cmp.w	lr, #4294967295
 8008784:	d008      	beq.n	8008798 <_strtol_l.constprop.0+0x94>
 8008786:	45b1      	cmp	r9, r6
 8008788:	d31c      	bcc.n	80087c4 <_strtol_l.constprop.0+0xc0>
 800878a:	d101      	bne.n	8008790 <_strtol_l.constprop.0+0x8c>
 800878c:	45a2      	cmp	sl, r4
 800878e:	db19      	blt.n	80087c4 <_strtol_l.constprop.0+0xc0>
 8008790:	fb06 4603 	mla	r6, r6, r3, r4
 8008794:	f04f 0e01 	mov.w	lr, #1
 8008798:	f815 4b01 	ldrb.w	r4, [r5], #1
 800879c:	e7e8      	b.n	8008770 <_strtol_l.constprop.0+0x6c>
 800879e:	2c2b      	cmp	r4, #43	; 0x2b
 80087a0:	bf04      	itt	eq
 80087a2:	782c      	ldrbeq	r4, [r5, #0]
 80087a4:	1cb5      	addeq	r5, r6, #2
 80087a6:	e7ca      	b.n	800873e <_strtol_l.constprop.0+0x3a>
 80087a8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80087ac:	f1bc 0f19 	cmp.w	ip, #25
 80087b0:	d801      	bhi.n	80087b6 <_strtol_l.constprop.0+0xb2>
 80087b2:	3c37      	subs	r4, #55	; 0x37
 80087b4:	e7e2      	b.n	800877c <_strtol_l.constprop.0+0x78>
 80087b6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80087ba:	f1bc 0f19 	cmp.w	ip, #25
 80087be:	d804      	bhi.n	80087ca <_strtol_l.constprop.0+0xc6>
 80087c0:	3c57      	subs	r4, #87	; 0x57
 80087c2:	e7db      	b.n	800877c <_strtol_l.constprop.0+0x78>
 80087c4:	f04f 3eff 	mov.w	lr, #4294967295
 80087c8:	e7e6      	b.n	8008798 <_strtol_l.constprop.0+0x94>
 80087ca:	f1be 3fff 	cmp.w	lr, #4294967295
 80087ce:	d105      	bne.n	80087dc <_strtol_l.constprop.0+0xd8>
 80087d0:	2322      	movs	r3, #34	; 0x22
 80087d2:	6003      	str	r3, [r0, #0]
 80087d4:	4646      	mov	r6, r8
 80087d6:	b942      	cbnz	r2, 80087ea <_strtol_l.constprop.0+0xe6>
 80087d8:	4630      	mov	r0, r6
 80087da:	e79e      	b.n	800871a <_strtol_l.constprop.0+0x16>
 80087dc:	b107      	cbz	r7, 80087e0 <_strtol_l.constprop.0+0xdc>
 80087de:	4276      	negs	r6, r6
 80087e0:	2a00      	cmp	r2, #0
 80087e2:	d0f9      	beq.n	80087d8 <_strtol_l.constprop.0+0xd4>
 80087e4:	f1be 0f00 	cmp.w	lr, #0
 80087e8:	d000      	beq.n	80087ec <_strtol_l.constprop.0+0xe8>
 80087ea:	1e69      	subs	r1, r5, #1
 80087ec:	6011      	str	r1, [r2, #0]
 80087ee:	e7f3      	b.n	80087d8 <_strtol_l.constprop.0+0xd4>
 80087f0:	2430      	movs	r4, #48	; 0x30
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d1b1      	bne.n	800875a <_strtol_l.constprop.0+0x56>
 80087f6:	2308      	movs	r3, #8
 80087f8:	e7af      	b.n	800875a <_strtol_l.constprop.0+0x56>
 80087fa:	2c30      	cmp	r4, #48	; 0x30
 80087fc:	d0a5      	beq.n	800874a <_strtol_l.constprop.0+0x46>
 80087fe:	230a      	movs	r3, #10
 8008800:	e7ab      	b.n	800875a <_strtol_l.constprop.0+0x56>
 8008802:	bf00      	nop
 8008804:	08009d89 	.word	0x08009d89

08008808 <_strtol_r>:
 8008808:	f7ff bf7c 	b.w	8008704 <_strtol_l.constprop.0>

0800880c <__ssputs_r>:
 800880c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008810:	688e      	ldr	r6, [r1, #8]
 8008812:	461f      	mov	r7, r3
 8008814:	42be      	cmp	r6, r7
 8008816:	680b      	ldr	r3, [r1, #0]
 8008818:	4682      	mov	sl, r0
 800881a:	460c      	mov	r4, r1
 800881c:	4690      	mov	r8, r2
 800881e:	d82c      	bhi.n	800887a <__ssputs_r+0x6e>
 8008820:	898a      	ldrh	r2, [r1, #12]
 8008822:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008826:	d026      	beq.n	8008876 <__ssputs_r+0x6a>
 8008828:	6965      	ldr	r5, [r4, #20]
 800882a:	6909      	ldr	r1, [r1, #16]
 800882c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008830:	eba3 0901 	sub.w	r9, r3, r1
 8008834:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008838:	1c7b      	adds	r3, r7, #1
 800883a:	444b      	add	r3, r9
 800883c:	106d      	asrs	r5, r5, #1
 800883e:	429d      	cmp	r5, r3
 8008840:	bf38      	it	cc
 8008842:	461d      	movcc	r5, r3
 8008844:	0553      	lsls	r3, r2, #21
 8008846:	d527      	bpl.n	8008898 <__ssputs_r+0x8c>
 8008848:	4629      	mov	r1, r5
 800884a:	f7fe fc0f 	bl	800706c <_malloc_r>
 800884e:	4606      	mov	r6, r0
 8008850:	b360      	cbz	r0, 80088ac <__ssputs_r+0xa0>
 8008852:	6921      	ldr	r1, [r4, #16]
 8008854:	464a      	mov	r2, r9
 8008856:	f000 fa2d 	bl	8008cb4 <memcpy>
 800885a:	89a3      	ldrh	r3, [r4, #12]
 800885c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008864:	81a3      	strh	r3, [r4, #12]
 8008866:	6126      	str	r6, [r4, #16]
 8008868:	6165      	str	r5, [r4, #20]
 800886a:	444e      	add	r6, r9
 800886c:	eba5 0509 	sub.w	r5, r5, r9
 8008870:	6026      	str	r6, [r4, #0]
 8008872:	60a5      	str	r5, [r4, #8]
 8008874:	463e      	mov	r6, r7
 8008876:	42be      	cmp	r6, r7
 8008878:	d900      	bls.n	800887c <__ssputs_r+0x70>
 800887a:	463e      	mov	r6, r7
 800887c:	6820      	ldr	r0, [r4, #0]
 800887e:	4632      	mov	r2, r6
 8008880:	4641      	mov	r1, r8
 8008882:	f000 f9db 	bl	8008c3c <memmove>
 8008886:	68a3      	ldr	r3, [r4, #8]
 8008888:	1b9b      	subs	r3, r3, r6
 800888a:	60a3      	str	r3, [r4, #8]
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	4433      	add	r3, r6
 8008890:	6023      	str	r3, [r4, #0]
 8008892:	2000      	movs	r0, #0
 8008894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008898:	462a      	mov	r2, r5
 800889a:	f000 fda6 	bl	80093ea <_realloc_r>
 800889e:	4606      	mov	r6, r0
 80088a0:	2800      	cmp	r0, #0
 80088a2:	d1e0      	bne.n	8008866 <__ssputs_r+0x5a>
 80088a4:	6921      	ldr	r1, [r4, #16]
 80088a6:	4650      	mov	r0, sl
 80088a8:	f7fe fb6c 	bl	8006f84 <_free_r>
 80088ac:	230c      	movs	r3, #12
 80088ae:	f8ca 3000 	str.w	r3, [sl]
 80088b2:	89a3      	ldrh	r3, [r4, #12]
 80088b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088b8:	81a3      	strh	r3, [r4, #12]
 80088ba:	f04f 30ff 	mov.w	r0, #4294967295
 80088be:	e7e9      	b.n	8008894 <__ssputs_r+0x88>

080088c0 <_svfiprintf_r>:
 80088c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c4:	4698      	mov	r8, r3
 80088c6:	898b      	ldrh	r3, [r1, #12]
 80088c8:	061b      	lsls	r3, r3, #24
 80088ca:	b09d      	sub	sp, #116	; 0x74
 80088cc:	4607      	mov	r7, r0
 80088ce:	460d      	mov	r5, r1
 80088d0:	4614      	mov	r4, r2
 80088d2:	d50e      	bpl.n	80088f2 <_svfiprintf_r+0x32>
 80088d4:	690b      	ldr	r3, [r1, #16]
 80088d6:	b963      	cbnz	r3, 80088f2 <_svfiprintf_r+0x32>
 80088d8:	2140      	movs	r1, #64	; 0x40
 80088da:	f7fe fbc7 	bl	800706c <_malloc_r>
 80088de:	6028      	str	r0, [r5, #0]
 80088e0:	6128      	str	r0, [r5, #16]
 80088e2:	b920      	cbnz	r0, 80088ee <_svfiprintf_r+0x2e>
 80088e4:	230c      	movs	r3, #12
 80088e6:	603b      	str	r3, [r7, #0]
 80088e8:	f04f 30ff 	mov.w	r0, #4294967295
 80088ec:	e0d0      	b.n	8008a90 <_svfiprintf_r+0x1d0>
 80088ee:	2340      	movs	r3, #64	; 0x40
 80088f0:	616b      	str	r3, [r5, #20]
 80088f2:	2300      	movs	r3, #0
 80088f4:	9309      	str	r3, [sp, #36]	; 0x24
 80088f6:	2320      	movs	r3, #32
 80088f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008900:	2330      	movs	r3, #48	; 0x30
 8008902:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008aa8 <_svfiprintf_r+0x1e8>
 8008906:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800890a:	f04f 0901 	mov.w	r9, #1
 800890e:	4623      	mov	r3, r4
 8008910:	469a      	mov	sl, r3
 8008912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008916:	b10a      	cbz	r2, 800891c <_svfiprintf_r+0x5c>
 8008918:	2a25      	cmp	r2, #37	; 0x25
 800891a:	d1f9      	bne.n	8008910 <_svfiprintf_r+0x50>
 800891c:	ebba 0b04 	subs.w	fp, sl, r4
 8008920:	d00b      	beq.n	800893a <_svfiprintf_r+0x7a>
 8008922:	465b      	mov	r3, fp
 8008924:	4622      	mov	r2, r4
 8008926:	4629      	mov	r1, r5
 8008928:	4638      	mov	r0, r7
 800892a:	f7ff ff6f 	bl	800880c <__ssputs_r>
 800892e:	3001      	adds	r0, #1
 8008930:	f000 80a9 	beq.w	8008a86 <_svfiprintf_r+0x1c6>
 8008934:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008936:	445a      	add	r2, fp
 8008938:	9209      	str	r2, [sp, #36]	; 0x24
 800893a:	f89a 3000 	ldrb.w	r3, [sl]
 800893e:	2b00      	cmp	r3, #0
 8008940:	f000 80a1 	beq.w	8008a86 <_svfiprintf_r+0x1c6>
 8008944:	2300      	movs	r3, #0
 8008946:	f04f 32ff 	mov.w	r2, #4294967295
 800894a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800894e:	f10a 0a01 	add.w	sl, sl, #1
 8008952:	9304      	str	r3, [sp, #16]
 8008954:	9307      	str	r3, [sp, #28]
 8008956:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800895a:	931a      	str	r3, [sp, #104]	; 0x68
 800895c:	4654      	mov	r4, sl
 800895e:	2205      	movs	r2, #5
 8008960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008964:	4850      	ldr	r0, [pc, #320]	; (8008aa8 <_svfiprintf_r+0x1e8>)
 8008966:	f7f7 fc3b 	bl	80001e0 <memchr>
 800896a:	9a04      	ldr	r2, [sp, #16]
 800896c:	b9d8      	cbnz	r0, 80089a6 <_svfiprintf_r+0xe6>
 800896e:	06d0      	lsls	r0, r2, #27
 8008970:	bf44      	itt	mi
 8008972:	2320      	movmi	r3, #32
 8008974:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008978:	0711      	lsls	r1, r2, #28
 800897a:	bf44      	itt	mi
 800897c:	232b      	movmi	r3, #43	; 0x2b
 800897e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008982:	f89a 3000 	ldrb.w	r3, [sl]
 8008986:	2b2a      	cmp	r3, #42	; 0x2a
 8008988:	d015      	beq.n	80089b6 <_svfiprintf_r+0xf6>
 800898a:	9a07      	ldr	r2, [sp, #28]
 800898c:	4654      	mov	r4, sl
 800898e:	2000      	movs	r0, #0
 8008990:	f04f 0c0a 	mov.w	ip, #10
 8008994:	4621      	mov	r1, r4
 8008996:	f811 3b01 	ldrb.w	r3, [r1], #1
 800899a:	3b30      	subs	r3, #48	; 0x30
 800899c:	2b09      	cmp	r3, #9
 800899e:	d94d      	bls.n	8008a3c <_svfiprintf_r+0x17c>
 80089a0:	b1b0      	cbz	r0, 80089d0 <_svfiprintf_r+0x110>
 80089a2:	9207      	str	r2, [sp, #28]
 80089a4:	e014      	b.n	80089d0 <_svfiprintf_r+0x110>
 80089a6:	eba0 0308 	sub.w	r3, r0, r8
 80089aa:	fa09 f303 	lsl.w	r3, r9, r3
 80089ae:	4313      	orrs	r3, r2
 80089b0:	9304      	str	r3, [sp, #16]
 80089b2:	46a2      	mov	sl, r4
 80089b4:	e7d2      	b.n	800895c <_svfiprintf_r+0x9c>
 80089b6:	9b03      	ldr	r3, [sp, #12]
 80089b8:	1d19      	adds	r1, r3, #4
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	9103      	str	r1, [sp, #12]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bfbb      	ittet	lt
 80089c2:	425b      	neglt	r3, r3
 80089c4:	f042 0202 	orrlt.w	r2, r2, #2
 80089c8:	9307      	strge	r3, [sp, #28]
 80089ca:	9307      	strlt	r3, [sp, #28]
 80089cc:	bfb8      	it	lt
 80089ce:	9204      	strlt	r2, [sp, #16]
 80089d0:	7823      	ldrb	r3, [r4, #0]
 80089d2:	2b2e      	cmp	r3, #46	; 0x2e
 80089d4:	d10c      	bne.n	80089f0 <_svfiprintf_r+0x130>
 80089d6:	7863      	ldrb	r3, [r4, #1]
 80089d8:	2b2a      	cmp	r3, #42	; 0x2a
 80089da:	d134      	bne.n	8008a46 <_svfiprintf_r+0x186>
 80089dc:	9b03      	ldr	r3, [sp, #12]
 80089de:	1d1a      	adds	r2, r3, #4
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	9203      	str	r2, [sp, #12]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	bfb8      	it	lt
 80089e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80089ec:	3402      	adds	r4, #2
 80089ee:	9305      	str	r3, [sp, #20]
 80089f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008ab8 <_svfiprintf_r+0x1f8>
 80089f4:	7821      	ldrb	r1, [r4, #0]
 80089f6:	2203      	movs	r2, #3
 80089f8:	4650      	mov	r0, sl
 80089fa:	f7f7 fbf1 	bl	80001e0 <memchr>
 80089fe:	b138      	cbz	r0, 8008a10 <_svfiprintf_r+0x150>
 8008a00:	9b04      	ldr	r3, [sp, #16]
 8008a02:	eba0 000a 	sub.w	r0, r0, sl
 8008a06:	2240      	movs	r2, #64	; 0x40
 8008a08:	4082      	lsls	r2, r0
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	3401      	adds	r4, #1
 8008a0e:	9304      	str	r3, [sp, #16]
 8008a10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a14:	4825      	ldr	r0, [pc, #148]	; (8008aac <_svfiprintf_r+0x1ec>)
 8008a16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a1a:	2206      	movs	r2, #6
 8008a1c:	f7f7 fbe0 	bl	80001e0 <memchr>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d038      	beq.n	8008a96 <_svfiprintf_r+0x1d6>
 8008a24:	4b22      	ldr	r3, [pc, #136]	; (8008ab0 <_svfiprintf_r+0x1f0>)
 8008a26:	bb1b      	cbnz	r3, 8008a70 <_svfiprintf_r+0x1b0>
 8008a28:	9b03      	ldr	r3, [sp, #12]
 8008a2a:	3307      	adds	r3, #7
 8008a2c:	f023 0307 	bic.w	r3, r3, #7
 8008a30:	3308      	adds	r3, #8
 8008a32:	9303      	str	r3, [sp, #12]
 8008a34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a36:	4433      	add	r3, r6
 8008a38:	9309      	str	r3, [sp, #36]	; 0x24
 8008a3a:	e768      	b.n	800890e <_svfiprintf_r+0x4e>
 8008a3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a40:	460c      	mov	r4, r1
 8008a42:	2001      	movs	r0, #1
 8008a44:	e7a6      	b.n	8008994 <_svfiprintf_r+0xd4>
 8008a46:	2300      	movs	r3, #0
 8008a48:	3401      	adds	r4, #1
 8008a4a:	9305      	str	r3, [sp, #20]
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	f04f 0c0a 	mov.w	ip, #10
 8008a52:	4620      	mov	r0, r4
 8008a54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a58:	3a30      	subs	r2, #48	; 0x30
 8008a5a:	2a09      	cmp	r2, #9
 8008a5c:	d903      	bls.n	8008a66 <_svfiprintf_r+0x1a6>
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d0c6      	beq.n	80089f0 <_svfiprintf_r+0x130>
 8008a62:	9105      	str	r1, [sp, #20]
 8008a64:	e7c4      	b.n	80089f0 <_svfiprintf_r+0x130>
 8008a66:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a6a:	4604      	mov	r4, r0
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e7f0      	b.n	8008a52 <_svfiprintf_r+0x192>
 8008a70:	ab03      	add	r3, sp, #12
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	462a      	mov	r2, r5
 8008a76:	4b0f      	ldr	r3, [pc, #60]	; (8008ab4 <_svfiprintf_r+0x1f4>)
 8008a78:	a904      	add	r1, sp, #16
 8008a7a:	4638      	mov	r0, r7
 8008a7c:	f7fc fc66 	bl	800534c <_printf_float>
 8008a80:	1c42      	adds	r2, r0, #1
 8008a82:	4606      	mov	r6, r0
 8008a84:	d1d6      	bne.n	8008a34 <_svfiprintf_r+0x174>
 8008a86:	89ab      	ldrh	r3, [r5, #12]
 8008a88:	065b      	lsls	r3, r3, #25
 8008a8a:	f53f af2d 	bmi.w	80088e8 <_svfiprintf_r+0x28>
 8008a8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a90:	b01d      	add	sp, #116	; 0x74
 8008a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a96:	ab03      	add	r3, sp, #12
 8008a98:	9300      	str	r3, [sp, #0]
 8008a9a:	462a      	mov	r2, r5
 8008a9c:	4b05      	ldr	r3, [pc, #20]	; (8008ab4 <_svfiprintf_r+0x1f4>)
 8008a9e:	a904      	add	r1, sp, #16
 8008aa0:	4638      	mov	r0, r7
 8008aa2:	f7fc fef7 	bl	8005894 <_printf_i>
 8008aa6:	e7eb      	b.n	8008a80 <_svfiprintf_r+0x1c0>
 8008aa8:	08009e89 	.word	0x08009e89
 8008aac:	08009e93 	.word	0x08009e93
 8008ab0:	0800534d 	.word	0x0800534d
 8008ab4:	0800880d 	.word	0x0800880d
 8008ab8:	08009e8f 	.word	0x08009e8f

08008abc <__sflush_r>:
 8008abc:	898a      	ldrh	r2, [r1, #12]
 8008abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ac2:	4605      	mov	r5, r0
 8008ac4:	0710      	lsls	r0, r2, #28
 8008ac6:	460c      	mov	r4, r1
 8008ac8:	d458      	bmi.n	8008b7c <__sflush_r+0xc0>
 8008aca:	684b      	ldr	r3, [r1, #4]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	dc05      	bgt.n	8008adc <__sflush_r+0x20>
 8008ad0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	dc02      	bgt.n	8008adc <__sflush_r+0x20>
 8008ad6:	2000      	movs	r0, #0
 8008ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008adc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ade:	2e00      	cmp	r6, #0
 8008ae0:	d0f9      	beq.n	8008ad6 <__sflush_r+0x1a>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ae8:	682f      	ldr	r7, [r5, #0]
 8008aea:	6a21      	ldr	r1, [r4, #32]
 8008aec:	602b      	str	r3, [r5, #0]
 8008aee:	d032      	beq.n	8008b56 <__sflush_r+0x9a>
 8008af0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008af2:	89a3      	ldrh	r3, [r4, #12]
 8008af4:	075a      	lsls	r2, r3, #29
 8008af6:	d505      	bpl.n	8008b04 <__sflush_r+0x48>
 8008af8:	6863      	ldr	r3, [r4, #4]
 8008afa:	1ac0      	subs	r0, r0, r3
 8008afc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008afe:	b10b      	cbz	r3, 8008b04 <__sflush_r+0x48>
 8008b00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b02:	1ac0      	subs	r0, r0, r3
 8008b04:	2300      	movs	r3, #0
 8008b06:	4602      	mov	r2, r0
 8008b08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b0a:	6a21      	ldr	r1, [r4, #32]
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	47b0      	blx	r6
 8008b10:	1c43      	adds	r3, r0, #1
 8008b12:	89a3      	ldrh	r3, [r4, #12]
 8008b14:	d106      	bne.n	8008b24 <__sflush_r+0x68>
 8008b16:	6829      	ldr	r1, [r5, #0]
 8008b18:	291d      	cmp	r1, #29
 8008b1a:	d82b      	bhi.n	8008b74 <__sflush_r+0xb8>
 8008b1c:	4a29      	ldr	r2, [pc, #164]	; (8008bc4 <__sflush_r+0x108>)
 8008b1e:	410a      	asrs	r2, r1
 8008b20:	07d6      	lsls	r6, r2, #31
 8008b22:	d427      	bmi.n	8008b74 <__sflush_r+0xb8>
 8008b24:	2200      	movs	r2, #0
 8008b26:	6062      	str	r2, [r4, #4]
 8008b28:	04d9      	lsls	r1, r3, #19
 8008b2a:	6922      	ldr	r2, [r4, #16]
 8008b2c:	6022      	str	r2, [r4, #0]
 8008b2e:	d504      	bpl.n	8008b3a <__sflush_r+0x7e>
 8008b30:	1c42      	adds	r2, r0, #1
 8008b32:	d101      	bne.n	8008b38 <__sflush_r+0x7c>
 8008b34:	682b      	ldr	r3, [r5, #0]
 8008b36:	b903      	cbnz	r3, 8008b3a <__sflush_r+0x7e>
 8008b38:	6560      	str	r0, [r4, #84]	; 0x54
 8008b3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b3c:	602f      	str	r7, [r5, #0]
 8008b3e:	2900      	cmp	r1, #0
 8008b40:	d0c9      	beq.n	8008ad6 <__sflush_r+0x1a>
 8008b42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b46:	4299      	cmp	r1, r3
 8008b48:	d002      	beq.n	8008b50 <__sflush_r+0x94>
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	f7fe fa1a 	bl	8006f84 <_free_r>
 8008b50:	2000      	movs	r0, #0
 8008b52:	6360      	str	r0, [r4, #52]	; 0x34
 8008b54:	e7c0      	b.n	8008ad8 <__sflush_r+0x1c>
 8008b56:	2301      	movs	r3, #1
 8008b58:	4628      	mov	r0, r5
 8008b5a:	47b0      	blx	r6
 8008b5c:	1c41      	adds	r1, r0, #1
 8008b5e:	d1c8      	bne.n	8008af2 <__sflush_r+0x36>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d0c5      	beq.n	8008af2 <__sflush_r+0x36>
 8008b66:	2b1d      	cmp	r3, #29
 8008b68:	d001      	beq.n	8008b6e <__sflush_r+0xb2>
 8008b6a:	2b16      	cmp	r3, #22
 8008b6c:	d101      	bne.n	8008b72 <__sflush_r+0xb6>
 8008b6e:	602f      	str	r7, [r5, #0]
 8008b70:	e7b1      	b.n	8008ad6 <__sflush_r+0x1a>
 8008b72:	89a3      	ldrh	r3, [r4, #12]
 8008b74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b78:	81a3      	strh	r3, [r4, #12]
 8008b7a:	e7ad      	b.n	8008ad8 <__sflush_r+0x1c>
 8008b7c:	690f      	ldr	r7, [r1, #16]
 8008b7e:	2f00      	cmp	r7, #0
 8008b80:	d0a9      	beq.n	8008ad6 <__sflush_r+0x1a>
 8008b82:	0793      	lsls	r3, r2, #30
 8008b84:	680e      	ldr	r6, [r1, #0]
 8008b86:	bf08      	it	eq
 8008b88:	694b      	ldreq	r3, [r1, #20]
 8008b8a:	600f      	str	r7, [r1, #0]
 8008b8c:	bf18      	it	ne
 8008b8e:	2300      	movne	r3, #0
 8008b90:	eba6 0807 	sub.w	r8, r6, r7
 8008b94:	608b      	str	r3, [r1, #8]
 8008b96:	f1b8 0f00 	cmp.w	r8, #0
 8008b9a:	dd9c      	ble.n	8008ad6 <__sflush_r+0x1a>
 8008b9c:	6a21      	ldr	r1, [r4, #32]
 8008b9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ba0:	4643      	mov	r3, r8
 8008ba2:	463a      	mov	r2, r7
 8008ba4:	4628      	mov	r0, r5
 8008ba6:	47b0      	blx	r6
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	dc06      	bgt.n	8008bba <__sflush_r+0xfe>
 8008bac:	89a3      	ldrh	r3, [r4, #12]
 8008bae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bb2:	81a3      	strh	r3, [r4, #12]
 8008bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb8:	e78e      	b.n	8008ad8 <__sflush_r+0x1c>
 8008bba:	4407      	add	r7, r0
 8008bbc:	eba8 0800 	sub.w	r8, r8, r0
 8008bc0:	e7e9      	b.n	8008b96 <__sflush_r+0xda>
 8008bc2:	bf00      	nop
 8008bc4:	dfbffffe 	.word	0xdfbffffe

08008bc8 <_fflush_r>:
 8008bc8:	b538      	push	{r3, r4, r5, lr}
 8008bca:	690b      	ldr	r3, [r1, #16]
 8008bcc:	4605      	mov	r5, r0
 8008bce:	460c      	mov	r4, r1
 8008bd0:	b913      	cbnz	r3, 8008bd8 <_fflush_r+0x10>
 8008bd2:	2500      	movs	r5, #0
 8008bd4:	4628      	mov	r0, r5
 8008bd6:	bd38      	pop	{r3, r4, r5, pc}
 8008bd8:	b118      	cbz	r0, 8008be2 <_fflush_r+0x1a>
 8008bda:	6a03      	ldr	r3, [r0, #32]
 8008bdc:	b90b      	cbnz	r3, 8008be2 <_fflush_r+0x1a>
 8008bde:	f7fd fa17 	bl	8006010 <__sinit>
 8008be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d0f3      	beq.n	8008bd2 <_fflush_r+0xa>
 8008bea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008bec:	07d0      	lsls	r0, r2, #31
 8008bee:	d404      	bmi.n	8008bfa <_fflush_r+0x32>
 8008bf0:	0599      	lsls	r1, r3, #22
 8008bf2:	d402      	bmi.n	8008bfa <_fflush_r+0x32>
 8008bf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bf6:	f7fd fb22 	bl	800623e <__retarget_lock_acquire_recursive>
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	f7ff ff5d 	bl	8008abc <__sflush_r>
 8008c02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c04:	07da      	lsls	r2, r3, #31
 8008c06:	4605      	mov	r5, r0
 8008c08:	d4e4      	bmi.n	8008bd4 <_fflush_r+0xc>
 8008c0a:	89a3      	ldrh	r3, [r4, #12]
 8008c0c:	059b      	lsls	r3, r3, #22
 8008c0e:	d4e1      	bmi.n	8008bd4 <_fflush_r+0xc>
 8008c10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c12:	f7fd fb15 	bl	8006240 <__retarget_lock_release_recursive>
 8008c16:	e7dd      	b.n	8008bd4 <_fflush_r+0xc>

08008c18 <fiprintf>:
 8008c18:	b40e      	push	{r1, r2, r3}
 8008c1a:	b503      	push	{r0, r1, lr}
 8008c1c:	4601      	mov	r1, r0
 8008c1e:	ab03      	add	r3, sp, #12
 8008c20:	4805      	ldr	r0, [pc, #20]	; (8008c38 <fiprintf+0x20>)
 8008c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c26:	6800      	ldr	r0, [r0, #0]
 8008c28:	9301      	str	r3, [sp, #4]
 8008c2a:	f000 fc43 	bl	80094b4 <_vfiprintf_r>
 8008c2e:	b002      	add	sp, #8
 8008c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c34:	b003      	add	sp, #12
 8008c36:	4770      	bx	lr
 8008c38:	20000070 	.word	0x20000070

08008c3c <memmove>:
 8008c3c:	4288      	cmp	r0, r1
 8008c3e:	b510      	push	{r4, lr}
 8008c40:	eb01 0402 	add.w	r4, r1, r2
 8008c44:	d902      	bls.n	8008c4c <memmove+0x10>
 8008c46:	4284      	cmp	r4, r0
 8008c48:	4623      	mov	r3, r4
 8008c4a:	d807      	bhi.n	8008c5c <memmove+0x20>
 8008c4c:	1e43      	subs	r3, r0, #1
 8008c4e:	42a1      	cmp	r1, r4
 8008c50:	d008      	beq.n	8008c64 <memmove+0x28>
 8008c52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c5a:	e7f8      	b.n	8008c4e <memmove+0x12>
 8008c5c:	4402      	add	r2, r0
 8008c5e:	4601      	mov	r1, r0
 8008c60:	428a      	cmp	r2, r1
 8008c62:	d100      	bne.n	8008c66 <memmove+0x2a>
 8008c64:	bd10      	pop	{r4, pc}
 8008c66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c6e:	e7f7      	b.n	8008c60 <memmove+0x24>

08008c70 <strncmp>:
 8008c70:	b510      	push	{r4, lr}
 8008c72:	b16a      	cbz	r2, 8008c90 <strncmp+0x20>
 8008c74:	3901      	subs	r1, #1
 8008c76:	1884      	adds	r4, r0, r2
 8008c78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c7c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d103      	bne.n	8008c8c <strncmp+0x1c>
 8008c84:	42a0      	cmp	r0, r4
 8008c86:	d001      	beq.n	8008c8c <strncmp+0x1c>
 8008c88:	2a00      	cmp	r2, #0
 8008c8a:	d1f5      	bne.n	8008c78 <strncmp+0x8>
 8008c8c:	1ad0      	subs	r0, r2, r3
 8008c8e:	bd10      	pop	{r4, pc}
 8008c90:	4610      	mov	r0, r2
 8008c92:	e7fc      	b.n	8008c8e <strncmp+0x1e>

08008c94 <_sbrk_r>:
 8008c94:	b538      	push	{r3, r4, r5, lr}
 8008c96:	4d06      	ldr	r5, [pc, #24]	; (8008cb0 <_sbrk_r+0x1c>)
 8008c98:	2300      	movs	r3, #0
 8008c9a:	4604      	mov	r4, r0
 8008c9c:	4608      	mov	r0, r1
 8008c9e:	602b      	str	r3, [r5, #0]
 8008ca0:	f7f9 f9f0 	bl	8002084 <_sbrk>
 8008ca4:	1c43      	adds	r3, r0, #1
 8008ca6:	d102      	bne.n	8008cae <_sbrk_r+0x1a>
 8008ca8:	682b      	ldr	r3, [r5, #0]
 8008caa:	b103      	cbz	r3, 8008cae <_sbrk_r+0x1a>
 8008cac:	6023      	str	r3, [r4, #0]
 8008cae:	bd38      	pop	{r3, r4, r5, pc}
 8008cb0:	20000490 	.word	0x20000490

08008cb4 <memcpy>:
 8008cb4:	440a      	add	r2, r1
 8008cb6:	4291      	cmp	r1, r2
 8008cb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cbc:	d100      	bne.n	8008cc0 <memcpy+0xc>
 8008cbe:	4770      	bx	lr
 8008cc0:	b510      	push	{r4, lr}
 8008cc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cca:	4291      	cmp	r1, r2
 8008ccc:	d1f9      	bne.n	8008cc2 <memcpy+0xe>
 8008cce:	bd10      	pop	{r4, pc}

08008cd0 <nan>:
 8008cd0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008cd8 <nan+0x8>
 8008cd4:	4770      	bx	lr
 8008cd6:	bf00      	nop
 8008cd8:	00000000 	.word	0x00000000
 8008cdc:	7ff80000 	.word	0x7ff80000

08008ce0 <abort>:
 8008ce0:	b508      	push	{r3, lr}
 8008ce2:	2006      	movs	r0, #6
 8008ce4:	f000 fdbe 	bl	8009864 <raise>
 8008ce8:	2001      	movs	r0, #1
 8008cea:	f7f9 f953 	bl	8001f94 <_exit>

08008cee <_calloc_r>:
 8008cee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cf0:	fba1 2402 	umull	r2, r4, r1, r2
 8008cf4:	b94c      	cbnz	r4, 8008d0a <_calloc_r+0x1c>
 8008cf6:	4611      	mov	r1, r2
 8008cf8:	9201      	str	r2, [sp, #4]
 8008cfa:	f7fe f9b7 	bl	800706c <_malloc_r>
 8008cfe:	9a01      	ldr	r2, [sp, #4]
 8008d00:	4605      	mov	r5, r0
 8008d02:	b930      	cbnz	r0, 8008d12 <_calloc_r+0x24>
 8008d04:	4628      	mov	r0, r5
 8008d06:	b003      	add	sp, #12
 8008d08:	bd30      	pop	{r4, r5, pc}
 8008d0a:	220c      	movs	r2, #12
 8008d0c:	6002      	str	r2, [r0, #0]
 8008d0e:	2500      	movs	r5, #0
 8008d10:	e7f8      	b.n	8008d04 <_calloc_r+0x16>
 8008d12:	4621      	mov	r1, r4
 8008d14:	f7fd fa15 	bl	8006142 <memset>
 8008d18:	e7f4      	b.n	8008d04 <_calloc_r+0x16>

08008d1a <rshift>:
 8008d1a:	6903      	ldr	r3, [r0, #16]
 8008d1c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008d20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008d24:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008d28:	f100 0414 	add.w	r4, r0, #20
 8008d2c:	dd45      	ble.n	8008dba <rshift+0xa0>
 8008d2e:	f011 011f 	ands.w	r1, r1, #31
 8008d32:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008d36:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008d3a:	d10c      	bne.n	8008d56 <rshift+0x3c>
 8008d3c:	f100 0710 	add.w	r7, r0, #16
 8008d40:	4629      	mov	r1, r5
 8008d42:	42b1      	cmp	r1, r6
 8008d44:	d334      	bcc.n	8008db0 <rshift+0x96>
 8008d46:	1a9b      	subs	r3, r3, r2
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	1eea      	subs	r2, r5, #3
 8008d4c:	4296      	cmp	r6, r2
 8008d4e:	bf38      	it	cc
 8008d50:	2300      	movcc	r3, #0
 8008d52:	4423      	add	r3, r4
 8008d54:	e015      	b.n	8008d82 <rshift+0x68>
 8008d56:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008d5a:	f1c1 0820 	rsb	r8, r1, #32
 8008d5e:	40cf      	lsrs	r7, r1
 8008d60:	f105 0e04 	add.w	lr, r5, #4
 8008d64:	46a1      	mov	r9, r4
 8008d66:	4576      	cmp	r6, lr
 8008d68:	46f4      	mov	ip, lr
 8008d6a:	d815      	bhi.n	8008d98 <rshift+0x7e>
 8008d6c:	1a9a      	subs	r2, r3, r2
 8008d6e:	0092      	lsls	r2, r2, #2
 8008d70:	3a04      	subs	r2, #4
 8008d72:	3501      	adds	r5, #1
 8008d74:	42ae      	cmp	r6, r5
 8008d76:	bf38      	it	cc
 8008d78:	2200      	movcc	r2, #0
 8008d7a:	18a3      	adds	r3, r4, r2
 8008d7c:	50a7      	str	r7, [r4, r2]
 8008d7e:	b107      	cbz	r7, 8008d82 <rshift+0x68>
 8008d80:	3304      	adds	r3, #4
 8008d82:	1b1a      	subs	r2, r3, r4
 8008d84:	42a3      	cmp	r3, r4
 8008d86:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008d8a:	bf08      	it	eq
 8008d8c:	2300      	moveq	r3, #0
 8008d8e:	6102      	str	r2, [r0, #16]
 8008d90:	bf08      	it	eq
 8008d92:	6143      	streq	r3, [r0, #20]
 8008d94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d98:	f8dc c000 	ldr.w	ip, [ip]
 8008d9c:	fa0c fc08 	lsl.w	ip, ip, r8
 8008da0:	ea4c 0707 	orr.w	r7, ip, r7
 8008da4:	f849 7b04 	str.w	r7, [r9], #4
 8008da8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008dac:	40cf      	lsrs	r7, r1
 8008dae:	e7da      	b.n	8008d66 <rshift+0x4c>
 8008db0:	f851 cb04 	ldr.w	ip, [r1], #4
 8008db4:	f847 cf04 	str.w	ip, [r7, #4]!
 8008db8:	e7c3      	b.n	8008d42 <rshift+0x28>
 8008dba:	4623      	mov	r3, r4
 8008dbc:	e7e1      	b.n	8008d82 <rshift+0x68>

08008dbe <__hexdig_fun>:
 8008dbe:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008dc2:	2b09      	cmp	r3, #9
 8008dc4:	d802      	bhi.n	8008dcc <__hexdig_fun+0xe>
 8008dc6:	3820      	subs	r0, #32
 8008dc8:	b2c0      	uxtb	r0, r0
 8008dca:	4770      	bx	lr
 8008dcc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008dd0:	2b05      	cmp	r3, #5
 8008dd2:	d801      	bhi.n	8008dd8 <__hexdig_fun+0x1a>
 8008dd4:	3847      	subs	r0, #71	; 0x47
 8008dd6:	e7f7      	b.n	8008dc8 <__hexdig_fun+0xa>
 8008dd8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008ddc:	2b05      	cmp	r3, #5
 8008dde:	d801      	bhi.n	8008de4 <__hexdig_fun+0x26>
 8008de0:	3827      	subs	r0, #39	; 0x27
 8008de2:	e7f1      	b.n	8008dc8 <__hexdig_fun+0xa>
 8008de4:	2000      	movs	r0, #0
 8008de6:	4770      	bx	lr

08008de8 <__gethex>:
 8008de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dec:	4617      	mov	r7, r2
 8008dee:	680a      	ldr	r2, [r1, #0]
 8008df0:	b085      	sub	sp, #20
 8008df2:	f102 0b02 	add.w	fp, r2, #2
 8008df6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008dfa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008dfe:	4681      	mov	r9, r0
 8008e00:	468a      	mov	sl, r1
 8008e02:	9302      	str	r3, [sp, #8]
 8008e04:	32fe      	adds	r2, #254	; 0xfe
 8008e06:	eb02 030b 	add.w	r3, r2, fp
 8008e0a:	46d8      	mov	r8, fp
 8008e0c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	2830      	cmp	r0, #48	; 0x30
 8008e14:	d0f7      	beq.n	8008e06 <__gethex+0x1e>
 8008e16:	f7ff ffd2 	bl	8008dbe <__hexdig_fun>
 8008e1a:	4604      	mov	r4, r0
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	d138      	bne.n	8008e92 <__gethex+0xaa>
 8008e20:	49a7      	ldr	r1, [pc, #668]	; (80090c0 <__gethex+0x2d8>)
 8008e22:	2201      	movs	r2, #1
 8008e24:	4640      	mov	r0, r8
 8008e26:	f7ff ff23 	bl	8008c70 <strncmp>
 8008e2a:	4606      	mov	r6, r0
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	d169      	bne.n	8008f04 <__gethex+0x11c>
 8008e30:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008e34:	465d      	mov	r5, fp
 8008e36:	f7ff ffc2 	bl	8008dbe <__hexdig_fun>
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	d064      	beq.n	8008f08 <__gethex+0x120>
 8008e3e:	465a      	mov	r2, fp
 8008e40:	7810      	ldrb	r0, [r2, #0]
 8008e42:	2830      	cmp	r0, #48	; 0x30
 8008e44:	4690      	mov	r8, r2
 8008e46:	f102 0201 	add.w	r2, r2, #1
 8008e4a:	d0f9      	beq.n	8008e40 <__gethex+0x58>
 8008e4c:	f7ff ffb7 	bl	8008dbe <__hexdig_fun>
 8008e50:	2301      	movs	r3, #1
 8008e52:	fab0 f480 	clz	r4, r0
 8008e56:	0964      	lsrs	r4, r4, #5
 8008e58:	465e      	mov	r6, fp
 8008e5a:	9301      	str	r3, [sp, #4]
 8008e5c:	4642      	mov	r2, r8
 8008e5e:	4615      	mov	r5, r2
 8008e60:	3201      	adds	r2, #1
 8008e62:	7828      	ldrb	r0, [r5, #0]
 8008e64:	f7ff ffab 	bl	8008dbe <__hexdig_fun>
 8008e68:	2800      	cmp	r0, #0
 8008e6a:	d1f8      	bne.n	8008e5e <__gethex+0x76>
 8008e6c:	4994      	ldr	r1, [pc, #592]	; (80090c0 <__gethex+0x2d8>)
 8008e6e:	2201      	movs	r2, #1
 8008e70:	4628      	mov	r0, r5
 8008e72:	f7ff fefd 	bl	8008c70 <strncmp>
 8008e76:	b978      	cbnz	r0, 8008e98 <__gethex+0xb0>
 8008e78:	b946      	cbnz	r6, 8008e8c <__gethex+0xa4>
 8008e7a:	1c6e      	adds	r6, r5, #1
 8008e7c:	4632      	mov	r2, r6
 8008e7e:	4615      	mov	r5, r2
 8008e80:	3201      	adds	r2, #1
 8008e82:	7828      	ldrb	r0, [r5, #0]
 8008e84:	f7ff ff9b 	bl	8008dbe <__hexdig_fun>
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	d1f8      	bne.n	8008e7e <__gethex+0x96>
 8008e8c:	1b73      	subs	r3, r6, r5
 8008e8e:	009e      	lsls	r6, r3, #2
 8008e90:	e004      	b.n	8008e9c <__gethex+0xb4>
 8008e92:	2400      	movs	r4, #0
 8008e94:	4626      	mov	r6, r4
 8008e96:	e7e1      	b.n	8008e5c <__gethex+0x74>
 8008e98:	2e00      	cmp	r6, #0
 8008e9a:	d1f7      	bne.n	8008e8c <__gethex+0xa4>
 8008e9c:	782b      	ldrb	r3, [r5, #0]
 8008e9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008ea2:	2b50      	cmp	r3, #80	; 0x50
 8008ea4:	d13d      	bne.n	8008f22 <__gethex+0x13a>
 8008ea6:	786b      	ldrb	r3, [r5, #1]
 8008ea8:	2b2b      	cmp	r3, #43	; 0x2b
 8008eaa:	d02f      	beq.n	8008f0c <__gethex+0x124>
 8008eac:	2b2d      	cmp	r3, #45	; 0x2d
 8008eae:	d031      	beq.n	8008f14 <__gethex+0x12c>
 8008eb0:	1c69      	adds	r1, r5, #1
 8008eb2:	f04f 0b00 	mov.w	fp, #0
 8008eb6:	7808      	ldrb	r0, [r1, #0]
 8008eb8:	f7ff ff81 	bl	8008dbe <__hexdig_fun>
 8008ebc:	1e42      	subs	r2, r0, #1
 8008ebe:	b2d2      	uxtb	r2, r2
 8008ec0:	2a18      	cmp	r2, #24
 8008ec2:	d82e      	bhi.n	8008f22 <__gethex+0x13a>
 8008ec4:	f1a0 0210 	sub.w	r2, r0, #16
 8008ec8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008ecc:	f7ff ff77 	bl	8008dbe <__hexdig_fun>
 8008ed0:	f100 3cff 	add.w	ip, r0, #4294967295
 8008ed4:	fa5f fc8c 	uxtb.w	ip, ip
 8008ed8:	f1bc 0f18 	cmp.w	ip, #24
 8008edc:	d91d      	bls.n	8008f1a <__gethex+0x132>
 8008ede:	f1bb 0f00 	cmp.w	fp, #0
 8008ee2:	d000      	beq.n	8008ee6 <__gethex+0xfe>
 8008ee4:	4252      	negs	r2, r2
 8008ee6:	4416      	add	r6, r2
 8008ee8:	f8ca 1000 	str.w	r1, [sl]
 8008eec:	b1dc      	cbz	r4, 8008f26 <__gethex+0x13e>
 8008eee:	9b01      	ldr	r3, [sp, #4]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	bf14      	ite	ne
 8008ef4:	f04f 0800 	movne.w	r8, #0
 8008ef8:	f04f 0806 	moveq.w	r8, #6
 8008efc:	4640      	mov	r0, r8
 8008efe:	b005      	add	sp, #20
 8008f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f04:	4645      	mov	r5, r8
 8008f06:	4626      	mov	r6, r4
 8008f08:	2401      	movs	r4, #1
 8008f0a:	e7c7      	b.n	8008e9c <__gethex+0xb4>
 8008f0c:	f04f 0b00 	mov.w	fp, #0
 8008f10:	1ca9      	adds	r1, r5, #2
 8008f12:	e7d0      	b.n	8008eb6 <__gethex+0xce>
 8008f14:	f04f 0b01 	mov.w	fp, #1
 8008f18:	e7fa      	b.n	8008f10 <__gethex+0x128>
 8008f1a:	230a      	movs	r3, #10
 8008f1c:	fb03 0002 	mla	r0, r3, r2, r0
 8008f20:	e7d0      	b.n	8008ec4 <__gethex+0xdc>
 8008f22:	4629      	mov	r1, r5
 8008f24:	e7e0      	b.n	8008ee8 <__gethex+0x100>
 8008f26:	eba5 0308 	sub.w	r3, r5, r8
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	4621      	mov	r1, r4
 8008f2e:	2b07      	cmp	r3, #7
 8008f30:	dc0a      	bgt.n	8008f48 <__gethex+0x160>
 8008f32:	4648      	mov	r0, r9
 8008f34:	f7fe f926 	bl	8007184 <_Balloc>
 8008f38:	4604      	mov	r4, r0
 8008f3a:	b940      	cbnz	r0, 8008f4e <__gethex+0x166>
 8008f3c:	4b61      	ldr	r3, [pc, #388]	; (80090c4 <__gethex+0x2dc>)
 8008f3e:	4602      	mov	r2, r0
 8008f40:	21e4      	movs	r1, #228	; 0xe4
 8008f42:	4861      	ldr	r0, [pc, #388]	; (80090c8 <__gethex+0x2e0>)
 8008f44:	f7fd f984 	bl	8006250 <__assert_func>
 8008f48:	3101      	adds	r1, #1
 8008f4a:	105b      	asrs	r3, r3, #1
 8008f4c:	e7ef      	b.n	8008f2e <__gethex+0x146>
 8008f4e:	f100 0a14 	add.w	sl, r0, #20
 8008f52:	2300      	movs	r3, #0
 8008f54:	495a      	ldr	r1, [pc, #360]	; (80090c0 <__gethex+0x2d8>)
 8008f56:	f8cd a004 	str.w	sl, [sp, #4]
 8008f5a:	469b      	mov	fp, r3
 8008f5c:	45a8      	cmp	r8, r5
 8008f5e:	d342      	bcc.n	8008fe6 <__gethex+0x1fe>
 8008f60:	9801      	ldr	r0, [sp, #4]
 8008f62:	f840 bb04 	str.w	fp, [r0], #4
 8008f66:	eba0 000a 	sub.w	r0, r0, sl
 8008f6a:	1080      	asrs	r0, r0, #2
 8008f6c:	6120      	str	r0, [r4, #16]
 8008f6e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8008f72:	4658      	mov	r0, fp
 8008f74:	f7fe f9f8 	bl	8007368 <__hi0bits>
 8008f78:	683d      	ldr	r5, [r7, #0]
 8008f7a:	eba8 0000 	sub.w	r0, r8, r0
 8008f7e:	42a8      	cmp	r0, r5
 8008f80:	dd59      	ble.n	8009036 <__gethex+0x24e>
 8008f82:	eba0 0805 	sub.w	r8, r0, r5
 8008f86:	4641      	mov	r1, r8
 8008f88:	4620      	mov	r0, r4
 8008f8a:	f7fe fd87 	bl	8007a9c <__any_on>
 8008f8e:	4683      	mov	fp, r0
 8008f90:	b1b8      	cbz	r0, 8008fc2 <__gethex+0x1da>
 8008f92:	f108 33ff 	add.w	r3, r8, #4294967295
 8008f96:	1159      	asrs	r1, r3, #5
 8008f98:	f003 021f 	and.w	r2, r3, #31
 8008f9c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008fa0:	f04f 0b01 	mov.w	fp, #1
 8008fa4:	fa0b f202 	lsl.w	r2, fp, r2
 8008fa8:	420a      	tst	r2, r1
 8008faa:	d00a      	beq.n	8008fc2 <__gethex+0x1da>
 8008fac:	455b      	cmp	r3, fp
 8008fae:	dd06      	ble.n	8008fbe <__gethex+0x1d6>
 8008fb0:	f1a8 0102 	sub.w	r1, r8, #2
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	f7fe fd71 	bl	8007a9c <__any_on>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d138      	bne.n	8009030 <__gethex+0x248>
 8008fbe:	f04f 0b02 	mov.w	fp, #2
 8008fc2:	4641      	mov	r1, r8
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	f7ff fea8 	bl	8008d1a <rshift>
 8008fca:	4446      	add	r6, r8
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	42b3      	cmp	r3, r6
 8008fd0:	da41      	bge.n	8009056 <__gethex+0x26e>
 8008fd2:	4621      	mov	r1, r4
 8008fd4:	4648      	mov	r0, r9
 8008fd6:	f7fe f915 	bl	8007204 <_Bfree>
 8008fda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fdc:	2300      	movs	r3, #0
 8008fde:	6013      	str	r3, [r2, #0]
 8008fe0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008fe4:	e78a      	b.n	8008efc <__gethex+0x114>
 8008fe6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008fea:	2a2e      	cmp	r2, #46	; 0x2e
 8008fec:	d014      	beq.n	8009018 <__gethex+0x230>
 8008fee:	2b20      	cmp	r3, #32
 8008ff0:	d106      	bne.n	8009000 <__gethex+0x218>
 8008ff2:	9b01      	ldr	r3, [sp, #4]
 8008ff4:	f843 bb04 	str.w	fp, [r3], #4
 8008ff8:	f04f 0b00 	mov.w	fp, #0
 8008ffc:	9301      	str	r3, [sp, #4]
 8008ffe:	465b      	mov	r3, fp
 8009000:	7828      	ldrb	r0, [r5, #0]
 8009002:	9303      	str	r3, [sp, #12]
 8009004:	f7ff fedb 	bl	8008dbe <__hexdig_fun>
 8009008:	9b03      	ldr	r3, [sp, #12]
 800900a:	f000 000f 	and.w	r0, r0, #15
 800900e:	4098      	lsls	r0, r3
 8009010:	ea4b 0b00 	orr.w	fp, fp, r0
 8009014:	3304      	adds	r3, #4
 8009016:	e7a1      	b.n	8008f5c <__gethex+0x174>
 8009018:	45a8      	cmp	r8, r5
 800901a:	d8e8      	bhi.n	8008fee <__gethex+0x206>
 800901c:	2201      	movs	r2, #1
 800901e:	4628      	mov	r0, r5
 8009020:	9303      	str	r3, [sp, #12]
 8009022:	f7ff fe25 	bl	8008c70 <strncmp>
 8009026:	4926      	ldr	r1, [pc, #152]	; (80090c0 <__gethex+0x2d8>)
 8009028:	9b03      	ldr	r3, [sp, #12]
 800902a:	2800      	cmp	r0, #0
 800902c:	d1df      	bne.n	8008fee <__gethex+0x206>
 800902e:	e795      	b.n	8008f5c <__gethex+0x174>
 8009030:	f04f 0b03 	mov.w	fp, #3
 8009034:	e7c5      	b.n	8008fc2 <__gethex+0x1da>
 8009036:	da0b      	bge.n	8009050 <__gethex+0x268>
 8009038:	eba5 0800 	sub.w	r8, r5, r0
 800903c:	4621      	mov	r1, r4
 800903e:	4642      	mov	r2, r8
 8009040:	4648      	mov	r0, r9
 8009042:	f7fe faf9 	bl	8007638 <__lshift>
 8009046:	eba6 0608 	sub.w	r6, r6, r8
 800904a:	4604      	mov	r4, r0
 800904c:	f100 0a14 	add.w	sl, r0, #20
 8009050:	f04f 0b00 	mov.w	fp, #0
 8009054:	e7ba      	b.n	8008fcc <__gethex+0x1e4>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	42b3      	cmp	r3, r6
 800905a:	dd73      	ble.n	8009144 <__gethex+0x35c>
 800905c:	1b9e      	subs	r6, r3, r6
 800905e:	42b5      	cmp	r5, r6
 8009060:	dc34      	bgt.n	80090cc <__gethex+0x2e4>
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2b02      	cmp	r3, #2
 8009066:	d023      	beq.n	80090b0 <__gethex+0x2c8>
 8009068:	2b03      	cmp	r3, #3
 800906a:	d025      	beq.n	80090b8 <__gethex+0x2d0>
 800906c:	2b01      	cmp	r3, #1
 800906e:	d115      	bne.n	800909c <__gethex+0x2b4>
 8009070:	42b5      	cmp	r5, r6
 8009072:	d113      	bne.n	800909c <__gethex+0x2b4>
 8009074:	2d01      	cmp	r5, #1
 8009076:	d10b      	bne.n	8009090 <__gethex+0x2a8>
 8009078:	9a02      	ldr	r2, [sp, #8]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6013      	str	r3, [r2, #0]
 800907e:	2301      	movs	r3, #1
 8009080:	6123      	str	r3, [r4, #16]
 8009082:	f8ca 3000 	str.w	r3, [sl]
 8009086:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009088:	f04f 0862 	mov.w	r8, #98	; 0x62
 800908c:	601c      	str	r4, [r3, #0]
 800908e:	e735      	b.n	8008efc <__gethex+0x114>
 8009090:	1e69      	subs	r1, r5, #1
 8009092:	4620      	mov	r0, r4
 8009094:	f7fe fd02 	bl	8007a9c <__any_on>
 8009098:	2800      	cmp	r0, #0
 800909a:	d1ed      	bne.n	8009078 <__gethex+0x290>
 800909c:	4621      	mov	r1, r4
 800909e:	4648      	mov	r0, r9
 80090a0:	f7fe f8b0 	bl	8007204 <_Bfree>
 80090a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090a6:	2300      	movs	r3, #0
 80090a8:	6013      	str	r3, [r2, #0]
 80090aa:	f04f 0850 	mov.w	r8, #80	; 0x50
 80090ae:	e725      	b.n	8008efc <__gethex+0x114>
 80090b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d1f2      	bne.n	800909c <__gethex+0x2b4>
 80090b6:	e7df      	b.n	8009078 <__gethex+0x290>
 80090b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d1dc      	bne.n	8009078 <__gethex+0x290>
 80090be:	e7ed      	b.n	800909c <__gethex+0x2b4>
 80090c0:	08009d34 	.word	0x08009d34
 80090c4:	08009bcd 	.word	0x08009bcd
 80090c8:	08009ea2 	.word	0x08009ea2
 80090cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80090d0:	f1bb 0f00 	cmp.w	fp, #0
 80090d4:	d133      	bne.n	800913e <__gethex+0x356>
 80090d6:	f1b8 0f00 	cmp.w	r8, #0
 80090da:	d004      	beq.n	80090e6 <__gethex+0x2fe>
 80090dc:	4641      	mov	r1, r8
 80090de:	4620      	mov	r0, r4
 80090e0:	f7fe fcdc 	bl	8007a9c <__any_on>
 80090e4:	4683      	mov	fp, r0
 80090e6:	ea4f 1268 	mov.w	r2, r8, asr #5
 80090ea:	2301      	movs	r3, #1
 80090ec:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80090f0:	f008 081f 	and.w	r8, r8, #31
 80090f4:	fa03 f308 	lsl.w	r3, r3, r8
 80090f8:	4213      	tst	r3, r2
 80090fa:	4631      	mov	r1, r6
 80090fc:	4620      	mov	r0, r4
 80090fe:	bf18      	it	ne
 8009100:	f04b 0b02 	orrne.w	fp, fp, #2
 8009104:	1bad      	subs	r5, r5, r6
 8009106:	f7ff fe08 	bl	8008d1a <rshift>
 800910a:	687e      	ldr	r6, [r7, #4]
 800910c:	f04f 0802 	mov.w	r8, #2
 8009110:	f1bb 0f00 	cmp.w	fp, #0
 8009114:	d04a      	beq.n	80091ac <__gethex+0x3c4>
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	2b02      	cmp	r3, #2
 800911a:	d016      	beq.n	800914a <__gethex+0x362>
 800911c:	2b03      	cmp	r3, #3
 800911e:	d018      	beq.n	8009152 <__gethex+0x36a>
 8009120:	2b01      	cmp	r3, #1
 8009122:	d109      	bne.n	8009138 <__gethex+0x350>
 8009124:	f01b 0f02 	tst.w	fp, #2
 8009128:	d006      	beq.n	8009138 <__gethex+0x350>
 800912a:	f8da 3000 	ldr.w	r3, [sl]
 800912e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009132:	f01b 0f01 	tst.w	fp, #1
 8009136:	d10f      	bne.n	8009158 <__gethex+0x370>
 8009138:	f048 0810 	orr.w	r8, r8, #16
 800913c:	e036      	b.n	80091ac <__gethex+0x3c4>
 800913e:	f04f 0b01 	mov.w	fp, #1
 8009142:	e7d0      	b.n	80090e6 <__gethex+0x2fe>
 8009144:	f04f 0801 	mov.w	r8, #1
 8009148:	e7e2      	b.n	8009110 <__gethex+0x328>
 800914a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800914c:	f1c3 0301 	rsb	r3, r3, #1
 8009150:	930f      	str	r3, [sp, #60]	; 0x3c
 8009152:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009154:	2b00      	cmp	r3, #0
 8009156:	d0ef      	beq.n	8009138 <__gethex+0x350>
 8009158:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800915c:	f104 0214 	add.w	r2, r4, #20
 8009160:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009164:	9301      	str	r3, [sp, #4]
 8009166:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800916a:	2300      	movs	r3, #0
 800916c:	4694      	mov	ip, r2
 800916e:	f852 1b04 	ldr.w	r1, [r2], #4
 8009172:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009176:	d01e      	beq.n	80091b6 <__gethex+0x3ce>
 8009178:	3101      	adds	r1, #1
 800917a:	f8cc 1000 	str.w	r1, [ip]
 800917e:	f1b8 0f02 	cmp.w	r8, #2
 8009182:	f104 0214 	add.w	r2, r4, #20
 8009186:	d13d      	bne.n	8009204 <__gethex+0x41c>
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	3b01      	subs	r3, #1
 800918c:	42ab      	cmp	r3, r5
 800918e:	d10b      	bne.n	80091a8 <__gethex+0x3c0>
 8009190:	1169      	asrs	r1, r5, #5
 8009192:	2301      	movs	r3, #1
 8009194:	f005 051f 	and.w	r5, r5, #31
 8009198:	fa03 f505 	lsl.w	r5, r3, r5
 800919c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091a0:	421d      	tst	r5, r3
 80091a2:	bf18      	it	ne
 80091a4:	f04f 0801 	movne.w	r8, #1
 80091a8:	f048 0820 	orr.w	r8, r8, #32
 80091ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80091ae:	601c      	str	r4, [r3, #0]
 80091b0:	9b02      	ldr	r3, [sp, #8]
 80091b2:	601e      	str	r6, [r3, #0]
 80091b4:	e6a2      	b.n	8008efc <__gethex+0x114>
 80091b6:	4290      	cmp	r0, r2
 80091b8:	f842 3c04 	str.w	r3, [r2, #-4]
 80091bc:	d8d6      	bhi.n	800916c <__gethex+0x384>
 80091be:	68a2      	ldr	r2, [r4, #8]
 80091c0:	4593      	cmp	fp, r2
 80091c2:	db17      	blt.n	80091f4 <__gethex+0x40c>
 80091c4:	6861      	ldr	r1, [r4, #4]
 80091c6:	4648      	mov	r0, r9
 80091c8:	3101      	adds	r1, #1
 80091ca:	f7fd ffdb 	bl	8007184 <_Balloc>
 80091ce:	4682      	mov	sl, r0
 80091d0:	b918      	cbnz	r0, 80091da <__gethex+0x3f2>
 80091d2:	4b1b      	ldr	r3, [pc, #108]	; (8009240 <__gethex+0x458>)
 80091d4:	4602      	mov	r2, r0
 80091d6:	2184      	movs	r1, #132	; 0x84
 80091d8:	e6b3      	b.n	8008f42 <__gethex+0x15a>
 80091da:	6922      	ldr	r2, [r4, #16]
 80091dc:	3202      	adds	r2, #2
 80091de:	f104 010c 	add.w	r1, r4, #12
 80091e2:	0092      	lsls	r2, r2, #2
 80091e4:	300c      	adds	r0, #12
 80091e6:	f7ff fd65 	bl	8008cb4 <memcpy>
 80091ea:	4621      	mov	r1, r4
 80091ec:	4648      	mov	r0, r9
 80091ee:	f7fe f809 	bl	8007204 <_Bfree>
 80091f2:	4654      	mov	r4, sl
 80091f4:	6922      	ldr	r2, [r4, #16]
 80091f6:	1c51      	adds	r1, r2, #1
 80091f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80091fc:	6121      	str	r1, [r4, #16]
 80091fe:	2101      	movs	r1, #1
 8009200:	6151      	str	r1, [r2, #20]
 8009202:	e7bc      	b.n	800917e <__gethex+0x396>
 8009204:	6921      	ldr	r1, [r4, #16]
 8009206:	4559      	cmp	r1, fp
 8009208:	dd0b      	ble.n	8009222 <__gethex+0x43a>
 800920a:	2101      	movs	r1, #1
 800920c:	4620      	mov	r0, r4
 800920e:	f7ff fd84 	bl	8008d1a <rshift>
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	3601      	adds	r6, #1
 8009216:	42b3      	cmp	r3, r6
 8009218:	f6ff aedb 	blt.w	8008fd2 <__gethex+0x1ea>
 800921c:	f04f 0801 	mov.w	r8, #1
 8009220:	e7c2      	b.n	80091a8 <__gethex+0x3c0>
 8009222:	f015 051f 	ands.w	r5, r5, #31
 8009226:	d0f9      	beq.n	800921c <__gethex+0x434>
 8009228:	9b01      	ldr	r3, [sp, #4]
 800922a:	441a      	add	r2, r3
 800922c:	f1c5 0520 	rsb	r5, r5, #32
 8009230:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009234:	f7fe f898 	bl	8007368 <__hi0bits>
 8009238:	42a8      	cmp	r0, r5
 800923a:	dbe6      	blt.n	800920a <__gethex+0x422>
 800923c:	e7ee      	b.n	800921c <__gethex+0x434>
 800923e:	bf00      	nop
 8009240:	08009bcd 	.word	0x08009bcd

08009244 <L_shift>:
 8009244:	f1c2 0208 	rsb	r2, r2, #8
 8009248:	0092      	lsls	r2, r2, #2
 800924a:	b570      	push	{r4, r5, r6, lr}
 800924c:	f1c2 0620 	rsb	r6, r2, #32
 8009250:	6843      	ldr	r3, [r0, #4]
 8009252:	6804      	ldr	r4, [r0, #0]
 8009254:	fa03 f506 	lsl.w	r5, r3, r6
 8009258:	432c      	orrs	r4, r5
 800925a:	40d3      	lsrs	r3, r2
 800925c:	6004      	str	r4, [r0, #0]
 800925e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009262:	4288      	cmp	r0, r1
 8009264:	d3f4      	bcc.n	8009250 <L_shift+0xc>
 8009266:	bd70      	pop	{r4, r5, r6, pc}

08009268 <__match>:
 8009268:	b530      	push	{r4, r5, lr}
 800926a:	6803      	ldr	r3, [r0, #0]
 800926c:	3301      	adds	r3, #1
 800926e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009272:	b914      	cbnz	r4, 800927a <__match+0x12>
 8009274:	6003      	str	r3, [r0, #0]
 8009276:	2001      	movs	r0, #1
 8009278:	bd30      	pop	{r4, r5, pc}
 800927a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800927e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009282:	2d19      	cmp	r5, #25
 8009284:	bf98      	it	ls
 8009286:	3220      	addls	r2, #32
 8009288:	42a2      	cmp	r2, r4
 800928a:	d0f0      	beq.n	800926e <__match+0x6>
 800928c:	2000      	movs	r0, #0
 800928e:	e7f3      	b.n	8009278 <__match+0x10>

08009290 <__hexnan>:
 8009290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009294:	680b      	ldr	r3, [r1, #0]
 8009296:	6801      	ldr	r1, [r0, #0]
 8009298:	115e      	asrs	r6, r3, #5
 800929a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800929e:	f013 031f 	ands.w	r3, r3, #31
 80092a2:	b087      	sub	sp, #28
 80092a4:	bf18      	it	ne
 80092a6:	3604      	addne	r6, #4
 80092a8:	2500      	movs	r5, #0
 80092aa:	1f37      	subs	r7, r6, #4
 80092ac:	4682      	mov	sl, r0
 80092ae:	4690      	mov	r8, r2
 80092b0:	9301      	str	r3, [sp, #4]
 80092b2:	f846 5c04 	str.w	r5, [r6, #-4]
 80092b6:	46b9      	mov	r9, r7
 80092b8:	463c      	mov	r4, r7
 80092ba:	9502      	str	r5, [sp, #8]
 80092bc:	46ab      	mov	fp, r5
 80092be:	784a      	ldrb	r2, [r1, #1]
 80092c0:	1c4b      	adds	r3, r1, #1
 80092c2:	9303      	str	r3, [sp, #12]
 80092c4:	b342      	cbz	r2, 8009318 <__hexnan+0x88>
 80092c6:	4610      	mov	r0, r2
 80092c8:	9105      	str	r1, [sp, #20]
 80092ca:	9204      	str	r2, [sp, #16]
 80092cc:	f7ff fd77 	bl	8008dbe <__hexdig_fun>
 80092d0:	2800      	cmp	r0, #0
 80092d2:	d14f      	bne.n	8009374 <__hexnan+0xe4>
 80092d4:	9a04      	ldr	r2, [sp, #16]
 80092d6:	9905      	ldr	r1, [sp, #20]
 80092d8:	2a20      	cmp	r2, #32
 80092da:	d818      	bhi.n	800930e <__hexnan+0x7e>
 80092dc:	9b02      	ldr	r3, [sp, #8]
 80092de:	459b      	cmp	fp, r3
 80092e0:	dd13      	ble.n	800930a <__hexnan+0x7a>
 80092e2:	454c      	cmp	r4, r9
 80092e4:	d206      	bcs.n	80092f4 <__hexnan+0x64>
 80092e6:	2d07      	cmp	r5, #7
 80092e8:	dc04      	bgt.n	80092f4 <__hexnan+0x64>
 80092ea:	462a      	mov	r2, r5
 80092ec:	4649      	mov	r1, r9
 80092ee:	4620      	mov	r0, r4
 80092f0:	f7ff ffa8 	bl	8009244 <L_shift>
 80092f4:	4544      	cmp	r4, r8
 80092f6:	d950      	bls.n	800939a <__hexnan+0x10a>
 80092f8:	2300      	movs	r3, #0
 80092fa:	f1a4 0904 	sub.w	r9, r4, #4
 80092fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8009302:	f8cd b008 	str.w	fp, [sp, #8]
 8009306:	464c      	mov	r4, r9
 8009308:	461d      	mov	r5, r3
 800930a:	9903      	ldr	r1, [sp, #12]
 800930c:	e7d7      	b.n	80092be <__hexnan+0x2e>
 800930e:	2a29      	cmp	r2, #41	; 0x29
 8009310:	d155      	bne.n	80093be <__hexnan+0x12e>
 8009312:	3102      	adds	r1, #2
 8009314:	f8ca 1000 	str.w	r1, [sl]
 8009318:	f1bb 0f00 	cmp.w	fp, #0
 800931c:	d04f      	beq.n	80093be <__hexnan+0x12e>
 800931e:	454c      	cmp	r4, r9
 8009320:	d206      	bcs.n	8009330 <__hexnan+0xa0>
 8009322:	2d07      	cmp	r5, #7
 8009324:	dc04      	bgt.n	8009330 <__hexnan+0xa0>
 8009326:	462a      	mov	r2, r5
 8009328:	4649      	mov	r1, r9
 800932a:	4620      	mov	r0, r4
 800932c:	f7ff ff8a 	bl	8009244 <L_shift>
 8009330:	4544      	cmp	r4, r8
 8009332:	d934      	bls.n	800939e <__hexnan+0x10e>
 8009334:	f1a8 0204 	sub.w	r2, r8, #4
 8009338:	4623      	mov	r3, r4
 800933a:	f853 1b04 	ldr.w	r1, [r3], #4
 800933e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009342:	429f      	cmp	r7, r3
 8009344:	d2f9      	bcs.n	800933a <__hexnan+0xaa>
 8009346:	1b3b      	subs	r3, r7, r4
 8009348:	f023 0303 	bic.w	r3, r3, #3
 800934c:	3304      	adds	r3, #4
 800934e:	3e03      	subs	r6, #3
 8009350:	3401      	adds	r4, #1
 8009352:	42a6      	cmp	r6, r4
 8009354:	bf38      	it	cc
 8009356:	2304      	movcc	r3, #4
 8009358:	4443      	add	r3, r8
 800935a:	2200      	movs	r2, #0
 800935c:	f843 2b04 	str.w	r2, [r3], #4
 8009360:	429f      	cmp	r7, r3
 8009362:	d2fb      	bcs.n	800935c <__hexnan+0xcc>
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	b91b      	cbnz	r3, 8009370 <__hexnan+0xe0>
 8009368:	4547      	cmp	r7, r8
 800936a:	d126      	bne.n	80093ba <__hexnan+0x12a>
 800936c:	2301      	movs	r3, #1
 800936e:	603b      	str	r3, [r7, #0]
 8009370:	2005      	movs	r0, #5
 8009372:	e025      	b.n	80093c0 <__hexnan+0x130>
 8009374:	3501      	adds	r5, #1
 8009376:	2d08      	cmp	r5, #8
 8009378:	f10b 0b01 	add.w	fp, fp, #1
 800937c:	dd06      	ble.n	800938c <__hexnan+0xfc>
 800937e:	4544      	cmp	r4, r8
 8009380:	d9c3      	bls.n	800930a <__hexnan+0x7a>
 8009382:	2300      	movs	r3, #0
 8009384:	f844 3c04 	str.w	r3, [r4, #-4]
 8009388:	2501      	movs	r5, #1
 800938a:	3c04      	subs	r4, #4
 800938c:	6822      	ldr	r2, [r4, #0]
 800938e:	f000 000f 	and.w	r0, r0, #15
 8009392:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009396:	6020      	str	r0, [r4, #0]
 8009398:	e7b7      	b.n	800930a <__hexnan+0x7a>
 800939a:	2508      	movs	r5, #8
 800939c:	e7b5      	b.n	800930a <__hexnan+0x7a>
 800939e:	9b01      	ldr	r3, [sp, #4]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d0df      	beq.n	8009364 <__hexnan+0xd4>
 80093a4:	f1c3 0320 	rsb	r3, r3, #32
 80093a8:	f04f 32ff 	mov.w	r2, #4294967295
 80093ac:	40da      	lsrs	r2, r3
 80093ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80093b2:	4013      	ands	r3, r2
 80093b4:	f846 3c04 	str.w	r3, [r6, #-4]
 80093b8:	e7d4      	b.n	8009364 <__hexnan+0xd4>
 80093ba:	3f04      	subs	r7, #4
 80093bc:	e7d2      	b.n	8009364 <__hexnan+0xd4>
 80093be:	2004      	movs	r0, #4
 80093c0:	b007      	add	sp, #28
 80093c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093c6 <__ascii_mbtowc>:
 80093c6:	b082      	sub	sp, #8
 80093c8:	b901      	cbnz	r1, 80093cc <__ascii_mbtowc+0x6>
 80093ca:	a901      	add	r1, sp, #4
 80093cc:	b142      	cbz	r2, 80093e0 <__ascii_mbtowc+0x1a>
 80093ce:	b14b      	cbz	r3, 80093e4 <__ascii_mbtowc+0x1e>
 80093d0:	7813      	ldrb	r3, [r2, #0]
 80093d2:	600b      	str	r3, [r1, #0]
 80093d4:	7812      	ldrb	r2, [r2, #0]
 80093d6:	1e10      	subs	r0, r2, #0
 80093d8:	bf18      	it	ne
 80093da:	2001      	movne	r0, #1
 80093dc:	b002      	add	sp, #8
 80093de:	4770      	bx	lr
 80093e0:	4610      	mov	r0, r2
 80093e2:	e7fb      	b.n	80093dc <__ascii_mbtowc+0x16>
 80093e4:	f06f 0001 	mvn.w	r0, #1
 80093e8:	e7f8      	b.n	80093dc <__ascii_mbtowc+0x16>

080093ea <_realloc_r>:
 80093ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ee:	4680      	mov	r8, r0
 80093f0:	4614      	mov	r4, r2
 80093f2:	460e      	mov	r6, r1
 80093f4:	b921      	cbnz	r1, 8009400 <_realloc_r+0x16>
 80093f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093fa:	4611      	mov	r1, r2
 80093fc:	f7fd be36 	b.w	800706c <_malloc_r>
 8009400:	b92a      	cbnz	r2, 800940e <_realloc_r+0x24>
 8009402:	f7fd fdbf 	bl	8006f84 <_free_r>
 8009406:	4625      	mov	r5, r4
 8009408:	4628      	mov	r0, r5
 800940a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800940e:	f000 fa45 	bl	800989c <_malloc_usable_size_r>
 8009412:	4284      	cmp	r4, r0
 8009414:	4607      	mov	r7, r0
 8009416:	d802      	bhi.n	800941e <_realloc_r+0x34>
 8009418:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800941c:	d812      	bhi.n	8009444 <_realloc_r+0x5a>
 800941e:	4621      	mov	r1, r4
 8009420:	4640      	mov	r0, r8
 8009422:	f7fd fe23 	bl	800706c <_malloc_r>
 8009426:	4605      	mov	r5, r0
 8009428:	2800      	cmp	r0, #0
 800942a:	d0ed      	beq.n	8009408 <_realloc_r+0x1e>
 800942c:	42bc      	cmp	r4, r7
 800942e:	4622      	mov	r2, r4
 8009430:	4631      	mov	r1, r6
 8009432:	bf28      	it	cs
 8009434:	463a      	movcs	r2, r7
 8009436:	f7ff fc3d 	bl	8008cb4 <memcpy>
 800943a:	4631      	mov	r1, r6
 800943c:	4640      	mov	r0, r8
 800943e:	f7fd fda1 	bl	8006f84 <_free_r>
 8009442:	e7e1      	b.n	8009408 <_realloc_r+0x1e>
 8009444:	4635      	mov	r5, r6
 8009446:	e7df      	b.n	8009408 <_realloc_r+0x1e>

08009448 <__ascii_wctomb>:
 8009448:	b149      	cbz	r1, 800945e <__ascii_wctomb+0x16>
 800944a:	2aff      	cmp	r2, #255	; 0xff
 800944c:	bf85      	ittet	hi
 800944e:	238a      	movhi	r3, #138	; 0x8a
 8009450:	6003      	strhi	r3, [r0, #0]
 8009452:	700a      	strbls	r2, [r1, #0]
 8009454:	f04f 30ff 	movhi.w	r0, #4294967295
 8009458:	bf98      	it	ls
 800945a:	2001      	movls	r0, #1
 800945c:	4770      	bx	lr
 800945e:	4608      	mov	r0, r1
 8009460:	4770      	bx	lr

08009462 <__sfputc_r>:
 8009462:	6893      	ldr	r3, [r2, #8]
 8009464:	3b01      	subs	r3, #1
 8009466:	2b00      	cmp	r3, #0
 8009468:	b410      	push	{r4}
 800946a:	6093      	str	r3, [r2, #8]
 800946c:	da08      	bge.n	8009480 <__sfputc_r+0x1e>
 800946e:	6994      	ldr	r4, [r2, #24]
 8009470:	42a3      	cmp	r3, r4
 8009472:	db01      	blt.n	8009478 <__sfputc_r+0x16>
 8009474:	290a      	cmp	r1, #10
 8009476:	d103      	bne.n	8009480 <__sfputc_r+0x1e>
 8009478:	f85d 4b04 	ldr.w	r4, [sp], #4
 800947c:	f000 b934 	b.w	80096e8 <__swbuf_r>
 8009480:	6813      	ldr	r3, [r2, #0]
 8009482:	1c58      	adds	r0, r3, #1
 8009484:	6010      	str	r0, [r2, #0]
 8009486:	7019      	strb	r1, [r3, #0]
 8009488:	4608      	mov	r0, r1
 800948a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800948e:	4770      	bx	lr

08009490 <__sfputs_r>:
 8009490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009492:	4606      	mov	r6, r0
 8009494:	460f      	mov	r7, r1
 8009496:	4614      	mov	r4, r2
 8009498:	18d5      	adds	r5, r2, r3
 800949a:	42ac      	cmp	r4, r5
 800949c:	d101      	bne.n	80094a2 <__sfputs_r+0x12>
 800949e:	2000      	movs	r0, #0
 80094a0:	e007      	b.n	80094b2 <__sfputs_r+0x22>
 80094a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094a6:	463a      	mov	r2, r7
 80094a8:	4630      	mov	r0, r6
 80094aa:	f7ff ffda 	bl	8009462 <__sfputc_r>
 80094ae:	1c43      	adds	r3, r0, #1
 80094b0:	d1f3      	bne.n	800949a <__sfputs_r+0xa>
 80094b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080094b4 <_vfiprintf_r>:
 80094b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b8:	460d      	mov	r5, r1
 80094ba:	b09d      	sub	sp, #116	; 0x74
 80094bc:	4614      	mov	r4, r2
 80094be:	4698      	mov	r8, r3
 80094c0:	4606      	mov	r6, r0
 80094c2:	b118      	cbz	r0, 80094cc <_vfiprintf_r+0x18>
 80094c4:	6a03      	ldr	r3, [r0, #32]
 80094c6:	b90b      	cbnz	r3, 80094cc <_vfiprintf_r+0x18>
 80094c8:	f7fc fda2 	bl	8006010 <__sinit>
 80094cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094ce:	07d9      	lsls	r1, r3, #31
 80094d0:	d405      	bmi.n	80094de <_vfiprintf_r+0x2a>
 80094d2:	89ab      	ldrh	r3, [r5, #12]
 80094d4:	059a      	lsls	r2, r3, #22
 80094d6:	d402      	bmi.n	80094de <_vfiprintf_r+0x2a>
 80094d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094da:	f7fc feb0 	bl	800623e <__retarget_lock_acquire_recursive>
 80094de:	89ab      	ldrh	r3, [r5, #12]
 80094e0:	071b      	lsls	r3, r3, #28
 80094e2:	d501      	bpl.n	80094e8 <_vfiprintf_r+0x34>
 80094e4:	692b      	ldr	r3, [r5, #16]
 80094e6:	b99b      	cbnz	r3, 8009510 <_vfiprintf_r+0x5c>
 80094e8:	4629      	mov	r1, r5
 80094ea:	4630      	mov	r0, r6
 80094ec:	f000 f93a 	bl	8009764 <__swsetup_r>
 80094f0:	b170      	cbz	r0, 8009510 <_vfiprintf_r+0x5c>
 80094f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094f4:	07dc      	lsls	r4, r3, #31
 80094f6:	d504      	bpl.n	8009502 <_vfiprintf_r+0x4e>
 80094f8:	f04f 30ff 	mov.w	r0, #4294967295
 80094fc:	b01d      	add	sp, #116	; 0x74
 80094fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009502:	89ab      	ldrh	r3, [r5, #12]
 8009504:	0598      	lsls	r0, r3, #22
 8009506:	d4f7      	bmi.n	80094f8 <_vfiprintf_r+0x44>
 8009508:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800950a:	f7fc fe99 	bl	8006240 <__retarget_lock_release_recursive>
 800950e:	e7f3      	b.n	80094f8 <_vfiprintf_r+0x44>
 8009510:	2300      	movs	r3, #0
 8009512:	9309      	str	r3, [sp, #36]	; 0x24
 8009514:	2320      	movs	r3, #32
 8009516:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800951a:	f8cd 800c 	str.w	r8, [sp, #12]
 800951e:	2330      	movs	r3, #48	; 0x30
 8009520:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80096d4 <_vfiprintf_r+0x220>
 8009524:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009528:	f04f 0901 	mov.w	r9, #1
 800952c:	4623      	mov	r3, r4
 800952e:	469a      	mov	sl, r3
 8009530:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009534:	b10a      	cbz	r2, 800953a <_vfiprintf_r+0x86>
 8009536:	2a25      	cmp	r2, #37	; 0x25
 8009538:	d1f9      	bne.n	800952e <_vfiprintf_r+0x7a>
 800953a:	ebba 0b04 	subs.w	fp, sl, r4
 800953e:	d00b      	beq.n	8009558 <_vfiprintf_r+0xa4>
 8009540:	465b      	mov	r3, fp
 8009542:	4622      	mov	r2, r4
 8009544:	4629      	mov	r1, r5
 8009546:	4630      	mov	r0, r6
 8009548:	f7ff ffa2 	bl	8009490 <__sfputs_r>
 800954c:	3001      	adds	r0, #1
 800954e:	f000 80a9 	beq.w	80096a4 <_vfiprintf_r+0x1f0>
 8009552:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009554:	445a      	add	r2, fp
 8009556:	9209      	str	r2, [sp, #36]	; 0x24
 8009558:	f89a 3000 	ldrb.w	r3, [sl]
 800955c:	2b00      	cmp	r3, #0
 800955e:	f000 80a1 	beq.w	80096a4 <_vfiprintf_r+0x1f0>
 8009562:	2300      	movs	r3, #0
 8009564:	f04f 32ff 	mov.w	r2, #4294967295
 8009568:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800956c:	f10a 0a01 	add.w	sl, sl, #1
 8009570:	9304      	str	r3, [sp, #16]
 8009572:	9307      	str	r3, [sp, #28]
 8009574:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009578:	931a      	str	r3, [sp, #104]	; 0x68
 800957a:	4654      	mov	r4, sl
 800957c:	2205      	movs	r2, #5
 800957e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009582:	4854      	ldr	r0, [pc, #336]	; (80096d4 <_vfiprintf_r+0x220>)
 8009584:	f7f6 fe2c 	bl	80001e0 <memchr>
 8009588:	9a04      	ldr	r2, [sp, #16]
 800958a:	b9d8      	cbnz	r0, 80095c4 <_vfiprintf_r+0x110>
 800958c:	06d1      	lsls	r1, r2, #27
 800958e:	bf44      	itt	mi
 8009590:	2320      	movmi	r3, #32
 8009592:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009596:	0713      	lsls	r3, r2, #28
 8009598:	bf44      	itt	mi
 800959a:	232b      	movmi	r3, #43	; 0x2b
 800959c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095a0:	f89a 3000 	ldrb.w	r3, [sl]
 80095a4:	2b2a      	cmp	r3, #42	; 0x2a
 80095a6:	d015      	beq.n	80095d4 <_vfiprintf_r+0x120>
 80095a8:	9a07      	ldr	r2, [sp, #28]
 80095aa:	4654      	mov	r4, sl
 80095ac:	2000      	movs	r0, #0
 80095ae:	f04f 0c0a 	mov.w	ip, #10
 80095b2:	4621      	mov	r1, r4
 80095b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095b8:	3b30      	subs	r3, #48	; 0x30
 80095ba:	2b09      	cmp	r3, #9
 80095bc:	d94d      	bls.n	800965a <_vfiprintf_r+0x1a6>
 80095be:	b1b0      	cbz	r0, 80095ee <_vfiprintf_r+0x13a>
 80095c0:	9207      	str	r2, [sp, #28]
 80095c2:	e014      	b.n	80095ee <_vfiprintf_r+0x13a>
 80095c4:	eba0 0308 	sub.w	r3, r0, r8
 80095c8:	fa09 f303 	lsl.w	r3, r9, r3
 80095cc:	4313      	orrs	r3, r2
 80095ce:	9304      	str	r3, [sp, #16]
 80095d0:	46a2      	mov	sl, r4
 80095d2:	e7d2      	b.n	800957a <_vfiprintf_r+0xc6>
 80095d4:	9b03      	ldr	r3, [sp, #12]
 80095d6:	1d19      	adds	r1, r3, #4
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	9103      	str	r1, [sp, #12]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	bfbb      	ittet	lt
 80095e0:	425b      	neglt	r3, r3
 80095e2:	f042 0202 	orrlt.w	r2, r2, #2
 80095e6:	9307      	strge	r3, [sp, #28]
 80095e8:	9307      	strlt	r3, [sp, #28]
 80095ea:	bfb8      	it	lt
 80095ec:	9204      	strlt	r2, [sp, #16]
 80095ee:	7823      	ldrb	r3, [r4, #0]
 80095f0:	2b2e      	cmp	r3, #46	; 0x2e
 80095f2:	d10c      	bne.n	800960e <_vfiprintf_r+0x15a>
 80095f4:	7863      	ldrb	r3, [r4, #1]
 80095f6:	2b2a      	cmp	r3, #42	; 0x2a
 80095f8:	d134      	bne.n	8009664 <_vfiprintf_r+0x1b0>
 80095fa:	9b03      	ldr	r3, [sp, #12]
 80095fc:	1d1a      	adds	r2, r3, #4
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	9203      	str	r2, [sp, #12]
 8009602:	2b00      	cmp	r3, #0
 8009604:	bfb8      	it	lt
 8009606:	f04f 33ff 	movlt.w	r3, #4294967295
 800960a:	3402      	adds	r4, #2
 800960c:	9305      	str	r3, [sp, #20]
 800960e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80096e4 <_vfiprintf_r+0x230>
 8009612:	7821      	ldrb	r1, [r4, #0]
 8009614:	2203      	movs	r2, #3
 8009616:	4650      	mov	r0, sl
 8009618:	f7f6 fde2 	bl	80001e0 <memchr>
 800961c:	b138      	cbz	r0, 800962e <_vfiprintf_r+0x17a>
 800961e:	9b04      	ldr	r3, [sp, #16]
 8009620:	eba0 000a 	sub.w	r0, r0, sl
 8009624:	2240      	movs	r2, #64	; 0x40
 8009626:	4082      	lsls	r2, r0
 8009628:	4313      	orrs	r3, r2
 800962a:	3401      	adds	r4, #1
 800962c:	9304      	str	r3, [sp, #16]
 800962e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009632:	4829      	ldr	r0, [pc, #164]	; (80096d8 <_vfiprintf_r+0x224>)
 8009634:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009638:	2206      	movs	r2, #6
 800963a:	f7f6 fdd1 	bl	80001e0 <memchr>
 800963e:	2800      	cmp	r0, #0
 8009640:	d03f      	beq.n	80096c2 <_vfiprintf_r+0x20e>
 8009642:	4b26      	ldr	r3, [pc, #152]	; (80096dc <_vfiprintf_r+0x228>)
 8009644:	bb1b      	cbnz	r3, 800968e <_vfiprintf_r+0x1da>
 8009646:	9b03      	ldr	r3, [sp, #12]
 8009648:	3307      	adds	r3, #7
 800964a:	f023 0307 	bic.w	r3, r3, #7
 800964e:	3308      	adds	r3, #8
 8009650:	9303      	str	r3, [sp, #12]
 8009652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009654:	443b      	add	r3, r7
 8009656:	9309      	str	r3, [sp, #36]	; 0x24
 8009658:	e768      	b.n	800952c <_vfiprintf_r+0x78>
 800965a:	fb0c 3202 	mla	r2, ip, r2, r3
 800965e:	460c      	mov	r4, r1
 8009660:	2001      	movs	r0, #1
 8009662:	e7a6      	b.n	80095b2 <_vfiprintf_r+0xfe>
 8009664:	2300      	movs	r3, #0
 8009666:	3401      	adds	r4, #1
 8009668:	9305      	str	r3, [sp, #20]
 800966a:	4619      	mov	r1, r3
 800966c:	f04f 0c0a 	mov.w	ip, #10
 8009670:	4620      	mov	r0, r4
 8009672:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009676:	3a30      	subs	r2, #48	; 0x30
 8009678:	2a09      	cmp	r2, #9
 800967a:	d903      	bls.n	8009684 <_vfiprintf_r+0x1d0>
 800967c:	2b00      	cmp	r3, #0
 800967e:	d0c6      	beq.n	800960e <_vfiprintf_r+0x15a>
 8009680:	9105      	str	r1, [sp, #20]
 8009682:	e7c4      	b.n	800960e <_vfiprintf_r+0x15a>
 8009684:	fb0c 2101 	mla	r1, ip, r1, r2
 8009688:	4604      	mov	r4, r0
 800968a:	2301      	movs	r3, #1
 800968c:	e7f0      	b.n	8009670 <_vfiprintf_r+0x1bc>
 800968e:	ab03      	add	r3, sp, #12
 8009690:	9300      	str	r3, [sp, #0]
 8009692:	462a      	mov	r2, r5
 8009694:	4b12      	ldr	r3, [pc, #72]	; (80096e0 <_vfiprintf_r+0x22c>)
 8009696:	a904      	add	r1, sp, #16
 8009698:	4630      	mov	r0, r6
 800969a:	f7fb fe57 	bl	800534c <_printf_float>
 800969e:	4607      	mov	r7, r0
 80096a0:	1c78      	adds	r0, r7, #1
 80096a2:	d1d6      	bne.n	8009652 <_vfiprintf_r+0x19e>
 80096a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096a6:	07d9      	lsls	r1, r3, #31
 80096a8:	d405      	bmi.n	80096b6 <_vfiprintf_r+0x202>
 80096aa:	89ab      	ldrh	r3, [r5, #12]
 80096ac:	059a      	lsls	r2, r3, #22
 80096ae:	d402      	bmi.n	80096b6 <_vfiprintf_r+0x202>
 80096b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096b2:	f7fc fdc5 	bl	8006240 <__retarget_lock_release_recursive>
 80096b6:	89ab      	ldrh	r3, [r5, #12]
 80096b8:	065b      	lsls	r3, r3, #25
 80096ba:	f53f af1d 	bmi.w	80094f8 <_vfiprintf_r+0x44>
 80096be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096c0:	e71c      	b.n	80094fc <_vfiprintf_r+0x48>
 80096c2:	ab03      	add	r3, sp, #12
 80096c4:	9300      	str	r3, [sp, #0]
 80096c6:	462a      	mov	r2, r5
 80096c8:	4b05      	ldr	r3, [pc, #20]	; (80096e0 <_vfiprintf_r+0x22c>)
 80096ca:	a904      	add	r1, sp, #16
 80096cc:	4630      	mov	r0, r6
 80096ce:	f7fc f8e1 	bl	8005894 <_printf_i>
 80096d2:	e7e4      	b.n	800969e <_vfiprintf_r+0x1ea>
 80096d4:	08009e89 	.word	0x08009e89
 80096d8:	08009e93 	.word	0x08009e93
 80096dc:	0800534d 	.word	0x0800534d
 80096e0:	08009491 	.word	0x08009491
 80096e4:	08009e8f 	.word	0x08009e8f

080096e8 <__swbuf_r>:
 80096e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ea:	460e      	mov	r6, r1
 80096ec:	4614      	mov	r4, r2
 80096ee:	4605      	mov	r5, r0
 80096f0:	b118      	cbz	r0, 80096fa <__swbuf_r+0x12>
 80096f2:	6a03      	ldr	r3, [r0, #32]
 80096f4:	b90b      	cbnz	r3, 80096fa <__swbuf_r+0x12>
 80096f6:	f7fc fc8b 	bl	8006010 <__sinit>
 80096fa:	69a3      	ldr	r3, [r4, #24]
 80096fc:	60a3      	str	r3, [r4, #8]
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	071a      	lsls	r2, r3, #28
 8009702:	d525      	bpl.n	8009750 <__swbuf_r+0x68>
 8009704:	6923      	ldr	r3, [r4, #16]
 8009706:	b31b      	cbz	r3, 8009750 <__swbuf_r+0x68>
 8009708:	6823      	ldr	r3, [r4, #0]
 800970a:	6922      	ldr	r2, [r4, #16]
 800970c:	1a98      	subs	r0, r3, r2
 800970e:	6963      	ldr	r3, [r4, #20]
 8009710:	b2f6      	uxtb	r6, r6
 8009712:	4283      	cmp	r3, r0
 8009714:	4637      	mov	r7, r6
 8009716:	dc04      	bgt.n	8009722 <__swbuf_r+0x3a>
 8009718:	4621      	mov	r1, r4
 800971a:	4628      	mov	r0, r5
 800971c:	f7ff fa54 	bl	8008bc8 <_fflush_r>
 8009720:	b9e0      	cbnz	r0, 800975c <__swbuf_r+0x74>
 8009722:	68a3      	ldr	r3, [r4, #8]
 8009724:	3b01      	subs	r3, #1
 8009726:	60a3      	str	r3, [r4, #8]
 8009728:	6823      	ldr	r3, [r4, #0]
 800972a:	1c5a      	adds	r2, r3, #1
 800972c:	6022      	str	r2, [r4, #0]
 800972e:	701e      	strb	r6, [r3, #0]
 8009730:	6962      	ldr	r2, [r4, #20]
 8009732:	1c43      	adds	r3, r0, #1
 8009734:	429a      	cmp	r2, r3
 8009736:	d004      	beq.n	8009742 <__swbuf_r+0x5a>
 8009738:	89a3      	ldrh	r3, [r4, #12]
 800973a:	07db      	lsls	r3, r3, #31
 800973c:	d506      	bpl.n	800974c <__swbuf_r+0x64>
 800973e:	2e0a      	cmp	r6, #10
 8009740:	d104      	bne.n	800974c <__swbuf_r+0x64>
 8009742:	4621      	mov	r1, r4
 8009744:	4628      	mov	r0, r5
 8009746:	f7ff fa3f 	bl	8008bc8 <_fflush_r>
 800974a:	b938      	cbnz	r0, 800975c <__swbuf_r+0x74>
 800974c:	4638      	mov	r0, r7
 800974e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009750:	4621      	mov	r1, r4
 8009752:	4628      	mov	r0, r5
 8009754:	f000 f806 	bl	8009764 <__swsetup_r>
 8009758:	2800      	cmp	r0, #0
 800975a:	d0d5      	beq.n	8009708 <__swbuf_r+0x20>
 800975c:	f04f 37ff 	mov.w	r7, #4294967295
 8009760:	e7f4      	b.n	800974c <__swbuf_r+0x64>
	...

08009764 <__swsetup_r>:
 8009764:	b538      	push	{r3, r4, r5, lr}
 8009766:	4b2a      	ldr	r3, [pc, #168]	; (8009810 <__swsetup_r+0xac>)
 8009768:	4605      	mov	r5, r0
 800976a:	6818      	ldr	r0, [r3, #0]
 800976c:	460c      	mov	r4, r1
 800976e:	b118      	cbz	r0, 8009778 <__swsetup_r+0x14>
 8009770:	6a03      	ldr	r3, [r0, #32]
 8009772:	b90b      	cbnz	r3, 8009778 <__swsetup_r+0x14>
 8009774:	f7fc fc4c 	bl	8006010 <__sinit>
 8009778:	89a3      	ldrh	r3, [r4, #12]
 800977a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800977e:	0718      	lsls	r0, r3, #28
 8009780:	d422      	bmi.n	80097c8 <__swsetup_r+0x64>
 8009782:	06d9      	lsls	r1, r3, #27
 8009784:	d407      	bmi.n	8009796 <__swsetup_r+0x32>
 8009786:	2309      	movs	r3, #9
 8009788:	602b      	str	r3, [r5, #0]
 800978a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800978e:	81a3      	strh	r3, [r4, #12]
 8009790:	f04f 30ff 	mov.w	r0, #4294967295
 8009794:	e034      	b.n	8009800 <__swsetup_r+0x9c>
 8009796:	0758      	lsls	r0, r3, #29
 8009798:	d512      	bpl.n	80097c0 <__swsetup_r+0x5c>
 800979a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800979c:	b141      	cbz	r1, 80097b0 <__swsetup_r+0x4c>
 800979e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097a2:	4299      	cmp	r1, r3
 80097a4:	d002      	beq.n	80097ac <__swsetup_r+0x48>
 80097a6:	4628      	mov	r0, r5
 80097a8:	f7fd fbec 	bl	8006f84 <_free_r>
 80097ac:	2300      	movs	r3, #0
 80097ae:	6363      	str	r3, [r4, #52]	; 0x34
 80097b0:	89a3      	ldrh	r3, [r4, #12]
 80097b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80097b6:	81a3      	strh	r3, [r4, #12]
 80097b8:	2300      	movs	r3, #0
 80097ba:	6063      	str	r3, [r4, #4]
 80097bc:	6923      	ldr	r3, [r4, #16]
 80097be:	6023      	str	r3, [r4, #0]
 80097c0:	89a3      	ldrh	r3, [r4, #12]
 80097c2:	f043 0308 	orr.w	r3, r3, #8
 80097c6:	81a3      	strh	r3, [r4, #12]
 80097c8:	6923      	ldr	r3, [r4, #16]
 80097ca:	b94b      	cbnz	r3, 80097e0 <__swsetup_r+0x7c>
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80097d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097d6:	d003      	beq.n	80097e0 <__swsetup_r+0x7c>
 80097d8:	4621      	mov	r1, r4
 80097da:	4628      	mov	r0, r5
 80097dc:	f000 f88c 	bl	80098f8 <__smakebuf_r>
 80097e0:	89a0      	ldrh	r0, [r4, #12]
 80097e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80097e6:	f010 0301 	ands.w	r3, r0, #1
 80097ea:	d00a      	beq.n	8009802 <__swsetup_r+0x9e>
 80097ec:	2300      	movs	r3, #0
 80097ee:	60a3      	str	r3, [r4, #8]
 80097f0:	6963      	ldr	r3, [r4, #20]
 80097f2:	425b      	negs	r3, r3
 80097f4:	61a3      	str	r3, [r4, #24]
 80097f6:	6923      	ldr	r3, [r4, #16]
 80097f8:	b943      	cbnz	r3, 800980c <__swsetup_r+0xa8>
 80097fa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80097fe:	d1c4      	bne.n	800978a <__swsetup_r+0x26>
 8009800:	bd38      	pop	{r3, r4, r5, pc}
 8009802:	0781      	lsls	r1, r0, #30
 8009804:	bf58      	it	pl
 8009806:	6963      	ldrpl	r3, [r4, #20]
 8009808:	60a3      	str	r3, [r4, #8]
 800980a:	e7f4      	b.n	80097f6 <__swsetup_r+0x92>
 800980c:	2000      	movs	r0, #0
 800980e:	e7f7      	b.n	8009800 <__swsetup_r+0x9c>
 8009810:	20000070 	.word	0x20000070

08009814 <_raise_r>:
 8009814:	291f      	cmp	r1, #31
 8009816:	b538      	push	{r3, r4, r5, lr}
 8009818:	4604      	mov	r4, r0
 800981a:	460d      	mov	r5, r1
 800981c:	d904      	bls.n	8009828 <_raise_r+0x14>
 800981e:	2316      	movs	r3, #22
 8009820:	6003      	str	r3, [r0, #0]
 8009822:	f04f 30ff 	mov.w	r0, #4294967295
 8009826:	bd38      	pop	{r3, r4, r5, pc}
 8009828:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800982a:	b112      	cbz	r2, 8009832 <_raise_r+0x1e>
 800982c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009830:	b94b      	cbnz	r3, 8009846 <_raise_r+0x32>
 8009832:	4620      	mov	r0, r4
 8009834:	f000 f830 	bl	8009898 <_getpid_r>
 8009838:	462a      	mov	r2, r5
 800983a:	4601      	mov	r1, r0
 800983c:	4620      	mov	r0, r4
 800983e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009842:	f000 b817 	b.w	8009874 <_kill_r>
 8009846:	2b01      	cmp	r3, #1
 8009848:	d00a      	beq.n	8009860 <_raise_r+0x4c>
 800984a:	1c59      	adds	r1, r3, #1
 800984c:	d103      	bne.n	8009856 <_raise_r+0x42>
 800984e:	2316      	movs	r3, #22
 8009850:	6003      	str	r3, [r0, #0]
 8009852:	2001      	movs	r0, #1
 8009854:	e7e7      	b.n	8009826 <_raise_r+0x12>
 8009856:	2400      	movs	r4, #0
 8009858:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800985c:	4628      	mov	r0, r5
 800985e:	4798      	blx	r3
 8009860:	2000      	movs	r0, #0
 8009862:	e7e0      	b.n	8009826 <_raise_r+0x12>

08009864 <raise>:
 8009864:	4b02      	ldr	r3, [pc, #8]	; (8009870 <raise+0xc>)
 8009866:	4601      	mov	r1, r0
 8009868:	6818      	ldr	r0, [r3, #0]
 800986a:	f7ff bfd3 	b.w	8009814 <_raise_r>
 800986e:	bf00      	nop
 8009870:	20000070 	.word	0x20000070

08009874 <_kill_r>:
 8009874:	b538      	push	{r3, r4, r5, lr}
 8009876:	4d07      	ldr	r5, [pc, #28]	; (8009894 <_kill_r+0x20>)
 8009878:	2300      	movs	r3, #0
 800987a:	4604      	mov	r4, r0
 800987c:	4608      	mov	r0, r1
 800987e:	4611      	mov	r1, r2
 8009880:	602b      	str	r3, [r5, #0]
 8009882:	f7f8 fb77 	bl	8001f74 <_kill>
 8009886:	1c43      	adds	r3, r0, #1
 8009888:	d102      	bne.n	8009890 <_kill_r+0x1c>
 800988a:	682b      	ldr	r3, [r5, #0]
 800988c:	b103      	cbz	r3, 8009890 <_kill_r+0x1c>
 800988e:	6023      	str	r3, [r4, #0]
 8009890:	bd38      	pop	{r3, r4, r5, pc}
 8009892:	bf00      	nop
 8009894:	20000490 	.word	0x20000490

08009898 <_getpid_r>:
 8009898:	f7f8 bb64 	b.w	8001f64 <_getpid>

0800989c <_malloc_usable_size_r>:
 800989c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098a0:	1f18      	subs	r0, r3, #4
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	bfbc      	itt	lt
 80098a6:	580b      	ldrlt	r3, [r1, r0]
 80098a8:	18c0      	addlt	r0, r0, r3
 80098aa:	4770      	bx	lr

080098ac <__swhatbuf_r>:
 80098ac:	b570      	push	{r4, r5, r6, lr}
 80098ae:	460c      	mov	r4, r1
 80098b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b4:	2900      	cmp	r1, #0
 80098b6:	b096      	sub	sp, #88	; 0x58
 80098b8:	4615      	mov	r5, r2
 80098ba:	461e      	mov	r6, r3
 80098bc:	da0d      	bge.n	80098da <__swhatbuf_r+0x2e>
 80098be:	89a3      	ldrh	r3, [r4, #12]
 80098c0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80098c4:	f04f 0100 	mov.w	r1, #0
 80098c8:	bf0c      	ite	eq
 80098ca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80098ce:	2340      	movne	r3, #64	; 0x40
 80098d0:	2000      	movs	r0, #0
 80098d2:	6031      	str	r1, [r6, #0]
 80098d4:	602b      	str	r3, [r5, #0]
 80098d6:	b016      	add	sp, #88	; 0x58
 80098d8:	bd70      	pop	{r4, r5, r6, pc}
 80098da:	466a      	mov	r2, sp
 80098dc:	f000 f848 	bl	8009970 <_fstat_r>
 80098e0:	2800      	cmp	r0, #0
 80098e2:	dbec      	blt.n	80098be <__swhatbuf_r+0x12>
 80098e4:	9901      	ldr	r1, [sp, #4]
 80098e6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80098ea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80098ee:	4259      	negs	r1, r3
 80098f0:	4159      	adcs	r1, r3
 80098f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098f6:	e7eb      	b.n	80098d0 <__swhatbuf_r+0x24>

080098f8 <__smakebuf_r>:
 80098f8:	898b      	ldrh	r3, [r1, #12]
 80098fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098fc:	079d      	lsls	r5, r3, #30
 80098fe:	4606      	mov	r6, r0
 8009900:	460c      	mov	r4, r1
 8009902:	d507      	bpl.n	8009914 <__smakebuf_r+0x1c>
 8009904:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	6123      	str	r3, [r4, #16]
 800990c:	2301      	movs	r3, #1
 800990e:	6163      	str	r3, [r4, #20]
 8009910:	b002      	add	sp, #8
 8009912:	bd70      	pop	{r4, r5, r6, pc}
 8009914:	ab01      	add	r3, sp, #4
 8009916:	466a      	mov	r2, sp
 8009918:	f7ff ffc8 	bl	80098ac <__swhatbuf_r>
 800991c:	9900      	ldr	r1, [sp, #0]
 800991e:	4605      	mov	r5, r0
 8009920:	4630      	mov	r0, r6
 8009922:	f7fd fba3 	bl	800706c <_malloc_r>
 8009926:	b948      	cbnz	r0, 800993c <__smakebuf_r+0x44>
 8009928:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800992c:	059a      	lsls	r2, r3, #22
 800992e:	d4ef      	bmi.n	8009910 <__smakebuf_r+0x18>
 8009930:	f023 0303 	bic.w	r3, r3, #3
 8009934:	f043 0302 	orr.w	r3, r3, #2
 8009938:	81a3      	strh	r3, [r4, #12]
 800993a:	e7e3      	b.n	8009904 <__smakebuf_r+0xc>
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	6020      	str	r0, [r4, #0]
 8009940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009944:	81a3      	strh	r3, [r4, #12]
 8009946:	9b00      	ldr	r3, [sp, #0]
 8009948:	6163      	str	r3, [r4, #20]
 800994a:	9b01      	ldr	r3, [sp, #4]
 800994c:	6120      	str	r0, [r4, #16]
 800994e:	b15b      	cbz	r3, 8009968 <__smakebuf_r+0x70>
 8009950:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009954:	4630      	mov	r0, r6
 8009956:	f000 f81d 	bl	8009994 <_isatty_r>
 800995a:	b128      	cbz	r0, 8009968 <__smakebuf_r+0x70>
 800995c:	89a3      	ldrh	r3, [r4, #12]
 800995e:	f023 0303 	bic.w	r3, r3, #3
 8009962:	f043 0301 	orr.w	r3, r3, #1
 8009966:	81a3      	strh	r3, [r4, #12]
 8009968:	89a3      	ldrh	r3, [r4, #12]
 800996a:	431d      	orrs	r5, r3
 800996c:	81a5      	strh	r5, [r4, #12]
 800996e:	e7cf      	b.n	8009910 <__smakebuf_r+0x18>

08009970 <_fstat_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	4d07      	ldr	r5, [pc, #28]	; (8009990 <_fstat_r+0x20>)
 8009974:	2300      	movs	r3, #0
 8009976:	4604      	mov	r4, r0
 8009978:	4608      	mov	r0, r1
 800997a:	4611      	mov	r1, r2
 800997c:	602b      	str	r3, [r5, #0]
 800997e:	f7f8 fb58 	bl	8002032 <_fstat>
 8009982:	1c43      	adds	r3, r0, #1
 8009984:	d102      	bne.n	800998c <_fstat_r+0x1c>
 8009986:	682b      	ldr	r3, [r5, #0]
 8009988:	b103      	cbz	r3, 800998c <_fstat_r+0x1c>
 800998a:	6023      	str	r3, [r4, #0]
 800998c:	bd38      	pop	{r3, r4, r5, pc}
 800998e:	bf00      	nop
 8009990:	20000490 	.word	0x20000490

08009994 <_isatty_r>:
 8009994:	b538      	push	{r3, r4, r5, lr}
 8009996:	4d06      	ldr	r5, [pc, #24]	; (80099b0 <_isatty_r+0x1c>)
 8009998:	2300      	movs	r3, #0
 800999a:	4604      	mov	r4, r0
 800999c:	4608      	mov	r0, r1
 800999e:	602b      	str	r3, [r5, #0]
 80099a0:	f7f8 fb57 	bl	8002052 <_isatty>
 80099a4:	1c43      	adds	r3, r0, #1
 80099a6:	d102      	bne.n	80099ae <_isatty_r+0x1a>
 80099a8:	682b      	ldr	r3, [r5, #0]
 80099aa:	b103      	cbz	r3, 80099ae <_isatty_r+0x1a>
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	bd38      	pop	{r3, r4, r5, pc}
 80099b0:	20000490 	.word	0x20000490

080099b4 <_init>:
 80099b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b6:	bf00      	nop
 80099b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099ba:	bc08      	pop	{r3}
 80099bc:	469e      	mov	lr, r3
 80099be:	4770      	bx	lr

080099c0 <_fini>:
 80099c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c2:	bf00      	nop
 80099c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099c6:	bc08      	pop	{r3}
 80099c8:	469e      	mov	lr, r3
 80099ca:	4770      	bx	lr
