// Seed: 1601071738
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri0 id_2
);
  assign id_1 = 1 ? 1'b0 : 1'b0;
  module_2(
      id_2, id_1, id_0, id_1, id_1, id_0, id_2
  );
  wire id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    output wor id_4,
    input uwire id_5
);
  wor id_7 = id_5;
  module_0(
      id_3, id_4, id_7
  );
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6
);
  wire id_8;
endmodule
