#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Aug 22 23:19:50 2022
# Process ID: 15896
# Current directory: D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4480 D:\e1_library\f2_light_eye_plat2\light_eye_pl_work3\light_eye_v2_13.xpr
# Log file: D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/vivado.log
# Journal file: D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/FJB/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/FJB/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/e1_library/b0_script_app/2_create_project/BUS_VIVADO'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software_fpga/xilinx_software/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.512 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_light_eye_v2_13'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\software_fpga\modelsim\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/software_fpga/xilinx_software/sim_lib/modelsim.ini' copied to run dir:'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_light_eye_v2_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim/mem.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_light_eye_v2_13_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:20:45 on Aug 22,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../light_eye_v2_13.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v ../../../../light_eye_v2_13.srcs/sources_1/new/gray_driv.v 
# -- Skipping module blk_mem_gen_0
# -- Skipping module gray_driv
# 
# Top level modules:
# 	blk_mem_gen_0
# 	gray_driv
# End time: 23:20:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:20:45 on Aug 22,2022
# vlog -incr -mfcu -sv -work xil_defaultlib ../../../../light_eye_v2_13.srcs/sim_1/tb_light_eye_v2_13.sv 
# -- Skipping package tb_light_eye_v2_13_sv_unit
# -- Compiling module tb_light_eye_v2_13
# ** Warning: ../../../../light_eye_v2_13.srcs/sim_1/tb_light_eye_v2_13.sv(58): (vlog-2240) Treating stand-alone use of function 'gen_m_wvalid' as an implicit VOID cast.
# ** Warning: ../../../../light_eye_v2_13.srcs/sim_1/tb_light_eye_v2_13.sv(59): (vlog-2240) Treating stand-alone use of function 'gen_m_dmosi' as an implicit VOID cast.
# ** Warning: ../../../../light_eye_v2_13.srcs/sim_1/tb_light_eye_v2_13.sv(60): (vlog-2240) Treating stand-alone use of function 'gen_m_smosi' as an implicit VOID cast.
# 
# Top level modules:
# 	tb_light_eye_v2_13
# End time: 23:20:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:20:45 on Aug 22,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:20:45 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim'
Program launched (PID=2160)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_light_eye_v2_13'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'E:\software_fpga\modelsim\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'E:/software_fpga/xilinx_software/sim_lib/modelsim.ini' copied to run dir:'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_light_eye_v2_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim/mem.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_light_eye_v2_13_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:24:49 on Aug 22,2022
# vlog -incr -mfcu -work xil_defaultlib ../../../../light_eye_v2_13.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v ../../../../light_eye_v2_13.srcs/sources_1/new/gray_driv.v 
# -- Skipping module blk_mem_gen_0
# -- Compiling module gray_driv
# 
# Top level modules:
# 	blk_mem_gen_0
# 	gray_driv
# End time: 23:24:50 on Aug 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:24:50 on Aug 22,2022
# vlog -incr -mfcu -sv -work xil_defaultlib ../../../../light_eye_v2_13.srcs/sim_1/tb_light_eye_v2_13.sv 
# -- Skipping module tb_light_eye_v2_13
# -- Skipping package tb_light_eye_v2_13_sv_unit
# 
# Top level modules:
# 	tb_light_eye_v2_13
# End time: 23:24:50 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 23:24:50 on Aug 22,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:24:50 on Aug 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/e1_library/f2_light_eye_plat2/light_eye_pl_work3/light_eye_v2_13.sim/sim_1/behav/modelsim'
Program launched (PID=13364)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 22 23:31:31 2022...
