
MODE=$1        # build, spec, test, emptb, cotb, all
TARGET=$2      # ModuleName 

CHISEL_DIR=$(pwd)
VENV_DIR=~/cocotb_env
COCOTB_DIR=$CHISEL_DIR/test_cocotb
VERILOG_DIR=$CHISEL_DIR/generated/verilog
VERILOG_FILE="$VERILOG_DIR/$TARGET.sv"
TEST_FILE="$COCOTB_DIR/tb_$TARGET.py"
MODULE_NAME="tb_$TARGET"

if [ -z "$MODE" ] || [ -z "$TARGET" ]; then
  echo "âŒ Usage: run [build|emptb|test|cotb|all] <ModuleName>"
  exit 1
fi

source $VENV_DIR/bin/activate

run_build() {
  echo "ğŸ”§ [BUILD] sbt runMain build.build $TARGET"
  sbt "runMain build.build $TARGET" || {
    echo "âŒ sbt runMain failed"; exit 1;
  }

  if [ ! -f "$VERILOG_FILE" ]; then
    echo "âŒ Verilog íŒŒì¼ì´ ì—†ìŠµë‹ˆë‹¤: $VERILOG_FILE"
    exit 1
  fi

}

run_emptb() {
  TEST_FILE="$COCOTB_DIR/tb_$TARGET.py"
  if [ -f "$TEST_FILE" ]; then
    echo "âš ï¸  ì´ë¯¸ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ íŒŒì¼ì´ ì¡´ì¬í•©ë‹ˆë‹¤: $TEST_FILE"
  else
    echo "ğŸ› ï¸ [TB] gen_tb.py $TARGET ì‹¤í–‰"
    python3 $COCOTB_DIR/gen_tb.py $TARGET || {
      echo "âŒ tb ìë™ ìƒì„± ì‹¤íŒ¨"; exit 1;
    }
  fi
}

run_cotb() {
  if [ ! -f "$TEST_FILE" ]; then
    echo "âŒ cocotb í…ŒìŠ¤íŠ¸ íŒŒì¼ì´ ì—†ìŠµë‹ˆë‹¤: $TEST_FILE"
    exit 1
  fi

  echo "ğŸ§ª [COTB] make MODULE=$MODULE_NAME TOPLEVEL=$TARGET"
  cd $COCOTB_DIR || exit 1
  make MODULE=$MODULE_NAME TOPLEVEL=$TARGET || {
    echo "âŒ cocotb í…ŒìŠ¤íŠ¸ ì‹¤íŒ¨"; exit 1;
  }
  cd $CHISEL_DIR
}

run_test() {
  if [ -z "$TARGET" ]; then
    echo "ğŸ§ª [SCALA TEST] sbt test"
    sbt test || {
      echo "âŒ ScalaTest ì‹¤íŒ¨"; exit 1;
    }
  else
    echo "ğŸ§ª [SCALA TEST] sbt \"testOnly *${TARGET}Spec\""
    sbt "testOnly *${TARGET}Spec" || {
      echo "âŒ ScalaTest ì‹¤íŒ¨"; exit 1;
    }
  fi
}


case "$MODE" in
  build) run_build ;;
  emptb) run_emptb ;; 
  cotb) run_cotb ;;
  test) run_test ;;
  all)
    run_build
    run_test
    run_cotb
    ;;
  *)
    echo "âŒ Invalid mode: $MODE"
    exit 1
    ;;
esac
