
reconfig_icap_fsm
#################

This module parses the data stream to the Xilinx "Internal Configuration Access Port" (ICAP)
primitives to generate control signals. Tested on:

* Virtex-6
* Virtex-7



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/xil/reconfig/reconfig_icap_fsm.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 42-63

Source file: `xil/reconfig/reconfig_icap_fsm.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/xil/reconfig/reconfig_icap_fsm.vhdl>`_



